
{
  "creator": "Yosys 0.59+0 (git sha1 26b51148a, ccache clang++ 18.1.3 -O3 -flto -flto)",
  "modules": {
    "cpu": {
      "attributes": {
        "hdlname": "cpu",
        "top": "00000000000000000000000000000001",
        "src": "verilog/6502/cpu.v:21.1-1220.10"
      },
      "parameter_default_values": {
        "ABS0": "000000",
        "ABS1": "000001",
        "ABSX0": "000010",
        "ABSX1": "000011",
        "ABSX2": "000100",
        "BRA0": "000101",
        "BRA1": "000110",
        "BRA2": "000111",
        "BRK0": "001000",
        "BRK1": "001001",
        "BRK2": "001010",
        "BRK3": "001011",
        "DECODE": "001100",
        "FETCH": "001101",
        "INDX0": "001110",
        "INDX1": "001111",
        "INDX2": "010000",
        "INDX3": "010001",
        "INDY0": "010010",
        "INDY1": "010011",
        "INDY2": "010100",
        "INDY3": "010101",
        "JMP0": "010110",
        "JMP1": "010111",
        "JMPI0": "011000",
        "JMPI1": "011001",
        "JSR0": "011010",
        "JSR1": "011011",
        "JSR2": "011100",
        "JSR3": "011101",
        "OP_A": "1111",
        "OP_ADD": "0011",
        "OP_AND": "1101",
        "OP_EOR": "1110",
        "OP_OR": "1100",
        "OP_ROL": "1011",
        "OP_SUB": "0111",
        "PULL0": "011110",
        "PULL1": "011111",
        "PULL2": "100000",
        "PUSH0": "100001",
        "PUSH1": "100010",
        "READ": "100011",
        "REG": "100100",
        "RTI0": "100101",
        "RTI1": "100110",
        "RTI2": "100111",
        "RTI3": "101000",
        "RTI4": "101001",
        "RTS0": "101010",
        "RTS1": "101011",
        "RTS2": "101100",
        "RTS3": "101101",
        "SEL_A": "00",
        "SEL_S": "01",
        "SEL_X": "10",
        "SEL_Y": "11",
        "STACKPAGE": "00000001",
        "WRITE": "101110",
        "ZEROPAGE": "00000000",
        "ZP0": "101111",
        "ZPX0": "110000",
        "ZPX1": "110001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AB": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "WE": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "IRQ": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "NMI": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "RDY": {
          "direction": "input",
          "bits": [ 39 ]
        }
      },
      "cells": {
        "$auto$ff.cc:266:slice$1553": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:819.1-827.23"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "E": [ 41 ],
            "Q": [ 42 ]
          }
        },
        "$auto$ff.cc:266:slice$4971": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1214.1-1218.23"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "1" ],
            "E": [ 43 ],
            "Q": [ 44 ],
            "R": [ 45 ]
          }
        },
        "$auto$ff.cc:266:slice$4972": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1211.1-1212.18"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "Q": [ 46 ]
          }
        },
        "$auto$ff.cc:266:slice$4973": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 48 ],
            "Q": [ 49 ]
          }
        },
        "$auto$ff.cc:266:slice$4974": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 50 ],
            "E": [ 48 ],
            "Q": [ 51 ]
          }
        },
        "$auto$ff.cc:266:slice$4975": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 52 ],
            "E": [ 48 ],
            "Q": [ 53 ]
          }
        },
        "$auto$ff.cc:266:slice$4976": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 54 ],
            "E": [ 48 ],
            "Q": [ 55 ]
          }
        },
        "$auto$ff.cc:266:slice$4977": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 56 ],
            "E": [ 48 ],
            "Q": [ 57 ]
          }
        },
        "$auto$ff.cc:266:slice$4978": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 58 ],
            "E": [ 48 ],
            "Q": [ 59 ]
          }
        },
        "$auto$ff.cc:266:slice$4979": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 60 ],
            "E": [ 48 ],
            "Q": [ 61 ]
          }
        },
        "$auto$ff.cc:266:slice$4980": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 62 ],
            "E": [ 48 ],
            "Q": [ 63 ]
          }
        },
        "$auto$ff.cc:266:slice$4981": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1178.1-1190.9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 64 ],
            "E": [ 48 ],
            "Q": [ 65 ]
          }
        },
        "$auto$ff.cc:266:slice$4982": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1166.1-1173.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 66 ],
            "E": [ 48 ],
            "Q": [ 67 ]
          }
        },
        "$auto$ff.cc:266:slice$4987": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 68 ],
            "E": [ 69 ],
            "Q": [ 70 ]
          }
        },
        "$auto$ff.cc:266:slice$4988": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "E": [ 69 ],
            "Q": [ 72 ]
          }
        },
        "$auto$ff.cc:266:slice$4989": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 73 ],
            "E": [ 69 ],
            "Q": [ 74 ]
          }
        },
        "$auto$ff.cc:266:slice$4990": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 75 ],
            "E": [ 69 ],
            "Q": [ 76 ]
          }
        },
        "$auto$ff.cc:266:slice$4991": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 77 ],
            "E": [ 69 ],
            "Q": [ 78 ]
          }
        },
        "$auto$ff.cc:266:slice$4992": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 79 ],
            "E": [ 69 ],
            "Q": [ 80 ]
          }
        },
        "$auto$ff.cc:266:slice$4993": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 81 ],
            "E": [ 69 ],
            "Q": [ 82 ]
          }
        },
        "$auto$ff.cc:266:slice$4994": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 83 ],
            "E": [ 69 ],
            "Q": [ 84 ]
          }
        },
        "$auto$ff.cc:266:slice$4995": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1192.1-1194.30"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 85 ],
            "E": [ 39 ],
            "Q": [ 86 ]
          }
        },
        "$auto$ff.cc:266:slice$4996": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1192.1-1194.30"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 87 ],
            "E": [ 39 ],
            "Q": [ 88 ]
          }
        },
        "$auto$ff.cc:266:slice$4997": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1192.1-1194.30"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 89 ],
            "E": [ 39 ],
            "Q": [ 90 ]
          }
        },
        "$auto$ff.cc:266:slice$4998": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:807.1-814.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 91 ],
            "E": [ 92 ],
            "Q": [ 93 ]
          }
        },
        "$auto$ff.cc:266:slice$4999": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:776.1-787.23"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 94 ],
            "E": [ 95 ],
            "Q": [ 96 ]
          }
        },
        "$auto$ff.cc:266:slice$5000": {
          "hide_name": 1,
          "type": "$_SDFFCE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1091.1-1098.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 93 ],
            "E": [ 97 ],
            "Q": [ 98 ],
            "R": [ 99 ]
          }
        },
        "$auto$ff.cc:266:slice$5001": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1100.1-1108.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 100 ],
            "E": [ 48 ],
            "Q": [ 101 ]
          }
        },
        "$auto$ff.cc:266:slice$5002": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 102 ],
            "E": [ 39 ],
            "Q": [ 103 ]
          }
        },
        "$auto$ff.cc:266:slice$5003": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 104 ],
            "E": [ 39 ],
            "Q": [ 105 ]
          }
        },
        "$auto$ff.cc:266:slice$5004": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 106 ],
            "E": [ 39 ],
            "Q": [ 107 ]
          }
        },
        "$auto$ff.cc:266:slice$5005": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 108 ],
            "E": [ 39 ],
            "Q": [ 109 ]
          }
        },
        "$auto$ff.cc:266:slice$5006": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 110 ],
            "E": [ 39 ],
            "Q": [ 111 ]
          }
        },
        "$auto$ff.cc:266:slice$5007": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 112 ],
            "E": [ 39 ],
            "Q": [ 113 ]
          }
        },
        "$auto$ff.cc:266:slice$5008": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 114 ],
            "E": [ 39 ],
            "Q": [ 115 ]
          }
        },
        "$auto$ff.cc:266:slice$5009": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 116 ],
            "E": [ 39 ],
            "Q": [ 117 ]
          }
        },
        "$auto$ff.cc:266:slice$5010": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 118 ],
            "E": [ 39 ],
            "Q": [ 119 ]
          }
        },
        "$auto$ff.cc:266:slice$5011": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1042.1-1051.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 120 ],
            "E": [ 48 ],
            "Q": [ 121 ]
          }
        },
        "$auto$ff.cc:266:slice$5012": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1030.1-1039.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 122 ],
            "E": [ 48 ],
            "Q": [ 123 ]
          }
        },
        "$auto$ff.cc:266:slice$5015": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 124 ],
            "E": [ 39 ],
            "Q": [ 125 ]
          }
        },
        "$auto$ff.cc:266:slice$5016": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:972.1-987.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 126 ],
            "E": [ 48 ],
            "Q": [ 127 ]
          }
        },
        "$auto$ff.cc:266:slice$5017": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 128 ],
            "E": [ 39 ],
            "Q": [ 129 ]
          }
        },
        "$auto$ff.cc:266:slice$5018": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 130 ],
            "E": [ 39 ],
            "Q": [ 131 ]
          }
        },
        "$auto$ff.cc:266:slice$5019": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 132 ],
            "E": [ 39 ],
            "Q": [ 133 ]
          }
        },
        "$auto$ff.cc:266:slice$5020": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 134 ],
            "E": [ 39 ],
            "Q": [ 135 ]
          }
        },
        "$auto$ff.cc:266:slice$5021": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 136 ],
            "E": [ 39 ],
            "Q": [ 137 ]
          }
        },
        "$auto$ff.cc:266:slice$5022": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "E": [ 39 ],
            "Q": [ 139 ]
          }
        },
        "$auto$ff.cc:266:slice$5023": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 140 ],
            "E": [ 39 ],
            "Q": [ 141 ]
          }
        },
        "$auto$ff.cc:266:slice$5024": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 142 ],
            "E": [ 39 ],
            "Q": [ 143 ]
          }
        },
        "$auto$ff.cc:266:slice$5025": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 144 ],
            "E": [ 39 ],
            "Q": [ 145 ]
          }
        },
        "$auto$ff.cc:266:slice$5026": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 146 ],
            "E": [ 39 ],
            "Q": [ 147 ]
          }
        },
        "$auto$ff.cc:266:slice$5027": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 148 ],
            "E": [ 39 ],
            "Q": [ 149 ]
          }
        },
        "$auto$ff.cc:266:slice$5028": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 150 ],
            "E": [ 39 ],
            "Q": [ 151 ]
          }
        },
        "$auto$ff.cc:266:slice$5029": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 152 ],
            "E": [ 39 ],
            "Q": [ 153 ]
          }
        },
        "$auto$ff.cc:266:slice$5030": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 154 ],
            "E": [ 39 ],
            "Q": [ 155 ]
          }
        },
        "$auto$ff.cc:266:slice$5031": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 156 ],
            "E": [ 39 ],
            "Q": [ 157 ]
          }
        },
        "$auto$ff.cc:266:slice$5032": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:349.1-351.32"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 158 ],
            "E": [ 39 ],
            "Q": [ 159 ]
          }
        },
        "$auto$ff.cc:266:slice$5033": {
          "hide_name": 1,
          "type": "$_SDFFE_PP1N_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:966.1-970.19"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 160 ],
            "Q": [ 161 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5034": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1130.1-1138.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 162 ],
            "E": [ 48 ],
            "Q": [ 163 ]
          }
        },
        "$auto$ff.cc:266:slice$5035": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 68 ],
            "Q": [ 164 ]
          }
        },
        "$auto$ff.cc:266:slice$5036": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "Q": [ 165 ]
          }
        },
        "$auto$ff.cc:266:slice$5037": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 73 ],
            "Q": [ 166 ]
          }
        },
        "$auto$ff.cc:266:slice$5038": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 75 ],
            "Q": [ 167 ]
          }
        },
        "$auto$ff.cc:266:slice$5039": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 77 ],
            "Q": [ 168 ]
          }
        },
        "$auto$ff.cc:266:slice$5040": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 79 ],
            "Q": [ 169 ]
          }
        },
        "$auto$ff.cc:266:slice$5041": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 81 ],
            "Q": [ 170 ]
          }
        },
        "$auto$ff.cc:266:slice$5042": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:853.1-855.22"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 83 ],
            "Q": [ 171 ]
          }
        },
        "$auto$ff.cc:266:slice$5043": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1121.1-1128.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 172 ],
            "E": [ 48 ],
            "Q": [ 173 ]
          }
        },
        "$auto$ff.cc:266:slice$5044": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:839.1-848.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 174 ],
            "E": [ 175 ],
            "Q": [ 176 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5045": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1110.1-1119.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 177 ],
            "E": [ 48 ],
            "Q": [ 178 ]
          }
        },
        "$auto$ff.cc:266:slice$5046": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1082.1-1089.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 179 ],
            "E": [ 97 ],
            "Q": [ 180 ]
          }
        },
        "$auto$ff.cc:266:slice$5047": {
          "hide_name": 1,
          "type": "$_SDFFE_PN1P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:793.1-802.31"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 181 ],
            "E": [ 182 ],
            "Q": [ 183 ],
            "R": [ 184 ]
          }
        },
        "$auto$ff.cc:266:slice$5048": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:764.1-774.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 185 ],
            "E": [ 186 ],
            "Q": [ 187 ]
          }
        },
        "$auto$ff.cc:266:slice$5049": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:744.1-758.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 188 ],
            "E": [ 189 ],
            "Q": [ 190 ]
          }
        },
        "$auto$ff.cc:266:slice$5050": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:624.1-626.31"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 83 ],
            "E": [ 39 ],
            "Q": [ 191 ]
          }
        },
        "$auto$ff.cc:266:slice$5051": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4 ],
            "E": [ 192 ],
            "Q": [ 193 ]
          }
        },
        "$auto$ff.cc:266:slice$5052": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 192 ],
            "Q": [ 194 ]
          }
        },
        "$auto$ff.cc:266:slice$5053": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "E": [ 192 ],
            "Q": [ 195 ]
          }
        },
        "$auto$ff.cc:266:slice$5054": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 7 ],
            "E": [ 192 ],
            "Q": [ 196 ]
          }
        },
        "$auto$ff.cc:266:slice$5055": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 192 ],
            "Q": [ 197 ]
          }
        },
        "$auto$ff.cc:266:slice$5056": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 9 ],
            "E": [ 192 ],
            "Q": [ 198 ]
          }
        },
        "$auto$ff.cc:266:slice$5057": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "E": [ 192 ],
            "Q": [ 199 ]
          }
        },
        "$auto$ff.cc:266:slice$5058": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 11 ],
            "E": [ 192 ],
            "Q": [ 200 ]
          }
        },
        "$auto$ff.cc:266:slice$5059": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:491.1-492.28"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 201 ],
            "Q": [ 202 ]
          }
        },
        "$auto$ff.cc:266:slice$5060": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 12 ],
            "E": [ 192 ],
            "Q": [ 203 ]
          }
        },
        "$auto$ff.cc:266:slice$5061": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 13 ],
            "E": [ 192 ],
            "Q": [ 204 ]
          }
        },
        "$auto$ff.cc:266:slice$5062": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 14 ],
            "E": [ 192 ],
            "Q": [ 205 ]
          }
        },
        "$auto$ff.cc:266:slice$5063": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 192 ],
            "Q": [ 206 ]
          }
        },
        "$auto$ff.cc:266:slice$5064": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 16 ],
            "E": [ 192 ],
            "Q": [ 207 ]
          }
        },
        "$auto$ff.cc:266:slice$5065": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "E": [ 192 ],
            "Q": [ 208 ]
          }
        },
        "$auto$ff.cc:266:slice$5066": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 192 ],
            "Q": [ 209 ]
          }
        },
        "$auto$ff.cc:266:slice$5067": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:413.1-419.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "E": [ 192 ],
            "Q": [ 210 ]
          }
        },
        "$auto$ff.cc:266:slice$5068": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 211 ],
            "E": [ 39 ],
            "Q": [ 212 ]
          }
        },
        "$auto$ff.cc:266:slice$5069": {
          "hide_name": 1,
          "type": "$_DFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 213 ],
            "E": [ 214 ],
            "Q": [ 215 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5070": {
          "hide_name": 1,
          "type": "$_DFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 216 ],
            "E": [ 214 ],
            "Q": [ 217 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5071": {
          "hide_name": 1,
          "type": "$_DFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 218 ],
            "E": [ 214 ],
            "Q": [ 219 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5072": {
          "hide_name": 1,
          "type": "$_DFFE_PP1P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 220 ],
            "E": [ 214 ],
            "Q": [ 221 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5073": {
          "hide_name": 1,
          "type": "$_DFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 222 ],
            "E": [ 214 ],
            "Q": [ 223 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5074": {
          "hide_name": 1,
          "type": "$_DFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:862.1-960.12"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 224 ],
            "E": [ 214 ],
            "Q": [ 225 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$5075": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1072.1-1080.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 226 ],
            "E": [ 48 ],
            "Q": [ 227 ]
          }
        },
        "$auto$ff.cc:266:slice$5076": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:95.1-103.8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 228 ],
            "E": [ 39 ],
            "Q": [ 229 ]
          }
        },
        "$auto$ff.cc:266:slice$5077": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1064.1-1070.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 230 ],
            "E": [ 48 ],
            "Q": [ 231 ]
          }
        },
        "$auto$ff.cc:266:slice$5079": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1053.1-1061.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 232 ],
            "E": [ 48 ],
            "Q": [ 233 ]
          }
        },
        "$auto$ff.cc:266:slice$8909": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:989.1-1007.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 234 ],
            "E": [ 48 ],
            "Q": [ 235 ],
            "R": [ 236 ]
          }
        },
        "$auto$ff.cc:266:slice$8910": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:989.1-1007.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 237 ],
            "E": [ 48 ],
            "Q": [ 238 ],
            "R": [ 236 ]
          }
        },
        "$auto$ff.cc:266:slice$8911": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1009.1-1028.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 239 ],
            "E": [ 48 ],
            "Q": [ 240 ],
            "R": [ 241 ]
          }
        },
        "$auto$ff.cc:266:slice$8912": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1009.1-1028.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 242 ],
            "E": [ 48 ],
            "Q": [ 243 ],
            "R": [ 241 ]
          }
        },
        "$auto$ff.cc:266:slice$8913": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1140.1-1164.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "E": [ 48 ],
            "Q": [ 245 ],
            "R": [ 246 ]
          }
        },
        "$auto$ff.cc:266:slice$8914": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN0P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1140.1-1164.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 247 ],
            "E": [ 48 ],
            "Q": [ 248 ],
            "R": [ 246 ]
          }
        },
        "$auto$ff.cc:266:slice$8915": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN1P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1140.1-1164.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 48 ],
            "Q": [ 250 ],
            "R": [ 246 ]
          }
        },
        "$auto$ff.cc:266:slice$8916": {
          "hide_name": 1,
          "type": "$_SDFFCE_PN1P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1140.1-1164.16"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 251 ],
            "E": [ 48 ],
            "Q": [ 252 ],
            "R": [ 246 ]
          }
        },
        "$auto$ff.cc:266:slice$9053": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 253 ],
            "E": [ 254 ],
            "Q": [ 255 ]
          }
        },
        "$auto$ff.cc:266:slice$9054": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 256 ],
            "E": [ 254 ],
            "Q": [ 257 ]
          }
        },
        "$auto$ff.cc:266:slice$9055": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 258 ],
            "E": [ 254 ],
            "Q": [ 259 ]
          }
        },
        "$auto$ff.cc:266:slice$9056": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 260 ],
            "E": [ 254 ],
            "Q": [ 261 ]
          }
        },
        "$auto$ff.cc:266:slice$9057": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 262 ],
            "E": [ 254 ],
            "Q": [ 263 ]
          }
        },
        "$auto$ff.cc:266:slice$9058": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 264 ],
            "E": [ 254 ],
            "Q": [ 265 ]
          }
        },
        "$auto$ff.cc:266:slice$9059": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 266 ],
            "E": [ 254 ],
            "Q": [ 267 ]
          }
        },
        "$auto$ff.cc:266:slice$9060": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 268 ],
            "E": [ 254 ],
            "Q": [ 269 ]
          }
        },
        "$auto$ff.cc:266:slice$9063": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 253 ],
            "E": [ 270 ],
            "Q": [ 271 ]
          }
        },
        "$auto$ff.cc:266:slice$9064": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 256 ],
            "E": [ 270 ],
            "Q": [ 272 ]
          }
        },
        "$auto$ff.cc:266:slice$9065": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 258 ],
            "E": [ 270 ],
            "Q": [ 273 ]
          }
        },
        "$auto$ff.cc:266:slice$9066": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 260 ],
            "E": [ 270 ],
            "Q": [ 274 ]
          }
        },
        "$auto$ff.cc:266:slice$9067": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 262 ],
            "E": [ 270 ],
            "Q": [ 275 ]
          }
        },
        "$auto$ff.cc:266:slice$9068": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 264 ],
            "E": [ 270 ],
            "Q": [ 276 ]
          }
        },
        "$auto$ff.cc:266:slice$9069": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 266 ],
            "E": [ 270 ],
            "Q": [ 277 ]
          }
        },
        "$auto$ff.cc:266:slice$9070": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 268 ],
            "E": [ 270 ],
            "Q": [ 278 ]
          }
        },
        "$auto$ff.cc:266:slice$9082": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 253 ],
            "E": [ 279 ],
            "Q": [ 280 ]
          }
        },
        "$auto$ff.cc:266:slice$9083": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 256 ],
            "E": [ 279 ],
            "Q": [ 281 ]
          }
        },
        "$auto$ff.cc:266:slice$9084": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 258 ],
            "E": [ 279 ],
            "Q": [ 282 ]
          }
        },
        "$auto$ff.cc:266:slice$9085": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 260 ],
            "E": [ 279 ],
            "Q": [ 283 ]
          }
        },
        "$auto$ff.cc:266:slice$9086": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 262 ],
            "E": [ 279 ],
            "Q": [ 284 ]
          }
        },
        "$auto$ff.cc:266:slice$9087": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 264 ],
            "E": [ 279 ],
            "Q": [ 285 ]
          }
        },
        "$auto$ff.cc:266:slice$9088": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 266 ],
            "E": [ 279 ],
            "Q": [ 286 ]
          }
        },
        "$auto$ff.cc:266:slice$9089": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 268 ],
            "E": [ 279 ],
            "Q": [ 287 ]
          }
        },
        "$auto$ff.cc:266:slice$9091": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 253 ],
            "E": [ 288 ],
            "Q": [ 289 ]
          }
        },
        "$auto$ff.cc:266:slice$9092": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 256 ],
            "E": [ 288 ],
            "Q": [ 290 ]
          }
        },
        "$auto$ff.cc:266:slice$9093": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 258 ],
            "E": [ 288 ],
            "Q": [ 291 ]
          }
        },
        "$auto$ff.cc:266:slice$9094": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 260 ],
            "E": [ 288 ],
            "Q": [ 292 ]
          }
        },
        "$auto$ff.cc:266:slice$9095": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 262 ],
            "E": [ 288 ],
            "Q": [ 293 ]
          }
        },
        "$auto$ff.cc:266:slice$9096": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 264 ],
            "E": [ 288 ],
            "Q": [ 294 ]
          }
        },
        "$auto$ff.cc:266:slice$9097": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 266 ],
            "E": [ 288 ],
            "Q": [ 295 ]
          }
        },
        "$auto$ff.cc:266:slice$9098": {
          "hide_name": 1,
          "type": "$_DFFE_PP_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 268 ],
            "E": [ 288 ],
            "Q": [ 296 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8125": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "Y": [ 297 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8131": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "Y": [ 298 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8143": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "Y": [ 299 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8177": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219 ],
            "Y": [ 300 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8179": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221 ],
            "Y": [ 301 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8219": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 202 ],
            "Y": [ 302 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8223": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "Y": [ 303 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8227": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 229 ],
            "Y": [ 304 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8255": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 217 ],
            "Y": [ 305 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8261": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 225 ],
            "Y": [ 306 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8263": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215 ],
            "Y": [ 307 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8299": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223 ],
            "Y": [ 308 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8455": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "Y": [ 309 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8479": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "Y": [ 311 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8497": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "Y": [ 312 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8511": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313 ],
            "Y": [ 314 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8529": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 315 ],
            "Y": [ 316 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8531": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 317 ],
            "Y": [ 318 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8547": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "Y": [ 320 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8573": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "Y": [ 321 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8575": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "Y": [ 322 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8739": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 323 ],
            "Y": [ 324 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8741": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 325 ],
            "Y": [ 326 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8745": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327 ],
            "Y": [ 328 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8747": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 329 ],
            "Y": [ 330 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8753": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "Y": [ 331 ]
          }
        },
        "$auto$opt_expr.cc:617:replace_const_cells$8755": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116 ],
            "Y": [ 332 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1020": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:341.34-341.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 191 ],
            "Y": [ 333 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1122": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:436.24-436.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 44 ],
            "Y": [ 334 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1132": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.34-475.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 335 ],
            "Y": [ 336 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1133": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:492.16-492.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 93 ],
            "Y": [ 201 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1134": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:532.9-532.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 337 ],
            "B": [ 39 ],
            "Y": [ 338 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1164": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:575.15-575.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 339 ],
            "Y": [ 340 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1275": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.23-722.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 231 ],
            "Y": [ 341 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1395": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:750.13-750.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 101 ],
            "Y": [ 342 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1396": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:750.13-750.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 342 ],
            "B": [ 178 ],
            "Y": [ 343 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1411": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:772.18-772.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 67 ],
            "Y": [ 345 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1423": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:784.19-784.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 346 ],
            "Y": [ 347 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1424": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:784.18-784.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 347 ],
            "B": [ 178 ],
            "Y": [ 344 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1535": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.14-850.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 348 ],
            "Y": [ 349 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1536": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-850.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 349 ],
            "B": [ 44 ],
            "Y": [ 350 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1570": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:903.29-903.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 351 ],
            "B": [ 233 ],
            "Y": [ 352 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1583": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:913.29-913.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 121 ],
            "Y": [ 351 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1596": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:946.29-946.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 191 ],
            "Y": [ 353 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$1875": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1217.14-1217.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 354 ],
            "Y": [ 43 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5197": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:105.12-105.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 119 ],
            "Y": [ 356 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5198": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:105.12-105.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 357 ],
            "B": [ 125 ],
            "Y": [ 355 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5199": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:105.12-105.21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 212 ],
            "Y": [ 357 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5200": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:100.9-100.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 358 ],
            "B": [ 359 ],
            "Y": [ 124 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5210": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:85.16-85.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 360 ],
            "B": [ 361 ],
            "Y": [ 228 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5211": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.12-82.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 340 ],
            "B": [ 362 ],
            "Y": [ 359 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5226": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.12-79.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 340 ],
            "B": [ 363 ],
            "Y": [ 361 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5235": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 365 ],
            "Y": [ 366 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5236": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 368 ],
            "Y": [ 369 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5237": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 370 ],
            "B": [ 371 ],
            "Y": [ 372 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5238": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 374 ],
            "Y": [ 375 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5239": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 376 ],
            "B": [ 377 ],
            "Y": [ 378 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5240": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 380 ],
            "Y": [ 381 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5241": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 382 ],
            "B": [ 383 ],
            "Y": [ 384 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5242": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.26-59.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 385 ],
            "Y": [ 386 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5244": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 365 ],
            "Y": [ 387 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5245": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 368 ],
            "Y": [ 388 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5246": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 370 ],
            "B": [ 371 ],
            "Y": [ 389 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5247": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 374 ],
            "Y": [ 390 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5248": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 376 ],
            "B": [ 377 ],
            "Y": [ 391 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5249": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 380 ],
            "Y": [ 392 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5250": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 382 ],
            "B": [ 383 ],
            "Y": [ 393 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5251": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.26-58.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 385 ],
            "Y": [ 394 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5253": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 365 ],
            "Y": [ 395 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5254": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 368 ],
            "Y": [ 396 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5255": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 370 ],
            "B": [ 371 ],
            "Y": [ 397 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5256": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 374 ],
            "Y": [ 398 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5257": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 376 ],
            "B": [ 377 ],
            "Y": [ 399 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5258": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 380 ],
            "Y": [ 400 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5259": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 382 ],
            "B": [ 383 ],
            "Y": [ 401 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5260": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.26-57.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 385 ],
            "Y": [ 402 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5294": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:50.18-50.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 403 ],
            "B": [ 404 ],
            "Y": [ 405 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5311": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 406 ],
            "B": [ 407 ],
            "Y": [ 408 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5312": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 409 ],
            "Y": [ 410 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5313": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411 ],
            "B": [ 412 ],
            "Y": [ 413 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5314": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 414 ],
            "Y": [ 415 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5315": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 416 ],
            "B": [ 417 ],
            "Y": [ 418 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5316": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190 ],
            "B": [ 419 ],
            "Y": [ 420 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5317": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421 ],
            "B": [ 422 ],
            "Y": [ 423 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5318": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 424 ],
            "Y": [ 425 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5374": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 426 ],
            "Y": [ 427 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5375": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 426 ],
            "Y": [ 428 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5930": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 429 ],
            "B": [ 430 ],
            "Y": [ 431 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5931": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 432 ],
            "B": [ 430 ],
            "Y": [ 433 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5932": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 434 ],
            "B": [ 430 ],
            "Y": [ 435 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5933": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 436 ],
            "B": [ 430 ],
            "Y": [ 437 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5934": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 438 ],
            "B": [ 430 ],
            "Y": [ 439 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5935": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 440 ],
            "B": [ 430 ],
            "Y": [ 441 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5957": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 442 ],
            "B": [ 443 ],
            "Y": [ 444 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5962": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 445 ],
            "B": [ 446 ],
            "Y": [ 447 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5965": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233 ],
            "B": [ 446 ],
            "Y": [ 448 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$5999": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 449 ],
            "B": [ 450 ],
            "Y": [ 451 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6000": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 351 ],
            "B": [ 450 ],
            "Y": [ 452 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6093": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 454 ],
            "Y": [ 455 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6095": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 456 ],
            "B": [ 454 ],
            "Y": [ 457 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6098": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 353 ],
            "B": [ 458 ],
            "Y": [ 459 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6101": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 460 ],
            "B": [ 458 ],
            "Y": [ 461 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6200": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 462 ],
            "Y": [ 463 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6202": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 464 ],
            "B": [ 465 ],
            "Y": [ 466 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6203": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 467 ],
            "B": [ 339 ],
            "Y": [ 468 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6253": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 454 ],
            "Y": [ 469 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6254": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 454 ],
            "Y": [ 470 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6255": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 454 ],
            "Y": [ 471 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6256": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 454 ],
            "Y": [ 472 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6257": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 454 ],
            "Y": [ 473 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6258": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 454 ],
            "Y": [ 474 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6259": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 454 ],
            "Y": [ 475 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6260": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 454 ],
            "Y": [ 476 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6345": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 477 ],
            "Y": [ 478 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6346": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 477 ],
            "Y": [ 479 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6347": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 477 ],
            "Y": [ 480 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6348": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 477 ],
            "Y": [ 481 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6349": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 477 ],
            "Y": [ 482 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6350": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 477 ],
            "Y": [ 483 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6351": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 477 ],
            "Y": [ 484 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6352": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 477 ],
            "Y": [ 485 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6353": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486 ],
            "B": [ 487 ],
            "Y": [ 488 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6354": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 489 ],
            "B": [ 487 ],
            "Y": [ 490 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6355": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491 ],
            "B": [ 487 ],
            "Y": [ 492 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6356": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 493 ],
            "B": [ 487 ],
            "Y": [ 494 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6357": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 495 ],
            "B": [ 487 ],
            "Y": [ 496 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6358": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 497 ],
            "B": [ 487 ],
            "Y": [ 498 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6359": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 499 ],
            "B": [ 487 ],
            "Y": [ 500 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6360": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 501 ],
            "B": [ 487 ],
            "Y": [ 502 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6361": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 503 ],
            "Y": [ 504 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6362": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 503 ],
            "Y": [ 505 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6363": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 503 ],
            "Y": [ 506 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6364": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 503 ],
            "Y": [ 507 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6365": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 503 ],
            "Y": [ 508 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6366": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 503 ],
            "Y": [ 509 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6367": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 503 ],
            "Y": [ 510 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6368": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 503 ],
            "Y": [ 511 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6369": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "B": [ 458 ],
            "Y": [ 512 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6370": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 204 ],
            "B": [ 458 ],
            "Y": [ 513 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6371": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 458 ],
            "Y": [ 514 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6372": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 206 ],
            "B": [ 458 ],
            "Y": [ 515 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6373": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 458 ],
            "Y": [ 516 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6377": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 517 ],
            "B": [ 339 ],
            "Y": [ 518 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6378": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 519 ],
            "B": [ 339 ],
            "Y": [ 520 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6379": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 521 ],
            "B": [ 339 ],
            "Y": [ 522 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6380": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 523 ],
            "B": [ 339 ],
            "Y": [ 524 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6381": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 525 ],
            "B": [ 339 ],
            "Y": [ 526 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6382": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 527 ],
            "B": [ 339 ],
            "Y": [ 528 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6383": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 529 ],
            "B": [ 339 ],
            "Y": [ 530 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6384": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 531 ],
            "B": [ 339 ],
            "Y": [ 532 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6431": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 191 ],
            "B": [ 458 ],
            "Y": [ 533 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6433": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 252 ],
            "B": [ 534 ],
            "Y": [ 535 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6434": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 250 ],
            "B": [ 534 ],
            "Y": [ 536 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6435": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 534 ],
            "Y": [ 537 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6436": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ 534 ],
            "Y": [ 538 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6462": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 539 ],
            "Y": [ 540 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6464": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 238 ],
            "B": [ 430 ],
            "Y": [ 541 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6465": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 235 ],
            "B": [ 430 ],
            "Y": [ 542 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6548": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 336 ],
            "B": [ 430 ],
            "Y": [ 543 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6556": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 544 ],
            "Y": [ 545 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6616": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 546 ],
            "Y": [ 547 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6617": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 546 ],
            "Y": [ 548 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6618": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 546 ],
            "Y": [ 549 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6619": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 546 ],
            "Y": [ 550 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6620": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 546 ],
            "Y": [ 551 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6621": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 546 ],
            "Y": [ 552 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6622": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 546 ],
            "Y": [ 553 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6623": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 546 ],
            "Y": [ 554 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6624": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 555 ],
            "Y": [ 556 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6625": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 555 ],
            "Y": [ 557 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6626": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 555 ],
            "Y": [ 558 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6627": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 555 ],
            "Y": [ 559 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6628": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 555 ],
            "Y": [ 560 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6629": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 555 ],
            "Y": [ 561 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6630": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 555 ],
            "Y": [ 562 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6631": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 159 ],
            "B": [ 555 ],
            "Y": [ 563 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6632": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 564 ],
            "Y": [ 565 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6633": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 564 ],
            "Y": [ 566 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6634": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 564 ],
            "Y": [ 567 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6635": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 564 ],
            "Y": [ 568 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6636": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 564 ],
            "Y": [ 569 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6637": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 564 ],
            "Y": [ 570 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6638": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 564 ],
            "Y": [ 571 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6639": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 564 ],
            "Y": [ 572 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6640": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 573 ],
            "B": [ 574 ],
            "Y": [ 575 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6641": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 576 ],
            "B": [ 574 ],
            "Y": [ 577 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6642": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 578 ],
            "B": [ 574 ],
            "Y": [ 579 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6643": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 580 ],
            "B": [ 574 ],
            "Y": [ 581 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6644": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 582 ],
            "B": [ 574 ],
            "Y": [ 583 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6645": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 584 ],
            "B": [ 574 ],
            "Y": [ 585 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6646": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586 ],
            "B": [ 574 ],
            "Y": [ 587 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6647": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 588 ],
            "B": [ 574 ],
            "Y": [ 589 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6648": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190 ],
            "B": [ 590 ],
            "Y": [ 591 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6649": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 590 ],
            "Y": [ 592 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6650": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183 ],
            "B": [ 590 ],
            "Y": [ 593 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6651": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 590 ],
            "Y": [ 594 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6652": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 595 ],
            "B": [ 590 ],
            "Y": [ 596 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6654": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 590 ],
            "Y": [ 597 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6655": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 590 ],
            "Y": [ 598 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6831": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 599 ],
            "Y": [ 600 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6832": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 599 ],
            "Y": [ 601 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6833": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 599 ],
            "Y": [ 602 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6834": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 599 ],
            "Y": [ 603 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6835": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 599 ],
            "Y": [ 604 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6836": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 599 ],
            "Y": [ 605 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6837": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 599 ],
            "Y": [ 606 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6838": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 599 ],
            "Y": [ 607 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6839": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 599 ],
            "Y": [ 608 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6840": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 599 ],
            "Y": [ 609 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6841": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 599 ],
            "Y": [ 610 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6842": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 599 ],
            "Y": [ 611 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6843": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 599 ],
            "Y": [ 612 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6844": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 599 ],
            "Y": [ 613 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6845": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 599 ],
            "Y": [ 614 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6846": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 599 ],
            "Y": [ 615 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6847": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 193 ],
            "B": [ 616 ],
            "Y": [ 617 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6848": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 616 ],
            "Y": [ 618 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6849": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 195 ],
            "B": [ 616 ],
            "Y": [ 619 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6850": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 616 ],
            "Y": [ 620 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6851": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 616 ],
            "Y": [ 621 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6852": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 616 ],
            "Y": [ 622 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6853": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199 ],
            "B": [ 616 ],
            "Y": [ 623 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6854": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 616 ],
            "Y": [ 624 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6855": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 616 ],
            "Y": [ 625 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6856": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 616 ],
            "Y": [ 626 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6857": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 616 ],
            "Y": [ 627 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6858": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 616 ],
            "Y": [ 628 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6859": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 616 ],
            "Y": [ 629 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6860": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 616 ],
            "Y": [ 630 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6861": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 616 ],
            "Y": [ 631 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6862": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 616 ],
            "Y": [ 632 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6863": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 458 ],
            "Y": [ 633 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6864": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 458 ],
            "Y": [ 634 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6865": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 458 ],
            "Y": [ 635 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6866": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 458 ],
            "Y": [ 636 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6867": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 458 ],
            "Y": [ 637 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6868": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 458 ],
            "Y": [ 638 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6869": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 458 ],
            "Y": [ 639 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6876": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 208 ],
            "B": [ 458 ],
            "Y": [ 640 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6877": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 458 ],
            "Y": [ 641 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6879": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486 ],
            "B": [ 642 ],
            "Y": [ 643 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6880": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 489 ],
            "B": [ 642 ],
            "Y": [ 644 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6881": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491 ],
            "B": [ 642 ],
            "Y": [ 645 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6882": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 493 ],
            "B": [ 642 ],
            "Y": [ 646 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6883": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 495 ],
            "B": [ 642 ],
            "Y": [ 647 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6884": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 497 ],
            "B": [ 642 ],
            "Y": [ 648 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6885": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 499 ],
            "B": [ 642 ],
            "Y": [ 649 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6886": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 501 ],
            "B": [ 642 ],
            "Y": [ 650 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6895": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 651 ],
            "Y": [ 652 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6896": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 651 ],
            "Y": [ 653 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6897": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 651 ],
            "Y": [ 654 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6898": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 651 ],
            "Y": [ 655 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6899": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 651 ],
            "Y": [ 656 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6900": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 651 ],
            "Y": [ 657 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6901": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 651 ],
            "Y": [ 658 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6902": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 651 ],
            "Y": [ 659 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6911": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 660 ],
            "Y": [ 661 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6912": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 660 ],
            "Y": [ 662 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6913": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 660 ],
            "Y": [ 663 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6914": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 660 ],
            "Y": [ 664 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6915": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 660 ],
            "Y": [ 665 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6916": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 660 ],
            "Y": [ 666 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6917": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 660 ],
            "Y": [ 667 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6918": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 660 ],
            "Y": [ 668 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6927": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 669 ],
            "Y": [ 670 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6928": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 669 ],
            "Y": [ 671 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6929": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 669 ],
            "Y": [ 672 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6930": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 669 ],
            "Y": [ 673 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6931": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 669 ],
            "Y": [ 674 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6932": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 669 ],
            "Y": [ 675 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6933": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 669 ],
            "Y": [ 676 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6934": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 669 ],
            "Y": [ 677 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6943": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 193 ],
            "B": [ 678 ],
            "Y": [ 679 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6944": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 678 ],
            "Y": [ 680 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6945": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 195 ],
            "B": [ 678 ],
            "Y": [ 681 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6946": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 678 ],
            "Y": [ 682 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6947": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 678 ],
            "Y": [ 683 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6948": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 678 ],
            "Y": [ 684 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6949": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199 ],
            "B": [ 678 ],
            "Y": [ 685 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6950": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 678 ],
            "Y": [ 686 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6951": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "B": [ 678 ],
            "Y": [ 687 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6952": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 204 ],
            "B": [ 678 ],
            "Y": [ 688 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6953": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 678 ],
            "Y": [ 689 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6954": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 206 ],
            "B": [ 678 ],
            "Y": [ 690 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6955": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 678 ],
            "Y": [ 691 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6956": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 208 ],
            "B": [ 678 ],
            "Y": [ 692 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6957": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 678 ],
            "Y": [ 693 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6958": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 210 ],
            "B": [ 678 ],
            "Y": [ 694 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6989": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 695 ],
            "B": [ 430 ],
            "Y": [ 696 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$6991": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 333 ],
            "B": [ 458 ],
            "Y": [ 697 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7109": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698 ],
            "B": [ 430 ],
            "Y": [ 699 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7110": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 700 ],
            "B": [ 430 ],
            "Y": [ 701 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7111": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 702 ],
            "B": [ 430 ],
            "Y": [ 703 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7112": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 704 ],
            "B": [ 430 ],
            "Y": [ 705 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7113": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 706 ],
            "B": [ 430 ],
            "Y": [ 707 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7114": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 708 ],
            "B": [ 430 ],
            "Y": [ 709 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7115": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 710 ],
            "B": [ 430 ],
            "Y": [ 711 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7116": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 712 ],
            "B": [ 430 ],
            "Y": [ 713 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7117": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 714 ],
            "B": [ 430 ],
            "Y": [ 715 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7118": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 716 ],
            "B": [ 430 ],
            "Y": [ 717 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7119": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 718 ],
            "B": [ 430 ],
            "Y": [ 719 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7120": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 720 ],
            "B": [ 430 ],
            "Y": [ 721 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7121": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 722 ],
            "B": [ 430 ],
            "Y": [ 723 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7122": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 724 ],
            "B": [ 430 ],
            "Y": [ 725 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7123": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 726 ],
            "B": [ 430 ],
            "Y": [ 727 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7124": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 728 ],
            "B": [ 430 ],
            "Y": [ 729 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7125": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 730 ],
            "Y": [ 731 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7126": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 730 ],
            "Y": [ 732 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7127": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 730 ],
            "Y": [ 733 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7128": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 730 ],
            "Y": [ 734 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7129": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 730 ],
            "Y": [ 735 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7130": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 730 ],
            "Y": [ 736 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7131": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 730 ],
            "Y": [ 737 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7132": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 730 ],
            "Y": [ 738 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7133": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 730 ],
            "Y": [ 739 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7134": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 730 ],
            "Y": [ 740 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7135": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 730 ],
            "Y": [ 741 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7136": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 730 ],
            "Y": [ 742 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7137": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 730 ],
            "Y": [ 743 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7138": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 730 ],
            "Y": [ 744 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7139": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 730 ],
            "Y": [ 745 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7140": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 730 ],
            "Y": [ 746 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7148": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 458 ],
            "Y": [ 747 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7156": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 210 ],
            "B": [ 458 ],
            "Y": [ 748 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7157": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 749 ],
            "Y": [ 750 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7158": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 749 ],
            "Y": [ 751 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7159": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 749 ],
            "Y": [ 752 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7160": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 749 ],
            "Y": [ 753 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7161": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 749 ],
            "Y": [ 754 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7162": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 749 ],
            "Y": [ 755 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7163": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 749 ],
            "Y": [ 756 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7164": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 749 ],
            "Y": [ 757 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7165": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 749 ],
            "Y": [ 758 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7166": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 749 ],
            "Y": [ 759 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7167": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 749 ],
            "Y": [ 760 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7168": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 749 ],
            "Y": [ 761 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7169": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 749 ],
            "Y": [ 762 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7170": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 749 ],
            "Y": [ 763 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7171": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 749 ],
            "Y": [ 764 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7172": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 749 ],
            "Y": [ 765 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7174": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 766 ],
            "B": [ 590 ],
            "Y": [ 767 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7175": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 768 ],
            "B": [ 590 ],
            "Y": [ 769 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7257": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 395 ],
            "B": [ 770 ],
            "Y": [ 771 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7258": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 396 ],
            "B": [ 770 ],
            "Y": [ 772 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7259": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 397 ],
            "B": [ 770 ],
            "Y": [ 773 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7260": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 398 ],
            "B": [ 770 ],
            "Y": [ 774 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7261": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 399 ],
            "B": [ 770 ],
            "Y": [ 775 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7262": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 400 ],
            "B": [ 770 ],
            "Y": [ 776 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7263": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 401 ],
            "B": [ 770 ],
            "Y": [ 777 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7264": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 402 ],
            "B": [ 770 ],
            "Y": [ 778 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7266": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 387 ],
            "B": [ 779 ],
            "Y": [ 780 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7267": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 388 ],
            "B": [ 779 ],
            "Y": [ 781 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7268": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 389 ],
            "B": [ 779 ],
            "Y": [ 782 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7269": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 390 ],
            "B": [ 779 ],
            "Y": [ 783 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7270": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 391 ],
            "B": [ 779 ],
            "Y": [ 784 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7271": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 392 ],
            "B": [ 779 ],
            "Y": [ 785 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7272": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 393 ],
            "B": [ 779 ],
            "Y": [ 786 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7273": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 394 ],
            "B": [ 779 ],
            "Y": [ 787 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7275": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 366 ],
            "B": [ 788 ],
            "Y": [ 789 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7276": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 788 ],
            "Y": [ 790 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7277": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 372 ],
            "B": [ 788 ],
            "Y": [ 791 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7278": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 375 ],
            "B": [ 788 ],
            "Y": [ 792 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7279": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 378 ],
            "B": [ 788 ],
            "Y": [ 793 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7280": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 381 ],
            "B": [ 788 ],
            "Y": [ 794 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7281": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 384 ],
            "B": [ 788 ],
            "Y": [ 795 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7282": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 386 ],
            "B": [ 788 ],
            "Y": [ 796 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7284": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 797 ],
            "Y": [ 798 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7285": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 797 ],
            "Y": [ 799 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7286": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 370 ],
            "B": [ 797 ],
            "Y": [ 800 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7287": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 797 ],
            "Y": [ 801 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7288": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 376 ],
            "B": [ 797 ],
            "Y": [ 802 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7289": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 797 ],
            "Y": [ 803 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7290": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 382 ],
            "B": [ 797 ],
            "Y": [ 804 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7291": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 797 ],
            "Y": [ 805 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7347": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 365 ],
            "B": [ 806 ],
            "Y": [ 807 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7348": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 368 ],
            "B": [ 806 ],
            "Y": [ 808 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7349": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 806 ],
            "Y": [ 809 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7350": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 374 ],
            "B": [ 806 ],
            "Y": [ 810 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7351": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 806 ],
            "Y": [ 811 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7352": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 380 ],
            "B": [ 806 ],
            "Y": [ 812 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7353": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 383 ],
            "B": [ 806 ],
            "Y": [ 813 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7354": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 385 ],
            "B": [ 806 ],
            "Y": [ 814 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7355": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 815 ],
            "B": [ 816 ],
            "Y": [ 817 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7356": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 818 ],
            "B": [ 816 ],
            "Y": [ 819 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7357": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 820 ],
            "B": [ 816 ],
            "Y": [ 821 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7358": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 822 ],
            "B": [ 816 ],
            "Y": [ 823 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7359": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 824 ],
            "B": [ 816 ],
            "Y": [ 825 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7360": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 826 ],
            "B": [ 816 ],
            "Y": [ 827 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7361": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 828 ],
            "B": [ 816 ],
            "Y": [ 829 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7362": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 830 ],
            "B": [ 816 ],
            "Y": [ 831 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7363": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 832 ],
            "B": [ 833 ],
            "Y": [ 834 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7364": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 835 ],
            "B": [ 833 ],
            "Y": [ 836 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7365": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 837 ],
            "B": [ 833 ],
            "Y": [ 838 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7366": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 833 ],
            "Y": [ 840 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7367": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 841 ],
            "B": [ 833 ],
            "Y": [ 842 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7368": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 843 ],
            "B": [ 833 ],
            "Y": [ 844 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7369": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 845 ],
            "B": [ 833 ],
            "Y": [ 846 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7370": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:593.44-593.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 833 ],
            "Y": [ 848 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7402": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 849 ],
            "B": [ 850 ],
            "Y": [ 851 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7414": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 852 ],
            "B": [ 853 ],
            "Y": [ 854 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7424": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 855 ],
            "B": [ 856 ],
            "Y": [ 857 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7425": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 858 ],
            "B": [ 859 ],
            "Y": [ 860 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7457": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 861 ],
            "B": [ 862 ],
            "Y": [ 863 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7458": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 864 ],
            "B": [ 865 ],
            "Y": [ 866 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7469": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 867 ],
            "B": [ 868 ],
            "Y": [ 130 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7470": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 869 ],
            "B": [ 870 ],
            "Y": [ 132 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7471": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 871 ],
            "B": [ 872 ],
            "Y": [ 134 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7472": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 873 ],
            "B": [ 874 ],
            "Y": [ 136 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7473": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 875 ],
            "B": [ 876 ],
            "Y": [ 138 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7474": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 877 ],
            "B": [ 878 ],
            "Y": [ 140 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7475": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 879 ],
            "B": [ 880 ],
            "Y": [ 142 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7476": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 881 ],
            "B": [ 882 ],
            "Y": [ 144 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7477": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 883 ],
            "B": [ 884 ],
            "Y": [ 146 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7478": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 885 ],
            "B": [ 886 ],
            "Y": [ 148 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7479": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 887 ],
            "B": [ 888 ],
            "Y": [ 150 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7480": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 889 ],
            "B": [ 890 ],
            "Y": [ 152 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7481": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 891 ],
            "B": [ 892 ],
            "Y": [ 154 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7482": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 893 ],
            "B": [ 894 ],
            "Y": [ 156 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7483": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 896 ],
            "Y": [ 158 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7604": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 897 ],
            "B": [ 898 ],
            "Y": [ 899 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7605": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 900 ],
            "B": [ 901 ],
            "Y": [ 902 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7606": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 903 ],
            "B": [ 904 ],
            "Y": [ 905 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7607": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 906 ],
            "B": [ 907 ],
            "Y": [ 908 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7643": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 899 ],
            "B": [ 909 ],
            "Y": [ 114 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7644": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 902 ],
            "B": [ 910 ],
            "Y": [ 116 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7645": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 911 ],
            "Y": [ 118 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7646": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 908 ],
            "B": [ 912 ],
            "Y": [ 358 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7659": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 913 ],
            "B": [ 914 ],
            "Y": [ 915 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7660": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 916 ],
            "B": [ 917 ],
            "Y": [ 918 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7661": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 919 ],
            "B": [ 920 ],
            "Y": [ 921 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7675": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 915 ],
            "B": [ 922 ],
            "Y": [ 106 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7676": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 918 ],
            "B": [ 923 ],
            "Y": [ 108 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7677": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 921 ],
            "B": [ 924 ],
            "Y": [ 110 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7678": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:296.13-296.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 925 ],
            "B": [ 926 ],
            "Y": [ 360 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7737": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 927 ],
            "Y": [ 856 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7738": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 928 ],
            "Y": [ 929 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7741": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 927 ],
            "Y": [ 930 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7742": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 928 ],
            "Y": [ 855 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7743": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 931 ],
            "Y": [ 858 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7749": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 855 ],
            "B": [ 856 ],
            "Y": [ 932 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7754": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 929 ],
            "B": [ 932 ],
            "Y": [ 859 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7756": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 933 ],
            "Y": [ 862 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7757": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 934 ],
            "Y": [ 935 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7768": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 933 ],
            "Y": [ 936 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7769": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 934 ],
            "Y": [ 861 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7770": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 937 ],
            "Y": [ 864 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7780": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 861 ],
            "B": [ 862 ],
            "Y": [ 938 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7785": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 935 ],
            "B": [ 938 ],
            "Y": [ 865 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7834": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 939 ],
            "B": [ 940 ],
            "Y": [ 868 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7850": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 939 ],
            "B": [ 940 ],
            "Y": [ 128 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7867": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 867 ],
            "B": [ 868 ],
            "Y": [ 870 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7875": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 941 ],
            "B": [ 870 ],
            "Y": [ 874 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7879": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 942 ],
            "B": [ 874 ],
            "Y": [ 882 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7882": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 871 ],
            "B": [ 869 ],
            "Y": [ 941 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7883": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 875 ],
            "B": [ 873 ],
            "Y": [ 943 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7884": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 879 ],
            "B": [ 877 ],
            "Y": [ 944 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7885": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 883 ],
            "B": [ 881 ],
            "Y": [ 945 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7886": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 887 ],
            "B": [ 885 ],
            "Y": [ 946 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7887": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 891 ],
            "B": [ 889 ],
            "Y": [ 947 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7889": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 944 ],
            "B": [ 943 ],
            "Y": [ 942 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7890": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 946 ],
            "B": [ 945 ],
            "Y": [ 948 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7893": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 948 ],
            "B": [ 882 ],
            "Y": [ 890 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7894": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 943 ],
            "B": [ 874 ],
            "Y": [ 878 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7895": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 945 ],
            "B": [ 882 ],
            "Y": [ 886 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7896": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 947 ],
            "B": [ 890 ],
            "Y": [ 894 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7897": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 869 ],
            "B": [ 870 ],
            "Y": [ 872 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7898": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 873 ],
            "B": [ 874 ],
            "Y": [ 876 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7899": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 877 ],
            "B": [ 878 ],
            "Y": [ 880 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7900": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 881 ],
            "B": [ 882 ],
            "Y": [ 884 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7901": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 885 ],
            "B": [ 886 ],
            "Y": [ 888 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7902": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 889 ],
            "B": [ 890 ],
            "Y": [ 892 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7903": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 893 ],
            "B": [ 894 ],
            "Y": [ 896 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7946": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 949 ],
            "B": [ 841 ],
            "Y": [ 898 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7947": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 950 ],
            "B": [ 843 ],
            "Y": [ 951 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7948": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 952 ],
            "B": [ 845 ],
            "Y": [ 953 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7949": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211 ],
            "B": [ 847 ],
            "Y": [ 954 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7951": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 949 ],
            "B": [ 841 ],
            "Y": [ 955 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7952": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 950 ],
            "B": [ 843 ],
            "Y": [ 897 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7953": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 952 ],
            "B": [ 845 ],
            "Y": [ 900 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7954": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211 ],
            "B": [ 847 ],
            "Y": [ 903 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7957": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 897 ],
            "B": [ 898 ],
            "Y": [ 956 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7958": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 903 ],
            "B": [ 953 ],
            "Y": [ 957 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7959": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 958 ],
            "B": [ 901 ],
            "Y": [ 959 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7960": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 903 ],
            "B": [ 900 ],
            "Y": [ 958 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7961": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 900 ],
            "B": [ 901 ],
            "Y": [ 960 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7964": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 951 ],
            "B": [ 956 ],
            "Y": [ 901 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7965": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 954 ],
            "B": [ 957 ],
            "Y": [ 961 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7966": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 961 ],
            "B": [ 959 ],
            "Y": [ 907 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7967": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 953 ],
            "B": [ 960 ],
            "Y": [ 904 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7969": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 955 ],
            "Y": [ 909 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7984": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 955 ],
            "Y": [ 112 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7995": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 899 ],
            "B": [ 909 ],
            "Y": [ 910 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7997": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 962 ],
            "B": [ 910 ],
            "Y": [ 912 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7998": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 902 ],
            "Y": [ 962 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$7999": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 902 ],
            "B": [ 910 ],
            "Y": [ 911 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8007": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 832 ],
            "B": [ 963 ],
            "Y": [ 914 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8008": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 835 ],
            "B": [ 964 ],
            "Y": [ 965 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8009": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 837 ],
            "B": [ 966 ],
            "Y": [ 967 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8010": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 968 ],
            "Y": [ 969 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8022": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 832 ],
            "B": [ 963 ],
            "Y": [ 970 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8023": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 835 ],
            "B": [ 964 ],
            "Y": [ 913 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8024": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 837 ],
            "B": [ 966 ],
            "Y": [ 916 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8025": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 968 ],
            "Y": [ 919 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8033": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 913 ],
            "B": [ 914 ],
            "Y": [ 971 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8034": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 919 ],
            "B": [ 967 ],
            "Y": [ 972 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8035": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 973 ],
            "B": [ 917 ],
            "Y": [ 974 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8036": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 919 ],
            "B": [ 916 ],
            "Y": [ 973 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8037": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 916 ],
            "B": [ 917 ],
            "Y": [ 975 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8040": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 965 ],
            "B": [ 971 ],
            "Y": [ 917 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8041": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 969 ],
            "B": [ 972 ],
            "Y": [ 976 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8042": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 976 ],
            "B": [ 974 ],
            "Y": [ 925 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8043": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 967 ],
            "B": [ 975 ],
            "Y": [ 920 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8045": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:292.26-292.70|/share/techmap.v:205.26-205.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 977 ],
            "B": [ 970 ],
            "Y": [ 922 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8060": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:292.26-292.70|/share/techmap.v:205.14-205.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 977 ],
            "B": [ 970 ],
            "Y": [ 104 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8071": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 915 ],
            "B": [ 922 ],
            "Y": [ 923 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8073": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 978 ],
            "B": [ 923 ],
            "Y": [ 926 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8074": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 921 ],
            "B": [ 918 ],
            "Y": [ 978 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8075": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 918 ],
            "B": [ 923 ],
            "Y": [ 924 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8099": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 332 ],
            "B": [ 114 ],
            "Y": [ 979 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8100": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 118 ],
            "B": [ 980 ],
            "Y": [ 981 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8102": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 979 ],
            "Y": [ 980 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8120": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 331 ],
            "B": [ 106 ],
            "Y": [ 982 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8121": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 983 ],
            "Y": [ 984 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$8123": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 982 ],
            "Y": [ 983 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9051": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 985 ],
            "B": [ 986 ],
            "Y": [ 987 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9052": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 987 ],
            "B": [ 338 ],
            "Y": [ 288 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9061": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 989 ],
            "Y": [ 990 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9062": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 990 ],
            "B": [ 338 ],
            "Y": [ 270 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9071": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 985 ],
            "B": [ 989 ],
            "Y": [ 991 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9072": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 991 ],
            "B": [ 338 ],
            "Y": [ 254 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9090": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 986 ],
            "Y": [ 992 ]
          }
        },
        "$auto$simplemap.cc:106:simplemap_bitop$9099": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 992 ],
            "B": [ 338 ],
            "Y": [ 279 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1136": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 993 ],
            "Y": [ 994 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1138": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 994 ],
            "B": [ 995 ],
            "Y": [ 996 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1160": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 63 ],
            "Y": [ 997 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1161": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 998 ],
            "B": [ 995 ],
            "Y": [ 999 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1163": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 997 ],
            "B": [ 999 ],
            "Y": [ 1000 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1170": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 993 ],
            "B": [ 995 ],
            "Y": [ 1001 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1172": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1001 ],
            "B": [ 430 ],
            "Y": [ 1002 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1240": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 996 ],
            "B": [ 1002 ],
            "Y": [ 1003 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1242": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1003 ],
            "B": [ 1000 ],
            "Y": [ 182 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1381": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 344 ],
            "Y": [ 1004 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1384": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1004 ],
            "B": [ 1005 ],
            "Y": [ 1006 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1386": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1006 ],
            "B": [ 160 ],
            "Y": [ 1007 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1390": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1008 ],
            "B": [ 546 ],
            "Y": [ 1009 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1391": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 430 ],
            "Y": [ 1010 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1393": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1009 ],
            "B": [ 1010 ],
            "Y": [ 1011 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1398": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1007 ],
            "B": [ 1011 ],
            "Y": [ 95 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1400": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 345 ],
            "Y": [ 1012 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1403": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1012 ],
            "B": [ 1005 ],
            "Y": [ 1013 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1405": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1014 ],
            "B": [ 1015 ],
            "Y": [ 1016 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1407": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1017 ],
            "B": [ 1018 ],
            "Y": [ 1019 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1408": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1020 ],
            "B": [ 1021 ],
            "Y": [ 1022 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1410": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1019 ],
            "B": [ 1022 ],
            "Y": [ 1023 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1413": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 546 ],
            "B": [ 995 ],
            "Y": [ 1005 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1415": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1005 ],
            "B": [ 430 ],
            "Y": [ 1024 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1422": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:784.31-784.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 989 ],
            "Y": [ 346 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1426": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1013 ],
            "B": [ 1024 ],
            "Y": [ 186 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1428": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 53 ],
            "Y": [ 1025 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1429": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ 1026 ],
            "Y": [ 1027 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1430": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 343 ],
            "B": [ 995 ],
            "Y": [ 1028 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1432": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1025 ],
            "B": [ 1027 ],
            "Y": [ 1029 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1434": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1029 ],
            "B": [ 1028 ],
            "Y": [ 1030 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1436": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1026 ],
            "B": [ 1031 ],
            "Y": [ 1032 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1438": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1032 ],
            "B": [ 995 ],
            "Y": [ 1033 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1440": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1030 ],
            "B": [ 1033 ],
            "Y": [ 189 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1463": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1034 ],
            "B": [ 1035 ],
            "Y": [ 1036 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1464": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1023 ],
            "B": [ 1037 ],
            "Y": [ 1038 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1465": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1039 ],
            "B": [ 1040 ],
            "Y": [ 1041 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1466": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1042 ],
            "B": [ 1043 ],
            "Y": [ 1044 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1467": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1045 ],
            "B": [ 1046 ],
            "Y": [ 1047 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1468": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1048 ],
            "B": [ 1049 ],
            "Y": [ 1050 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1470": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1051 ],
            "B": [ 1052 ],
            "Y": [ 1053 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1471": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1054 ],
            "B": [ 160 ],
            "Y": [ 1055 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1473": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1036 ],
            "B": [ 1038 ],
            "Y": [ 1056 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1474": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1041 ],
            "B": [ 1044 ],
            "Y": [ 1057 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1475": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1047 ],
            "B": [ 1050 ],
            "Y": [ 1058 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1476": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1059 ],
            "B": [ 1053 ],
            "Y": [ 1060 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1478": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1056 ],
            "B": [ 1057 ],
            "Y": [ 1061 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1479": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1058 ],
            "B": [ 1060 ],
            "Y": [ 1062 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1481": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1061 ],
            "B": [ 1062 ],
            "Y": [ 1063 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1483": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1063 ],
            "B": [ 1055 ],
            "Y": [ 1064 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1486": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1016 ],
            "B": [ 1065 ],
            "Y": [ 1066 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1487": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1067 ],
            "B": [ 1068 ],
            "Y": [ 1069 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1488": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1070 ],
            "B": [ 1071 ],
            "Y": [ 1072 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1489": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1073 ],
            "B": [ 1074 ],
            "Y": [ 1075 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1490": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1076 ],
            "B": [ 1077 ],
            "Y": [ 1078 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1491": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1079 ],
            "B": [ 1080 ],
            "Y": [ 1081 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1492": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1083 ],
            "Y": [ 1084 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1494": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1085 ],
            "B": [ 1086 ],
            "Y": [ 1087 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1495": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1088 ],
            "B": [ 1089 ],
            "Y": [ 1090 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1498": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1091 ],
            "B": [ 1092 ],
            "Y": [ 1093 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1500": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1094 ],
            "B": [ 1095 ],
            "Y": [ 1096 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1501": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 443 ],
            "B": [ 450 ],
            "Y": [ 1097 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1502": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1098 ],
            "B": [ 1099 ],
            "Y": [ 1100 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1503": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1101 ],
            "B": [ 454 ],
            "Y": [ 1102 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1504": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 458 ],
            "Y": [ 1103 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1506": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1066 ],
            "B": [ 1069 ],
            "Y": [ 1104 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1507": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1072 ],
            "B": [ 1075 ],
            "Y": [ 1105 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1508": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1078 ],
            "B": [ 1081 ],
            "Y": [ 1106 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1509": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1084 ],
            "B": [ 1107 ],
            "Y": [ 1108 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1510": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1087 ],
            "B": [ 1090 ],
            "Y": [ 1109 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1511": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1110 ],
            "B": [ 1111 ],
            "Y": [ 1112 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1512": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1093 ],
            "B": [ 1113 ],
            "Y": [ 1114 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1513": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1096 ],
            "B": [ 1097 ],
            "Y": [ 1115 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1514": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1100 ],
            "B": [ 1102 ],
            "Y": [ 1116 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1515": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1103 ],
            "B": [ 430 ],
            "Y": [ 1117 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1517": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1104 ],
            "B": [ 1105 ],
            "Y": [ 1118 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1518": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1106 ],
            "B": [ 1108 ],
            "Y": [ 1119 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1519": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1109 ],
            "B": [ 1112 ],
            "Y": [ 1120 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1520": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1114 ],
            "B": [ 1115 ],
            "Y": [ 1121 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1521": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1116 ],
            "B": [ 1117 ],
            "Y": [ 1122 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1523": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1118 ],
            "B": [ 1119 ],
            "Y": [ 1123 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1524": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1120 ],
            "B": [ 1121 ],
            "Y": [ 1124 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1526": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1123 ],
            "B": [ 1124 ],
            "Y": [ 1125 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1528": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1125 ],
            "B": [ 1122 ],
            "Y": [ 1126 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1531": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 1064 ],
            "Y": [ 1127 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1533": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1127 ],
            "B": [ 1126 ],
            "Y": [ 214 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1563": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 49 ],
            "Y": [ 1128 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1564": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 995 ],
            "Y": [ 1129 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1566": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1128 ],
            "B": [ 1129 ],
            "Y": [ 1130 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1568": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1130 ],
            "B": [ 160 ],
            "Y": [ 1131 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1605": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1132 ],
            "B": [ 749 ],
            "Y": [ 1133 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1606": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1134 ],
            "B": [ 1135 ],
            "Y": [ 1136 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1608": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1137 ],
            "B": [ 1133 ],
            "Y": [ 1138 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1609": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1136 ],
            "B": [ 574 ],
            "Y": [ 1139 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1611": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1138 ],
            "B": [ 1139 ],
            "Y": [ 1065 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1613": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 174 ],
            "Y": [ 1140 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1615": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1140 ],
            "B": [ 1141 ],
            "Y": [ 69 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1617": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 546 ],
            "B": [ 1142 ],
            "Y": [ 1143 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1618": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1144 ],
            "B": [ 1145 ],
            "Y": [ 1146 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1620": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1143 ],
            "B": [ 1146 ],
            "Y": [ 1147 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1622": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1147 ],
            "B": [ 1148 ],
            "Y": [ 1067 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1624": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174 ],
            "B": [ 430 ],
            "Y": [ 1149 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1626": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 993 ],
            "Y": [ 1137 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1628": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1137 ],
            "B": [ 1079 ],
            "Y": [ 534 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1630": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 1149 ],
            "Y": [ 175 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1642": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1008 ],
            "B": [ 995 ],
            "Y": [ 1150 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1644": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1150 ],
            "B": [ 430 ],
            "Y": [ 1151 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1646": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1131 ],
            "B": [ 1151 ],
            "Y": [ 41 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1648": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 57 ],
            "Y": [ 1152 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1649": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 995 ],
            "Y": [ 1153 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1651": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1152 ],
            "B": [ 1153 ],
            "Y": [ 1154 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1674": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1180.17-1180.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1156 ],
            "Y": [ 1157 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1696": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1181.17-1181.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1158 ],
            "B": [ 1159 ],
            "Y": [ 1160 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1698": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1181.17-1181.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1160 ],
            "Y": [ 1161 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1722": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1182.17-1182.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1162 ],
            "Y": [ 1163 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1744": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1183.17-1183.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1164 ],
            "B": [ 1159 ],
            "Y": [ 1165 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1746": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1183.17-1183.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1165 ],
            "Y": [ 1166 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1768": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1184.17-1184.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1158 ],
            "B": [ 1167 ],
            "Y": [ 1168 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1770": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1184.17-1184.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1168 ],
            "Y": [ 1169 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1792": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1185.17-1185.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1164 ],
            "B": [ 1167 ],
            "Y": [ 1170 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1794": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1185.17-1185.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1170 ],
            "Y": [ 1171 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1818": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1186.17-1186.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1172 ],
            "Y": [ 1173 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1840": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1187.17-1187.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1158 ],
            "B": [ 1174 ],
            "Y": [ 1175 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1842": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1187.17-1187.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1175 ],
            "Y": [ 1176 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1864": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1188.17-1188.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1164 ],
            "B": [ 1174 ],
            "Y": [ 1177 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1866": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1188.17-1188.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1177 ],
            "Y": [ 1178 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1880": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1179 ],
            "B": [ 1180 ],
            "Y": [ 446 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1891": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1181 ],
            "B": [ 299 ],
            "Y": [ 1182 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1915": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1203.35-1203.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1183 ],
            "B": [ 299 ],
            "Y": [ 1184 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1928": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1202.36-1202.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1185 ],
            "B": [ 299 ],
            "Y": [ 1186 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1941": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1201.35-1201.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1187 ],
            "B": [ 299 ],
            "Y": [ 1188 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1952": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1200.36-1200.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 298 ],
            "B": [ 297 ],
            "Y": [ 1181 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1954": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1200.36-1200.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1181 ],
            "B": [ 90 ],
            "Y": [ 1189 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1965": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1199.35-1199.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 297 ],
            "Y": [ 1183 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1967": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1199.35-1199.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1183 ],
            "B": [ 90 ],
            "Y": [ 1190 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1978": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1198.36-1198.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 298 ],
            "B": [ 88 ],
            "Y": [ 1185 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$1980": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1198.36-1198.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1185 ],
            "B": [ 90 ],
            "Y": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2004": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1192 ],
            "B": [ 89 ],
            "Y": [ 1193 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2019": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1159 ],
            "Y": [ 1195 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2023": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1196 ],
            "B": [ 1197 ],
            "Y": [ 426 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2054": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 1199 ],
            "Y": [ 1200 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2056": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1200 ],
            "Y": [ 1201 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2076": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1202 ],
            "B": [ 1174 ],
            "Y": [ 1203 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2091": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1174 ],
            "Y": [ 1204 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2095": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1205 ],
            "B": [ 1206 ],
            "Y": [ 1207 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2096": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1208 ],
            "B": [ 1209 ],
            "Y": [ 1210 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2099": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1207 ],
            "B": [ 1210 ],
            "Y": [ 1211 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2101": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1211 ],
            "B": [ 1212 ],
            "Y": [ 1213 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2115": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1144.46-1144.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 310 ],
            "Y": [ 1214 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2118": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1144.46-1144.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1214 ],
            "Y": [ 1216 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2119": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1144.46-1144.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1217 ],
            "B": [ 89 ],
            "Y": [ 1218 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2121": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1144.46-1144.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1216 ],
            "B": [ 1218 ],
            "Y": [ 1219 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2136": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1142.20-1142.20|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1159 ],
            "Y": [ 1221 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2152": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 322 ],
            "B": [ 89 ],
            "Y": [ 1222 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2156": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 1222 ],
            "Y": [ 1224 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2174": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1225 ],
            "B": [ 89 ],
            "Y": [ 1226 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2178": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1227 ],
            "B": [ 1228 ],
            "Y": [ 162 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2192": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1123.20-1123.20|verilog/6502/cpu.v:1123.9-1128.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1167 ],
            "Y": [ 1229 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2211": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1230 ],
            "Y": [ 1231 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2213": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1231 ],
            "B": [ 1174 ],
            "Y": [ 1232 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2235": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1234 ],
            "Y": [ 1235 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2249": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 321 ],
            "Y": [ 1236 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2251": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1236 ],
            "Y": [ 1192 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2253": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1192 ],
            "B": [ 312 ],
            "Y": [ 1237 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2257": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "Y": [ 1212 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2259": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1240 ],
            "Y": [ 177 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2276": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1102.20-1102.20|verilog/6502/cpu.v:1102.9-1108.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 89 ],
            "Y": [ 1241 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2280": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1102.20-1102.20|verilog/6502/cpu.v:1102.9-1108.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1242 ],
            "B": [ 1243 ],
            "Y": [ 100 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2297": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1093.20-1093.20|verilog/6502/cpu.v:1093.9-1098.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1244 ],
            "B": [ 89 ],
            "Y": [ 99 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2310": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1084.20-1084.20|verilog/6502/cpu.v:1084.9-1089.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 322 ],
            "B": [ 321 ],
            "Y": [ 1245 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2312": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1084.20-1084.20|verilog/6502/cpu.v:1084.9-1089.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1245 ],
            "Y": [ 1244 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2331": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1246 ],
            "Y": [ 1225 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2333": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1225 ],
            "B": [ 1174 ],
            "Y": [ 1247 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2350": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 321 ],
            "Y": [ 1248 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2353": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1248 ],
            "B": [ 312 ],
            "Y": [ 1234 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2355": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1234 ],
            "Y": [ 1249 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2359": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1250 ],
            "B": [ 1251 ],
            "Y": [ 226 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2385": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 89 ],
            "Y": [ 1252 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2387": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1252 ],
            "Y": [ 1253 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2401": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 321 ],
            "Y": [ 1254 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2403": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1254 ],
            "Y": [ 1255 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2405": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1255 ],
            "B": [ 312 ],
            "Y": [ 1256 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2409": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1242 ],
            "B": [ 1257 ],
            "Y": [ 232 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2424": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1258 ],
            "B": [ 1259 ],
            "Y": [ 1260 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2426": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1260 ],
            "B": [ 312 ],
            "Y": [ 1261 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2440": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 87 ],
            "Y": [ 1259 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2442": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1259 ],
            "Y": [ 1262 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2444": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1262 ],
            "B": [ 312 ],
            "Y": [ 1263 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2448": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1264 ],
            "B": [ 1265 ],
            "Y": [ 120 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2462": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 311 ],
            "Y": [ 1266 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2465": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1266 ],
            "Y": [ 1267 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2467": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1267 ],
            "B": [ 1199 ],
            "Y": [ 1268 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2486": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1039 ],
            "B": [ 1269 ],
            "Y": [ 1270 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2488": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1271 ],
            "Y": [ 122 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2505": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1272 ],
            "Y": [ 1273 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2507": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1273 ],
            "B": [ 1199 ],
            "Y": [ 1274 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2531": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1275 ],
            "Y": [ 1276 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2549": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1198 ],
            "Y": [ 1277 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2551": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1277 ],
            "B": [ 1174 ],
            "Y": [ 1278 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2555": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1279 ],
            "B": [ 1280 ],
            "Y": [ 1281 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2556": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1282 ],
            "B": [ 1283 ],
            "Y": [ 1284 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2558": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1281 ],
            "B": [ 1284 ],
            "Y": [ 1285 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2578": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 85 ],
            "Y": [ 1272 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2581": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1272 ],
            "Y": [ 1202 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2583": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1202 ],
            "B": [ 1199 ],
            "Y": [ 1286 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2601": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1287 ],
            "Y": [ 1288 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2603": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1288 ],
            "B": [ 1199 ],
            "Y": [ 1289 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2621": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1290 ],
            "Y": [ 1291 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2623": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1291 ],
            "B": [ 1174 ],
            "Y": [ 1292 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2627": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1206 ],
            "B": [ 1293 ],
            "Y": [ 1294 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2628": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1295 ],
            "B": [ 1296 ],
            "Y": [ 1297 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2630": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1294 ],
            "B": [ 1297 ],
            "Y": [ 1298 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2648": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 312 ],
            "Y": [ 1299 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2650": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1299 ],
            "Y": [ 1300 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2665": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 322 ],
            "Y": [ 1246 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2668": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1246 ],
            "Y": [ 1301 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2670": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1301 ],
            "B": [ 1199 ],
            "Y": [ 1302 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2686": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 315 ],
            "B": [ 310 ],
            "Y": [ 1303 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2689": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1303 ],
            "Y": [ 1304 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2690": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1217 ],
            "B": [ 312 ],
            "Y": [ 1305 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2692": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1304 ],
            "B": [ 1305 ],
            "Y": [ 1306 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2696": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1283 ],
            "B": [ 1307 ],
            "Y": [ 1308 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2698": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1308 ],
            "B": [ 1309 ],
            "Y": [ 1310 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2714": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:995.50-995.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311 ],
            "B": [ 85 ],
            "Y": [ 1158 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2718": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:995.50-995.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1158 ],
            "B": [ 1199 ],
            "Y": [ 1275 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2720": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:995.50-995.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 1275 ],
            "Y": [ 1311 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2724": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:995.50-995.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1312 ],
            "Y": [ 1313 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2744": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1290 ],
            "B": [ 1174 ],
            "Y": [ 1314 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2746": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1314 ],
            "Y": [ 1315 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2762": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1217 ],
            "Y": [ 1316 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2764": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1316 ],
            "B": [ 312 ],
            "Y": [ 1317 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2768": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1206 ],
            "B": [ 1318 ],
            "Y": [ 1319 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2770": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1319 ],
            "B": [ 1320 ],
            "Y": [ 1321 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2784": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 89 ],
            "Y": [ 1322 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2788": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 1322 ],
            "Y": [ 1323 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2801": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 89 ],
            "Y": [ 1324 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2816": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 318 ],
            "B": [ 85 ],
            "Y": [ 1287 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2819": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1325 ],
            "B": [ 1287 ],
            "Y": [ 1326 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2821": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1326 ],
            "B": [ 1199 ],
            "Y": [ 1327 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2834": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 310 ],
            "Y": [ 1328 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2835": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 322 ],
            "B": [ 87 ],
            "Y": [ 1217 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2837": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1328 ],
            "B": [ 1217 ],
            "Y": [ 1329 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2839": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1329 ],
            "B": [ 312 ],
            "Y": [ 1330 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2861": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1164 ],
            "B": [ 1199 ],
            "Y": [ 1172 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2863": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 1172 ],
            "Y": [ 1331 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2877": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 316 ],
            "Y": [ 1258 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2878": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311 ],
            "B": [ 322 ],
            "Y": [ 1164 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2879": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 312 ],
            "Y": [ 1199 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2881": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1258 ],
            "B": [ 1164 ],
            "Y": [ 1332 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2883": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1332 ],
            "B": [ 1199 ],
            "Y": [ 1333 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2902": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 321 ],
            "B": [ 312 ],
            "Y": [ 1174 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2905": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 1174 ],
            "Y": [ 1334 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2907": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "B": [ 1334 ],
            "Y": [ 1335 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2920": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 322 ],
            "B": [ 312 ],
            "Y": [ 1336 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2922": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1336 ],
            "Y": [ 1337 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2940": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 310 ],
            "Y": [ 1338 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2944": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1206 ],
            "B": [ 1339 ],
            "Y": [ 1340 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2945": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1341 ],
            "B": [ 1342 ],
            "Y": [ 1343 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2946": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1344 ],
            "B": [ 1345 ],
            "Y": [ 1346 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2947": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1347 ],
            "B": [ 1348 ],
            "Y": [ 1349 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2949": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1340 ],
            "B": [ 1343 ],
            "Y": [ 1350 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2950": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1346 ],
            "B": [ 1349 ],
            "Y": [ 1351 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2952": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1350 ],
            "B": [ 1351 ],
            "Y": [ 1352 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$2954": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1352 ],
            "B": [ 1353 ],
            "Y": [ 126 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3040": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:950.35-950.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1354 ],
            "B": [ 1355 ],
            "Y": [ 1356 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3042": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:950.35-950.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 1357 ],
            "Y": [ 1358 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3060": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:947.35-947.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1359 ],
            "B": [ 1360 ],
            "Y": [ 1361 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3062": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:947.35-947.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1361 ],
            "B": [ 1357 ],
            "Y": [ 1362 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3082": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:926.34-926.34|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1363 ],
            "B": [ 1364 ],
            "Y": [ 1365 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3097": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1366 ],
            "Y": [ 1223 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3110": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:889.48-889.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1367 ],
            "B": [ 311 ],
            "Y": [ 1368 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3128": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:888.47-888.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1369 ],
            "B": [ 311 ],
            "Y": [ 1370 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3141": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:887.48-887.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1371 ],
            "B": [ 311 ],
            "Y": [ 1372 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3159": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:886.47-886.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1373 ],
            "B": [ 311 ],
            "Y": [ 1374 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3177": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:885.47-885.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375 ],
            "B": [ 311 ],
            "Y": [ 1376 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3190": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:884.47-884.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 314 ],
            "Y": [ 1220 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3193": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:884.47-884.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1220 ],
            "B": [ 1367 ],
            "Y": [ 1377 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3195": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:884.47-884.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1377 ],
            "B": [ 310 ],
            "Y": [ 1378 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3211": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:883.48-883.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1367 ],
            "Y": [ 1379 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3213": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:883.48-883.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1379 ],
            "B": [ 310 ],
            "Y": [ 1380 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3229": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:882.46-882.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1366 ],
            "Y": [ 1369 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3231": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:882.46-882.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1369 ],
            "B": [ 310 ],
            "Y": [ 1381 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3242": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:881.48-881.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 317 ],
            "Y": [ 1371 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3244": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:881.48-881.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1371 ],
            "B": [ 310 ],
            "Y": [ 1382 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3257": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:880.46-880.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 320 ],
            "B": [ 313 ],
            "Y": [ 1194 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3260": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:880.46-880.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1194 ],
            "B": [ 1383 ],
            "Y": [ 1373 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3262": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:880.46-880.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1373 ],
            "B": [ 310 ],
            "Y": [ 1384 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3280": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:879.47-879.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 312 ],
            "Y": [ 1385 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3296": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:878.48-878.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 312 ],
            "Y": [ 1386 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3300": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:878.48-878.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1386 ],
            "Y": [ 1387 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3313": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:877.46-877.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 315 ],
            "Y": [ 1325 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3314": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:877.46-877.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 317 ],
            "B": [ 310 ],
            "Y": [ 1230 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3316": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:877.46-877.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1325 ],
            "B": [ 1230 ],
            "Y": [ 1388 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3318": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:877.46-877.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1388 ],
            "B": [ 312 ],
            "Y": [ 1389 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3334": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:876.48-876.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311 ],
            "B": [ 89 ],
            "Y": [ 1390 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3338": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:876.48-876.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1390 ],
            "Y": [ 1391 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3358": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:875.48-875.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1290 ],
            "B": [ 89 ],
            "Y": [ 1392 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3360": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:875.48-875.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1392 ],
            "Y": [ 1393 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3376": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:874.48-874.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 315 ],
            "B": [ 318 ],
            "Y": [ 1366 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3379": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:874.48-874.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1366 ],
            "Y": [ 1155 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3380": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:874.48-874.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 89 ],
            "Y": [ 1394 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3382": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:874.48-874.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1394 ],
            "Y": [ 1395 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3406": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:873.47-873.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1396 ],
            "Y": [ 1397 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3428": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:872.47-872.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1290 ],
            "B": [ 1167 ],
            "Y": [ 1396 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3430": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:872.47-872.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375 ],
            "B": [ 1396 ],
            "Y": [ 1398 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3454": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:871.47-871.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1399 ],
            "Y": [ 1400 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3473": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:870.47-870.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 321 ],
            "B": [ 89 ],
            "Y": [ 1167 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3476": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:870.47-870.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 1167 ],
            "Y": [ 1399 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3478": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:870.47-870.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375 ],
            "B": [ 1399 ],
            "Y": [ 1401 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3495": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:869.47-869.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 318 ],
            "Y": [ 1367 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3499": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:869.47-869.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1367 ],
            "Y": [ 1233 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3502": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:869.47-869.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1233 ],
            "B": [ 1162 ],
            "Y": [ 1402 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3520": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:868.47-868.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 322 ],
            "Y": [ 1290 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3524": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:868.47-868.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1290 ],
            "B": [ 1159 ],
            "Y": [ 1162 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3526": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:868.47-868.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375 ],
            "B": [ 1162 ],
            "Y": [ 1403 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3586": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 1073 ],
            "Y": [ 1404 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3589": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1405 ],
            "Y": [ 1406 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3591": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1404 ],
            "B": [ 1407 ],
            "Y": [ 1408 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3592": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1409 ],
            "B": [ 1406 ],
            "Y": [ 1410 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3594": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1408 ],
            "B": [ 1410 ],
            "Y": [ 1411 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3606": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:708.18-708.18|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 458 ],
            "B": [ 450 ],
            "Y": [ 1412 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3608": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:708.18-708.18|verilog/6502/cpu.v:708.5-734.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1412 ],
            "B": [ 443 ],
            "Y": [ 462 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3626": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1079 ],
            "B": [ 995 ],
            "Y": [ 1413 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3629": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 458 ],
            "Y": [ 1414 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3630": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1415 ],
            "B": [ 1416 ],
            "Y": [ 1407 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3631": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1417 ],
            "B": [ 1418 ],
            "Y": [ 1409 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3632": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1088 ],
            "Y": [ 1419 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3633": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 574 ],
            "B": [ 1405 ],
            "Y": [ 1420 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3635": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1421 ],
            "B": [ 1413 ],
            "Y": [ 1422 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3636": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174 ],
            "B": [ 1423 ],
            "Y": [ 1424 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3637": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1414 ],
            "B": [ 1407 ],
            "Y": [ 1425 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3638": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1409 ],
            "B": [ 1419 ],
            "Y": [ 1426 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3640": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1422 ],
            "B": [ 1424 ],
            "Y": [ 1427 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3641": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1425 ],
            "B": [ 1426 ],
            "Y": [ 1428 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3643": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1428 ],
            "Y": [ 1429 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3645": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:675.18-675.18|verilog/6502/cpu.v:675.5-701.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1429 ],
            "B": [ 1420 ],
            "Y": [ 1430 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3663": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:654.30-654.30|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1079 ],
            "B": [ 454 ],
            "Y": [ 503 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3679": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1432 ],
            "Y": [ 1433 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3681": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1364 ],
            "Y": [ 1434 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3685": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 993 ],
            "Y": [ 1421 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3686": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1073 ],
            "B": [ 1071 ],
            "Y": [ 174 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3687": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1094 ],
            "B": [ 1416 ],
            "Y": [ 1435 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3688": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1418 ],
            "B": [ 1077 ],
            "Y": [ 1436 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3689": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 574 ],
            "B": [ 1083 ],
            "Y": [ 1437 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3690": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 1101 ],
            "Y": [ 1438 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3692": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1421 ],
            "B": [ 174 ],
            "Y": [ 1439 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3693": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1435 ],
            "B": [ 1436 ],
            "Y": [ 1440 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3694": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1437 ],
            "B": [ 1438 ],
            "Y": [ 1441 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3696": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1439 ],
            "B": [ 1440 ],
            "Y": [ 1442 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3697": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1441 ],
            "B": [ 1076 ],
            "Y": [ 1443 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3699": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1442 ],
            "B": [ 1443 ],
            "Y": [ 487 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3702": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:633.18-633.18|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 1415 ],
            "Y": [ 1444 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3705": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:633.18-633.18|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1445 ],
            "B": [ 1444 ],
            "Y": [ 1446 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3706": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:633.18-633.18|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1447 ],
            "B": [ 1405 ],
            "Y": [ 1448 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3708": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:633.18-633.18|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1446 ],
            "B": [ 1448 ],
            "Y": [ 477 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3712": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 1086 ],
            "Y": [ 1449 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3713": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1088 ],
            "B": [ 574 ],
            "Y": [ 1450 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3715": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 555 ],
            "B": [ 1449 ],
            "Y": [ 1451 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3717": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1451 ],
            "B": [ 1450 ],
            "Y": [ 1452 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3729": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:595.29-595.29|verilog/6502/cpu.v:589.5-608.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 430 ],
            "B": [ 1098 ],
            "Y": [ 1453 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3747": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1454 ],
            "B": [ 1357 ],
            "Y": [ 1455 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3751": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 1073 ],
            "Y": [ 1456 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3752": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1094 ],
            "B": [ 1014 ],
            "Y": [ 1457 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3753": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1458 ],
            "B": [ 1416 ],
            "Y": [ 1459 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3754": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1091 ],
            "B": [ 1418 ],
            "Y": [ 1460 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3757": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1456 ],
            "B": [ 1457 ],
            "Y": [ 1461 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3758": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1459 ],
            "B": [ 1460 ],
            "Y": [ 1462 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3759": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1463 ],
            "B": [ 574 ],
            "Y": [ 1464 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3761": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1461 ],
            "B": [ 1462 ],
            "Y": [ 1465 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3763": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1465 ],
            "B": [ 1464 ],
            "Y": [ 1466 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3781": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1454 ],
            "B": [ 1467 ],
            "Y": [ 1468 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3801": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1363 ],
            "B": [ 1469 ],
            "Y": [ 1470 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3805": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1083 ],
            "B": [ 1074 ],
            "Y": [ 1471 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3806": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1101 ],
            "B": [ 1076 ],
            "Y": [ 1472 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3808": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1471 ],
            "B": [ 1472 ],
            "Y": [ 539 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3828": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:520.30-520.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309 ],
            "B": [ 303 ],
            "Y": [ 1473 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3830": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:520.30-520.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1473 ],
            "B": [ 302 ],
            "Y": [ 1474 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3876": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:517.30-517.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 98 ],
            "Y": [ 1475 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3878": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:517.30-517.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1475 ],
            "B": [ 302 ],
            "Y": [ 1476 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3889": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:506.30-506.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 304 ],
            "B": [ 303 ],
            "Y": [ 1477 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3891": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:506.30-506.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1477 ],
            "B": [ 302 ],
            "Y": [ 1478 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3928": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:503.30-503.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 229 ],
            "B": [ 98 ],
            "Y": [ 1479 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3930": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:503.30-503.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1479 ],
            "B": [ 302 ],
            "Y": [ 1480 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3949": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1354 ],
            "B": [ 1481 ],
            "Y": [ 1482 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3951": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1482 ],
            "B": [ 1357 ],
            "Y": [ 1483 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3955": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 1014 ],
            "Y": [ 1484 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3956": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1458 ],
            "B": [ 1091 ],
            "Y": [ 1485 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3957": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1089 ],
            "Y": [ 1463 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3959": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1484 ],
            "B": [ 1485 ],
            "Y": [ 1486 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3961": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1486 ],
            "B": [ 1463 ],
            "Y": [ 1487 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3968": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1145 ],
            "B": [ 1148 ],
            "Y": [ 1488 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3969": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1095 ],
            "B": [ 1098 ],
            "Y": [ 1179 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3970": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1489 ],
            "B": [ 1080 ],
            "Y": [ 1180 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3972": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1488 ],
            "B": [ 1179 ],
            "Y": [ 1490 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3974": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1490 ],
            "B": [ 1180 ],
            "Y": [ 544 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3976": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 546 ],
            "Y": [ 1491 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3977": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1094 ],
            "B": [ 590 ],
            "Y": [ 1423 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3978": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 1088 ],
            "Y": [ 564 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3980": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1491 ],
            "B": [ 1423 ],
            "Y": [ 1492 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3981": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 564 ],
            "B": [ 574 ],
            "Y": [ 1493 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$3983": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:446.18-446.18|verilog/6502/cpu.v:446.5-463.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1492 ],
            "B": [ 1493 ],
            "Y": [ 1494 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4018": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1354 ],
            "B": [ 1360 ],
            "Y": [ 1495 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4020": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1495 ],
            "B": [ 1364 ],
            "Y": [ 998 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4038": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1432 ],
            "Y": [ 1497 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4040": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1497 ],
            "B": [ 1364 ],
            "Y": [ 1498 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4058": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1359 ],
            "B": [ 1481 ],
            "Y": [ 1454 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4060": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1454 ],
            "B": [ 1364 ],
            "Y": [ 1499 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4064": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 993 ],
            "B": [ 1079 ],
            "Y": [ 465 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4066": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 465 ],
            "B": [ 546 ],
            "Y": [ 678 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4110": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:396.48-396.48|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1500 ],
            "B": [ 1364 ],
            "Y": [ 1501 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4130": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:396.48-396.48|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1502 ],
            "B": [ 1357 ],
            "Y": [ 1503 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4134": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:396.48-396.48|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1080 ],
            "Y": [ 669 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4152": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1497 ],
            "B": [ 1357 ],
            "Y": [ 1504 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4172": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1500 ],
            "B": [ 1467 ],
            "Y": [ 1505 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4188": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308 ],
            "B": [ 306 ],
            "Y": [ 1469 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4192": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1469 ],
            "Y": [ 1506 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4210": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1354 ],
            "B": [ 1432 ],
            "Y": [ 1363 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4212": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1363 ],
            "B": [ 1357 ],
            "Y": [ 1507 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4216": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1083 ],
            "B": [ 1085 ],
            "Y": [ 1508 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4217": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1405 ],
            "B": [ 1489 ],
            "Y": [ 1107 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4219": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1508 ],
            "B": [ 1107 ],
            "Y": [ 660 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4237": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1509 ],
            "B": [ 1467 ],
            "Y": [ 1510 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4257": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1511 ],
            "B": [ 1357 ],
            "Y": [ 1512 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4275": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1481 ],
            "Y": [ 1500 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4277": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1500 ],
            "B": [ 1357 ],
            "Y": [ 1513 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4295": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1355 ],
            "Y": [ 1511 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4297": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1511 ],
            "B": [ 1364 ],
            "Y": [ 1514 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4312": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 300 ],
            "B": [ 301 ],
            "Y": [ 1481 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4317": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1482 ],
            "B": [ 1364 ],
            "Y": [ 1515 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4337": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1361 ],
            "B": [ 1364 ],
            "Y": [ 1516 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4351": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 305 ],
            "Y": [ 1496 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4355": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1360 ],
            "Y": [ 1517 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4357": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1517 ],
            "B": [ 1364 ],
            "Y": [ 1518 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4377": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 1364 ],
            "Y": [ 1519 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4381": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 590 ],
            "Y": [ 1445 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4382": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 1458 ],
            "Y": [ 1520 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4383": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1415 ],
            "B": [ 1091 ],
            "Y": [ 1521 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4384": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1417 ],
            "B": [ 1088 ],
            "Y": [ 1447 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4386": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1445 ],
            "B": [ 1520 ],
            "Y": [ 1522 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4387": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1521 ],
            "B": [ 1447 ],
            "Y": [ 1523 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4389": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1522 ],
            "B": [ 1523 ],
            "Y": [ 1524 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4391": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1524 ],
            "B": [ 1089 ],
            "Y": [ 651 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4409": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1525 ],
            "B": [ 1357 ],
            "Y": [ 1526 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4427": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1359 ],
            "B": [ 1432 ],
            "Y": [ 1502 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4429": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1502 ],
            "B": [ 1364 ],
            "Y": [ 1527 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4443": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215 ],
            "B": [ 305 ],
            "Y": [ 1359 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4447": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1359 ],
            "B": [ 1355 ],
            "Y": [ 1525 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4449": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1525 ],
            "B": [ 1364 ],
            "Y": [ 1528 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4465": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 306 ],
            "Y": [ 1364 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4467": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1360 ],
            "Y": [ 1529 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4469": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1529 ],
            "B": [ 1364 ],
            "Y": [ 1530 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4484": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219 ],
            "B": [ 301 ],
            "Y": [ 1355 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4489": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 1467 ],
            "Y": [ 1531 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4493": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 1094 ],
            "Y": [ 555 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4494": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1416 ],
            "B": [ 1418 ],
            "Y": [ 1113 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4496": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 555 ],
            "B": [ 1113 ],
            "Y": [ 1532 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4498": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1532 ],
            "B": [ 574 ],
            "Y": [ 642 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4510": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 217 ],
            "Y": [ 1431 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4512": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308 ],
            "B": [ 225 ],
            "Y": [ 1357 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4516": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1529 ],
            "B": [ 1357 ],
            "Y": [ 1533 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4531": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 300 ],
            "B": [ 221 ],
            "Y": [ 1360 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4536": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1495 ],
            "B": [ 1467 ],
            "Y": [ 1534 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4540": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 749 ],
            "B": [ 1145 ],
            "Y": [ 1535 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4542": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1535 ],
            "B": [ 1095 ],
            "Y": [ 616 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4560": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1497 ],
            "B": [ 1467 ],
            "Y": [ 1536 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4580": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1357 ],
            "Y": [ 1537 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4600": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1495 ],
            "B": [ 1357 ],
            "Y": [ 1538 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4620": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1467 ],
            "Y": [ 1539 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4625": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1134 ],
            "B": [ 450 ],
            "Y": [ 1540 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4626": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1148 ],
            "B": [ 443 ],
            "Y": [ 1541 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4628": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1542 ],
            "B": [ 1540 ],
            "Y": [ 1543 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4629": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1541 ],
            "B": [ 1098 ],
            "Y": [ 1544 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4631": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1543 ],
            "B": [ 1544 ],
            "Y": [ 599 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4634": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1545 ],
            "B": [ 1546 ],
            "Y": [ 1547 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4636": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1547 ],
            "B": [ 1548 ],
            "Y": [ 1054 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4664": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219 ],
            "B": [ 221 ],
            "Y": [ 1432 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4669": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1502 ],
            "B": [ 1467 ],
            "Y": [ 1549 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4689": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1550 ],
            "B": [ 1467 ],
            "Y": [ 1551 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4709": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1529 ],
            "B": [ 1467 ],
            "Y": [ 1552 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4729": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1511 ],
            "B": [ 1467 ],
            "Y": [ 184 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4733": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 1014 ],
            "Y": [ 1553 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4735": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 749 ],
            "B": [ 454 ],
            "Y": [ 1554 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4739": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553 ],
            "B": [ 1542 ],
            "Y": [ 1555 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4740": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1554 ],
            "B": [ 1556 ],
            "Y": [ 1557 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4742": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1555 ],
            "B": [ 1557 ],
            "Y": [ 1558 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4744": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1558 ],
            "B": [ 1559 ],
            "Y": [ 1560 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4778": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1525 ],
            "B": [ 1467 ],
            "Y": [ 1561 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4821": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:310.48-310.48|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1517 ],
            "B": [ 1467 ],
            "Y": [ 1562 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4841": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:308.50-308.50|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1361 ],
            "B": [ 1467 ],
            "Y": [ 1563 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4861": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1517 ],
            "B": [ 1357 ],
            "Y": [ 1564 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4881": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1509 ],
            "B": [ 1357 ],
            "Y": [ 1565 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4901": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1550 ],
            "B": [ 1357 ],
            "Y": [ 1566 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4919": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1481 ],
            "Y": [ 1550 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4921": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1550 ],
            "B": [ 1364 ],
            "Y": [ 1567 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4939": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1355 ],
            "Y": [ 1509 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4941": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1509 ],
            "B": [ 1364 ],
            "Y": [ 1568 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4945": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1015 ],
            "B": [ 1132 ],
            "Y": [ 1542 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4946": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1142 ],
            "B": [ 1134 ],
            "Y": [ 1556 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4948": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1542 ],
            "B": [ 1556 ],
            "Y": [ 1569 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4950": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1569 ],
            "B": [ 1144 ],
            "Y": [ 730 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4962": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:297.18-297.18|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215 ],
            "B": [ 217 ],
            "Y": [ 1354 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4964": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:297.18-297.18|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 225 ],
            "Y": [ 1467 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$4968": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:297.18-297.18|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1482 ],
            "B": [ 1467 ],
            "Y": [ 160 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5092": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.34-57.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 324 ],
            "B": [ 325 ],
            "Y": [ 1570 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5102": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.34-58.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 323 ],
            "B": [ 326 ],
            "Y": [ 1571 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5127": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 324 ],
            "B": [ 326 ],
            "Y": [ 1572 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5149": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:71.26-71.26|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 328 ],
            "B": [ 329 ],
            "Y": [ 1573 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5159": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.27-72.27|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327 ],
            "B": [ 330 ],
            "Y": [ 1574 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5183": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 328 ],
            "B": [ 330 ],
            "Y": [ 1575 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5188": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 107 ],
            "Y": [ 1576 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5189": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 111 ],
            "Y": [ 1577 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5190": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 115 ],
            "Y": [ 1578 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5191": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 119 ],
            "Y": [ 1579 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5193": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1576 ],
            "B": [ 1577 ],
            "Y": [ 1580 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5194": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1578 ],
            "B": [ 1579 ],
            "Y": [ 1581 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5196": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1580 ],
            "B": [ 1581 ],
            "Y": [ 1582 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5302": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 425 ],
            "B": [ 423 ],
            "Y": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5303": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 420 ],
            "B": [ 418 ],
            "Y": [ 1584 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5304": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 415 ],
            "B": [ 413 ],
            "Y": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5305": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 410 ],
            "B": [ 408 ],
            "Y": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5307": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1583 ],
            "B": [ 1584 ],
            "Y": [ 1587 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5308": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1585 ],
            "B": [ 1586 ],
            "Y": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5310": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1587 ],
            "B": [ 1588 ],
            "Y": [ 453 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5334": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 426 ],
            "B": [ 1589 ],
            "Y": [ 1590 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5336": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1590 ],
            "B": [ 1591 ],
            "Y": [ 244 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5341": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1592 ],
            "B": [ 1589 ],
            "Y": [ 247 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5345": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 428 ],
            "B": [ 1213 ],
            "Y": [ 1593 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5348": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1593 ],
            "B": [ 172 ],
            "Y": [ 1594 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5350": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1594 ],
            "B": [ 1591 ],
            "Y": [ 249 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5352": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 427 ],
            "B": [ 1213 ],
            "Y": [ 1595 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5355": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1595 ],
            "B": [ 1589 ],
            "Y": [ 1596 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5357": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1596 ],
            "B": [ 1591 ],
            "Y": [ 251 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5383": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 426 ],
            "B": [ 1213 ],
            "Y": [ 1592 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5384": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 66 ],
            "Y": [ 1589 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5388": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 247 ],
            "B": [ 1591 ],
            "Y": [ 246 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5396": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1285 ],
            "B": [ 1339 ],
            "Y": [ 242 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5406": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1285 ],
            "B": [ 1298 ],
            "Y": [ 239 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5408": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239 ],
            "B": [ 1339 ],
            "Y": [ 241 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5412": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1310 ],
            "B": [ 1321 ],
            "Y": [ 234 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5426": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1310 ],
            "B": [ 1313 ],
            "Y": [ 237 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5428": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237 ],
            "B": [ 1321 ],
            "Y": [ 236 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5439": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1054 ],
            "B": [ 1037 ],
            "Y": [ 1597 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5442": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1049 ],
            "B": [ 1598 ],
            "Y": [ 1599 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5444": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1597 ],
            "B": [ 1042 ],
            "Y": [ 1600 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5445": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1599 ],
            "Y": [ 1601 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5447": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1600 ],
            "B": [ 1601 ],
            "Y": [ 440 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5452": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1037 ],
            "B": [ 1039 ],
            "Y": [ 1602 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5462": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1045 ],
            "B": [ 1048 ],
            "Y": [ 1603 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5463": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1604 ],
            "B": [ 1051 ],
            "Y": [ 1605 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5466": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1603 ],
            "B": [ 1605 ],
            "Y": [ 1606 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5468": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1602 ],
            "B": [ 1606 ],
            "Y": [ 438 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5483": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1607 ],
            "B": [ 1048 ],
            "Y": [ 1608 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5484": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1049 ],
            "B": [ 1051 ],
            "Y": [ 1609 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5487": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1608 ],
            "B": [ 1609 ],
            "Y": [ 1610 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5489": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1611 ],
            "B": [ 1610 ],
            "Y": [ 1612 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5491": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1612 ],
            "B": [ 1052 ],
            "Y": [ 436 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5496": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1034 ],
            "B": [ 1042 ],
            "Y": [ 1611 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5497": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1043 ],
            "B": [ 1045 ],
            "Y": [ 1607 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5503": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040 ],
            "B": [ 1611 ],
            "Y": [ 1613 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5505": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1604 ],
            "B": [ 1598 ],
            "Y": [ 1059 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5507": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1054 ],
            "B": [ 1613 ],
            "Y": [ 1614 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5508": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1607 ],
            "B": [ 1059 ],
            "Y": [ 1615 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5510": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1614 ],
            "B": [ 1615 ],
            "Y": [ 434 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5520": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1049 ],
            "B": [ 1604 ],
            "Y": [ 1616 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5523": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1035 ],
            "B": [ 1039 ],
            "Y": [ 1617 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5526": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1616 ],
            "B": [ 1051 ],
            "Y": [ 1618 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5528": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1617 ],
            "B": [ 1042 ],
            "Y": [ 1619 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5529": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1607 ],
            "B": [ 1618 ],
            "Y": [ 1620 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5531": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1619 ],
            "B": [ 1620 ],
            "Y": [ 432 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5550": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1598 ],
            "Y": [ 1621 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5552": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1613 ],
            "B": [ 1621 ],
            "Y": [ 429 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5692": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 1417 ],
            "Y": [ 1111 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5696": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1071 ],
            "B": [ 1079 ],
            "Y": [ 1622 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5702": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1076 ],
            "B": [ 441 ],
            "Y": [ 1623 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5709": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1089 ],
            "B": [ 1622 ],
            "Y": [ 1624 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5715": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1110 ],
            "B": [ 1625 ],
            "Y": [ 1626 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5716": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1418 ],
            "B": [ 1624 ],
            "Y": [ 1627 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5720": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1627 ],
            "B": [ 448 ],
            "Y": [ 1628 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5722": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1626 ],
            "B": [ 1628 ],
            "Y": [ 1629 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5724": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1629 ],
            "B": [ 1623 ],
            "Y": [ 224 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5738": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 452 ],
            "B": [ 1083 ],
            "Y": [ 1630 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5739": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1085 ],
            "Y": [ 1631 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5743": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1076 ],
            "B": [ 439 ],
            "Y": [ 1632 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5746": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1068 ],
            "B": [ 1070 ],
            "Y": [ 1633 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5749": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1634 ],
            "Y": [ 1635 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5751": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1630 ],
            "B": [ 1631 ],
            "Y": [ 1636 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5755": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1016 ],
            "B": [ 1633 ],
            "Y": [ 1637 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5757": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1635 ],
            "B": [ 1073 ],
            "Y": [ 1638 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5758": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1636 ],
            "B": [ 1405 ],
            "Y": [ 1639 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5761": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1638 ],
            "B": [ 1639 ],
            "Y": [ 1640 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5763": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1637 ],
            "B": [ 1640 ],
            "Y": [ 1641 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5765": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1641 ],
            "B": [ 1632 ],
            "Y": [ 222 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5771": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457 ],
            "B": [ 1067 ],
            "Y": [ 1642 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5773": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1416 ],
            "B": [ 1091 ],
            "Y": [ 1643 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5776": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1088 ],
            "B": [ 1092 ],
            "Y": [ 1634 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5782": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 447 ],
            "B": [ 444 ],
            "Y": [ 1644 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5786": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 1645 ],
            "Y": [ 1646 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5787": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1647 ],
            "B": [ 461 ],
            "Y": [ 1648 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5788": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1642 ],
            "B": [ 1110 ],
            "Y": [ 1649 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5789": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1643 ],
            "B": [ 995 ],
            "Y": [ 1650 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5793": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 1644 ],
            "Y": [ 1651 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5796": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1646 ],
            "B": [ 1648 ],
            "Y": [ 1652 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5797": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1649 ],
            "B": [ 1650 ],
            "Y": [ 1653 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5798": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1635 ],
            "B": [ 1654 ],
            "Y": [ 1655 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5799": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 451 ],
            "B": [ 1651 ],
            "Y": [ 1656 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5801": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1652 ],
            "B": [ 1653 ],
            "Y": [ 1657 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5802": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1655 ],
            "B": [ 1656 ],
            "Y": [ 1658 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5804": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1657 ],
            "B": [ 1658 ],
            "Y": [ 1659 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5806": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1659 ],
            "B": [ 437 ],
            "Y": [ 220 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5811": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1070 ],
            "B": [ 458 ],
            "Y": [ 1660 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5812": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 454 ],
            "B": [ 1067 ],
            "Y": [ 1661 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5820": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 450 ],
            "B": [ 1083 ],
            "Y": [ 1662 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5823": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 447 ],
            "B": [ 443 ],
            "Y": [ 1663 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5828": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1065 ],
            "B": [ 1660 ],
            "Y": [ 1664 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5831": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 1088 ],
            "Y": [ 1665 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5832": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1073 ],
            "B": [ 1079 ],
            "Y": [ 1654 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5834": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 1663 ],
            "Y": [ 1666 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5837": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1016 ],
            "B": [ 1664 ],
            "Y": [ 1667 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5838": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1668 ],
            "B": [ 1417 ],
            "Y": [ 1669 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5839": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1665 ],
            "B": [ 1654 ],
            "Y": [ 1670 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5840": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1662 ],
            "B": [ 1666 ],
            "Y": [ 1671 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5842": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1667 ],
            "B": [ 1669 ],
            "Y": [ 1672 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5843": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1670 ],
            "B": [ 1671 ],
            "Y": [ 1673 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5845": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1672 ],
            "B": [ 1673 ],
            "Y": [ 1674 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5847": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1674 ],
            "B": [ 435 ],
            "Y": [ 218 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5868": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1675 ],
            "B": [ 1086 ],
            "Y": [ 1676 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5871": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1416 ],
            "B": [ 1417 ],
            "Y": [ 1677 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5872": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1418 ],
            "B": [ 1092 ],
            "Y": [ 1678 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5873": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1073 ],
            "B": [ 1622 ],
            "Y": [ 1679 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5875": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 448 ],
            "Y": [ 1680 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5876": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1101 ],
            "B": [ 433 ],
            "Y": [ 1681 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5878": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1676 ],
            "B": [ 1682 ],
            "Y": [ 1683 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5879": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 455 ],
            "B": [ 1677 ],
            "Y": [ 1684 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5880": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1678 ],
            "B": [ 1679 ],
            "Y": [ 1685 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5881": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1680 ],
            "Y": [ 1686 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5883": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1683 ],
            "B": [ 1684 ],
            "Y": [ 1687 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5884": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1685 ],
            "B": [ 1686 ],
            "Y": [ 1688 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5886": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1687 ],
            "B": [ 1688 ],
            "Y": [ 1689 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5888": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1689 ],
            "B": [ 1681 ],
            "Y": [ 216 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5893": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1070 ],
            "B": [ 459 ],
            "Y": [ 1682 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5905": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 446 ],
            "B": [ 444 ],
            "Y": [ 1690 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5906": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1101 ],
            "B": [ 1099 ],
            "Y": [ 1559 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5907": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1076 ],
            "B": [ 431 ],
            "Y": [ 1691 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5910": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1068 ],
            "B": [ 1682 ],
            "Y": [ 1692 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5911": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1067 ],
            "B": [ 1458 ],
            "Y": [ 1693 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5912": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1643 ],
            "B": [ 1417 ],
            "Y": [ 1694 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5913": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1092 ],
            "Y": [ 1695 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5915": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 450 ],
            "B": [ 1631 ],
            "Y": [ 1696 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5916": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 1690 ],
            "Y": [ 1697 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5917": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1559 ],
            "B": [ 1691 ],
            "Y": [ 1698 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5919": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1423 ],
            "B": [ 1692 ],
            "Y": [ 1699 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5920": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1693 ],
            "B": [ 1694 ],
            "Y": [ 1700 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5921": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1695 ],
            "B": [ 1073 ],
            "Y": [ 1701 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5922": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1696 ],
            "B": [ 1697 ],
            "Y": [ 1702 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5924": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1699 ],
            "B": [ 1700 ],
            "Y": [ 1703 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5925": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1701 ],
            "B": [ 1702 ],
            "Y": [ 1704 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5927": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1703 ],
            "B": [ 1704 ],
            "Y": [ 1705 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$5929": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1705 ],
            "B": [ 1698 ],
            "Y": [ 213 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6153": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1016 ],
            "B": [ 590 ],
            "Y": [ 1675 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6154": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 1094 ],
            "Y": [ 1645 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6155": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1068 ],
            "B": [ 1065 ],
            "Y": [ 1647 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6158": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1458 ],
            "B": [ 1415 ],
            "Y": [ 1110 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6174": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1661 ],
            "B": [ 1110 ],
            "Y": [ 1668 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6175": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1643 ],
            "B": [ 1111 ],
            "Y": [ 1625 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6194": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1411 ],
            "B": [ 468 ],
            "Y": [ 1706 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6197": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1706 ],
            "B": [ 466 ],
            "Y": [ 1707 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6199": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1707 ],
            "B": [ 463 ],
            "Y": [ 1708 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6207": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1411 ],
            "B": [ 339 ],
            "Y": [ 1709 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6208": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 465 ],
            "B": [ 1453 ],
            "Y": [ 1710 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6210": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1709 ],
            "B": [ 1710 ],
            "Y": [ 1711 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6212": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1711 ],
            "B": [ 462 ],
            "Y": [ 1712 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6278": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1453 ],
            "B": [ 454 ],
            "Y": [ 1713 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6280": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1713 ],
            "B": [ 1430 ],
            "Y": [ 1714 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6283": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 748 ],
            "B": [ 511 ],
            "Y": [ 1715 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6284": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 502 ],
            "B": [ 485 ],
            "Y": [ 1716 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6286": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 532 ],
            "B": [ 1715 ],
            "Y": [ 1717 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6288": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1717 ],
            "B": [ 1716 ],
            "Y": [ 1718 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6291": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 510 ],
            "Y": [ 1719 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6292": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 500 ],
            "B": [ 484 ],
            "Y": [ 1720 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6294": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 530 ],
            "B": [ 1719 ],
            "Y": [ 1721 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6296": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1721 ],
            "B": [ 1720 ],
            "Y": [ 1722 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6299": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 509 ],
            "Y": [ 1723 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6300": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 498 ],
            "B": [ 483 ],
            "Y": [ 1724 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6302": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 528 ],
            "B": [ 1723 ],
            "Y": [ 1725 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6304": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1725 ],
            "B": [ 1724 ],
            "Y": [ 1726 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6307": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 516 ],
            "B": [ 508 ],
            "Y": [ 1727 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6308": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 496 ],
            "B": [ 482 ],
            "Y": [ 1728 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6310": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 526 ],
            "B": [ 1727 ],
            "Y": [ 1729 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6312": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1729 ],
            "B": [ 1728 ],
            "Y": [ 1730 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6315": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 515 ],
            "B": [ 507 ],
            "Y": [ 1731 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6316": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 494 ],
            "B": [ 481 ],
            "Y": [ 1732 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6318": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 524 ],
            "B": [ 1731 ],
            "Y": [ 1733 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6320": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1733 ],
            "B": [ 1732 ],
            "Y": [ 1734 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6323": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 514 ],
            "B": [ 506 ],
            "Y": [ 1735 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6324": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 492 ],
            "B": [ 480 ],
            "Y": [ 1736 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6326": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 522 ],
            "B": [ 1735 ],
            "Y": [ 1737 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6328": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1737 ],
            "B": [ 1736 ],
            "Y": [ 1738 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6331": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 513 ],
            "B": [ 505 ],
            "Y": [ 1739 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6332": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 490 ],
            "B": [ 479 ],
            "Y": [ 1740 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6334": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 520 ],
            "B": [ 1739 ],
            "Y": [ 1741 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6336": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1741 ],
            "B": [ 1740 ],
            "Y": [ 1742 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6339": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 512 ],
            "B": [ 504 ],
            "Y": [ 1743 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6340": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 488 ],
            "B": [ 478 ],
            "Y": [ 1744 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6342": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 518 ],
            "B": [ 1743 ],
            "Y": [ 1745 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6344": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1745 ],
            "B": [ 1744 ],
            "Y": [ 1746 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6402": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1453 ],
            "B": [ 339 ],
            "Y": [ 1747 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6403": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 458 ],
            "B": [ 503 ],
            "Y": [ 1748 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6404": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 487 ],
            "B": [ 477 ],
            "Y": [ 1749 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6406": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1747 ],
            "B": [ 1748 ],
            "Y": [ 1750 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6408": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1750 ],
            "B": [ 1749 ],
            "Y": [ 1751 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6416": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 537 ],
            "B": [ 533 ],
            "Y": [ 1752 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6418": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1752 ],
            "Y": [ 1753 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6421": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 536 ],
            "B": [ 458 ],
            "Y": [ 1754 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6423": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1754 ],
            "Y": [ 1755 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6426": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 535 ],
            "B": [ 458 ],
            "Y": [ 1756 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6428": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1756 ],
            "Y": [ 1757 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6450": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1453 ],
            "Y": [ 1758 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6451": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 534 ],
            "B": [ 458 ],
            "Y": [ 1759 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6453": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1758 ],
            "B": [ 1759 ],
            "Y": [ 1760 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6457": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 542 ],
            "B": [ 539 ],
            "Y": [ 1761 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6459": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1466 ],
            "B": [ 541 ],
            "Y": [ 1762 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6461": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1762 ],
            "B": [ 540 ],
            "Y": [ 1763 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6471": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1466 ],
            "B": [ 430 ],
            "Y": [ 1764 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6473": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1764 ],
            "B": [ 539 ],
            "Y": [ 1765 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6485": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:520.30-520.30|verilog/6502/cpu.v:516.5-522.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 928 ],
            "B": [ 931 ],
            "Y": [ 927 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6521": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:506.30-506.30|verilog/6502/cpu.v:502.5-508.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 934 ],
            "B": [ 937 ],
            "Y": [ 933 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6547": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1487 ],
            "B": [ 543 ],
            "Y": [ 1766 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6552": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1487 ],
            "B": [ 430 ],
            "Y": [ 1767 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6554": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 545 ],
            "B": [ 1494 ],
            "Y": [ 1768 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6559": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 544 ],
            "B": [ 1494 ],
            "Y": [ 1769 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6561": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 598 ],
            "B": [ 589 ],
            "Y": [ 1770 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6562": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 572 ],
            "B": [ 563 ],
            "Y": [ 1771 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6564": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1770 ],
            "B": [ 1771 ],
            "Y": [ 1772 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6566": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1772 ],
            "B": [ 554 ],
            "Y": [ 1773 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6568": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 597 ],
            "B": [ 587 ],
            "Y": [ 1774 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6569": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 571 ],
            "B": [ 562 ],
            "Y": [ 1775 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6571": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1774 ],
            "B": [ 1775 ],
            "Y": [ 1776 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6573": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1776 ],
            "B": [ 553 ],
            "Y": [ 1777 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6575": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 585 ],
            "Y": [ 1778 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6576": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 570 ],
            "B": [ 561 ],
            "Y": [ 1779 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6578": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1778 ],
            "B": [ 1779 ],
            "Y": [ 1780 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6580": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1780 ],
            "B": [ 552 ],
            "Y": [ 1781 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6582": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 596 ],
            "B": [ 583 ],
            "Y": [ 1782 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6583": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 569 ],
            "B": [ 560 ],
            "Y": [ 1783 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6585": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1782 ],
            "B": [ 1783 ],
            "Y": [ 1784 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6587": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1784 ],
            "B": [ 551 ],
            "Y": [ 1785 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6589": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 594 ],
            "B": [ 581 ],
            "Y": [ 1786 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6590": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 568 ],
            "B": [ 559 ],
            "Y": [ 1787 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6592": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1786 ],
            "B": [ 1787 ],
            "Y": [ 1788 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6594": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1788 ],
            "B": [ 550 ],
            "Y": [ 1789 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6596": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 593 ],
            "B": [ 579 ],
            "Y": [ 1790 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6597": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 567 ],
            "B": [ 558 ],
            "Y": [ 1791 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6599": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1790 ],
            "B": [ 1791 ],
            "Y": [ 1792 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6601": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1792 ],
            "B": [ 549 ],
            "Y": [ 1793 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6603": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 577 ],
            "Y": [ 1794 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6604": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 566 ],
            "B": [ 557 ],
            "Y": [ 1795 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6606": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1794 ],
            "B": [ 1795 ],
            "Y": [ 1796 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6608": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1796 ],
            "B": [ 548 ],
            "Y": [ 1797 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6610": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 591 ],
            "B": [ 575 ],
            "Y": [ 1798 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6611": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 565 ],
            "B": [ 556 ],
            "Y": [ 1799 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6613": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1798 ],
            "B": [ 1799 ],
            "Y": [ 1800 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6615": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1800 ],
            "B": [ 547 ],
            "Y": [ 1801 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6665": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 574 ],
            "Y": [ 1802 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6666": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 564 ],
            "B": [ 555 ],
            "Y": [ 1803 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6668": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1802 ],
            "B": [ 1803 ],
            "Y": [ 1804 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6670": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 546 ],
            "Y": [ 1805 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6675": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 632 ],
            "B": [ 615 ],
            "Y": [ 1806 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6678": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 748 ],
            "B": [ 1806 ],
            "Y": [ 1807 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6680": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 694 ],
            "B": [ 1807 ],
            "Y": [ 1808 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6685": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 631 ],
            "B": [ 614 ],
            "Y": [ 1809 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6688": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 1809 ],
            "Y": [ 1810 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6690": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 693 ],
            "B": [ 1810 ],
            "Y": [ 1811 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6695": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 630 ],
            "B": [ 613 ],
            "Y": [ 1812 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6698": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 1812 ],
            "Y": [ 1813 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6700": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 692 ],
            "B": [ 1813 ],
            "Y": [ 1814 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6705": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 612 ],
            "Y": [ 1815 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6708": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 516 ],
            "B": [ 1815 ],
            "Y": [ 1816 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6710": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 691 ],
            "B": [ 1816 ],
            "Y": [ 1817 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6715": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 628 ],
            "B": [ 611 ],
            "Y": [ 1818 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6718": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 515 ],
            "B": [ 1818 ],
            "Y": [ 1819 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6720": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 690 ],
            "B": [ 1819 ],
            "Y": [ 1820 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6725": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 627 ],
            "B": [ 610 ],
            "Y": [ 1821 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6728": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 514 ],
            "B": [ 1821 ],
            "Y": [ 1822 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6730": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 689 ],
            "B": [ 1822 ],
            "Y": [ 1823 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6735": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 626 ],
            "B": [ 609 ],
            "Y": [ 1824 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6738": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 513 ],
            "B": [ 1824 ],
            "Y": [ 1825 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6740": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 688 ],
            "B": [ 1825 ],
            "Y": [ 1826 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6744": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 642 ],
            "B": [ 512 ],
            "Y": [ 1827 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6745": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 625 ],
            "B": [ 608 ],
            "Y": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6747": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 687 ],
            "B": [ 651 ],
            "Y": [ 1829 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6748": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1827 ],
            "B": [ 1828 ],
            "Y": [ 1830 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6750": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1829 ],
            "B": [ 1830 ],
            "Y": [ 1831 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6752": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 686 ],
            "B": [ 677 ],
            "Y": [ 1832 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6753": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 668 ],
            "B": [ 659 ],
            "Y": [ 1833 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6754": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 650 ],
            "B": [ 747 ],
            "Y": [ 1834 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6755": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 624 ],
            "B": [ 607 ],
            "Y": [ 1835 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6757": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1832 ],
            "B": [ 1833 ],
            "Y": [ 1836 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6758": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1834 ],
            "B": [ 1835 ],
            "Y": [ 1837 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6760": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1836 ],
            "B": [ 1837 ],
            "Y": [ 1838 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6762": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 685 ],
            "B": [ 676 ],
            "Y": [ 1839 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6763": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 667 ],
            "B": [ 658 ],
            "Y": [ 1840 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6764": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 649 ],
            "B": [ 639 ],
            "Y": [ 1841 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6765": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 623 ],
            "B": [ 606 ],
            "Y": [ 1842 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6767": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1839 ],
            "B": [ 1840 ],
            "Y": [ 1843 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6768": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1841 ],
            "B": [ 1842 ],
            "Y": [ 1844 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6770": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1843 ],
            "B": [ 1844 ],
            "Y": [ 1845 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6772": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 684 ],
            "B": [ 675 ],
            "Y": [ 1846 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6773": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 666 ],
            "B": [ 657 ],
            "Y": [ 1847 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6774": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 648 ],
            "B": [ 638 ],
            "Y": [ 1848 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6775": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 622 ],
            "B": [ 605 ],
            "Y": [ 1849 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6777": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1846 ],
            "B": [ 1847 ],
            "Y": [ 1850 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6778": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1848 ],
            "B": [ 1849 ],
            "Y": [ 1851 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6780": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1850 ],
            "B": [ 1851 ],
            "Y": [ 1852 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6782": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 683 ],
            "B": [ 674 ],
            "Y": [ 1853 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6783": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 665 ],
            "B": [ 656 ],
            "Y": [ 1854 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6784": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 647 ],
            "B": [ 637 ],
            "Y": [ 1855 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6785": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 621 ],
            "B": [ 604 ],
            "Y": [ 1856 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6787": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1853 ],
            "B": [ 1854 ],
            "Y": [ 1857 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6788": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1855 ],
            "B": [ 1856 ],
            "Y": [ 1858 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6790": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1857 ],
            "B": [ 1858 ],
            "Y": [ 1859 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6792": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 682 ],
            "B": [ 673 ],
            "Y": [ 1860 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6793": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 664 ],
            "B": [ 655 ],
            "Y": [ 1861 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6794": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 646 ],
            "B": [ 636 ],
            "Y": [ 1862 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6795": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 620 ],
            "B": [ 603 ],
            "Y": [ 1863 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6797": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1860 ],
            "B": [ 1861 ],
            "Y": [ 1864 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6798": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1862 ],
            "B": [ 1863 ],
            "Y": [ 1865 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6800": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1864 ],
            "B": [ 1865 ],
            "Y": [ 1866 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6802": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 681 ],
            "B": [ 672 ],
            "Y": [ 1867 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6803": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 663 ],
            "B": [ 654 ],
            "Y": [ 1868 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6804": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 645 ],
            "B": [ 635 ],
            "Y": [ 1869 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6805": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 619 ],
            "B": [ 602 ],
            "Y": [ 1870 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6807": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1867 ],
            "B": [ 1868 ],
            "Y": [ 1871 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6808": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1869 ],
            "B": [ 1870 ],
            "Y": [ 1872 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6810": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1871 ],
            "B": [ 1872 ],
            "Y": [ 1873 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6812": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 680 ],
            "B": [ 671 ],
            "Y": [ 1874 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6813": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 662 ],
            "B": [ 653 ],
            "Y": [ 1875 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6814": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 644 ],
            "B": [ 634 ],
            "Y": [ 1876 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6815": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 618 ],
            "B": [ 601 ],
            "Y": [ 1877 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6817": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1874 ],
            "B": [ 1875 ],
            "Y": [ 1878 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6818": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1876 ],
            "B": [ 1877 ],
            "Y": [ 1879 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6820": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1878 ],
            "B": [ 1879 ],
            "Y": [ 1880 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6822": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 679 ],
            "B": [ 670 ],
            "Y": [ 1881 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6823": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 661 ],
            "B": [ 652 ],
            "Y": [ 1882 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6824": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 643 ],
            "B": [ 633 ],
            "Y": [ 1883 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6825": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 617 ],
            "B": [ 600 ],
            "Y": [ 1884 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6827": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1881 ],
            "B": [ 1882 ],
            "Y": [ 1885 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6828": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1883 ],
            "B": [ 1884 ],
            "Y": [ 1886 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6830": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1885 ],
            "B": [ 1886 ],
            "Y": [ 1887 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6976": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 678 ],
            "B": [ 669 ],
            "Y": [ 1888 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6977": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 651 ],
            "Y": [ 1889 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6978": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 642 ],
            "B": [ 458 ],
            "Y": [ 1890 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6979": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 616 ],
            "B": [ 599 ],
            "Y": [ 1891 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6981": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1888 ],
            "B": [ 1889 ],
            "Y": [ 1892 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6982": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1890 ],
            "B": [ 1891 ],
            "Y": [ 1893 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6984": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1892 ],
            "B": [ 1893 ],
            "Y": [ 1894 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6986": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 697 ],
            "B": [ 1560 ],
            "Y": [ 1895 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6988": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1895 ],
            "B": [ 696 ],
            "Y": [ 1896 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6994": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 458 ],
            "B": [ 1560 ],
            "Y": [ 1897 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6996": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1897 ],
            "B": [ 430 ],
            "Y": [ 1898 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6998": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 765 ],
            "Y": [ 1899 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$6999": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 748 ],
            "B": [ 746 ],
            "Y": [ 1900 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7001": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1899 ],
            "B": [ 1900 ],
            "Y": [ 1901 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7003": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1901 ],
            "B": [ 729 ],
            "Y": [ 1902 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7005": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 764 ],
            "Y": [ 1903 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7006": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 745 ],
            "Y": [ 1904 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7008": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1903 ],
            "B": [ 1904 ],
            "Y": [ 1905 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7010": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1905 ],
            "B": [ 727 ],
            "Y": [ 1906 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7012": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 763 ],
            "Y": [ 1907 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7013": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 744 ],
            "Y": [ 1908 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7015": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1907 ],
            "B": [ 1908 ],
            "Y": [ 1909 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7017": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1909 ],
            "B": [ 725 ],
            "Y": [ 1910 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7019": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 762 ],
            "Y": [ 1911 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7020": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 516 ],
            "B": [ 743 ],
            "Y": [ 1912 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7022": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1911 ],
            "B": [ 1912 ],
            "Y": [ 1913 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7024": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1913 ],
            "B": [ 723 ],
            "Y": [ 1914 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7026": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 761 ],
            "Y": [ 1915 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7027": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 515 ],
            "B": [ 742 ],
            "Y": [ 1916 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7029": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 1916 ],
            "Y": [ 1917 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7031": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1917 ],
            "B": [ 721 ],
            "Y": [ 1918 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7033": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 760 ],
            "Y": [ 1919 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7034": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 514 ],
            "B": [ 741 ],
            "Y": [ 1920 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7036": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1919 ],
            "B": [ 1920 ],
            "Y": [ 1921 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7038": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1921 ],
            "B": [ 719 ],
            "Y": [ 1922 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7040": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 759 ],
            "Y": [ 1923 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7041": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 513 ],
            "B": [ 740 ],
            "Y": [ 1924 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7043": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1923 ],
            "B": [ 1924 ],
            "Y": [ 1925 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7045": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1925 ],
            "B": [ 717 ],
            "Y": [ 1926 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7047": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 758 ],
            "Y": [ 1927 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7048": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 512 ],
            "B": [ 739 ],
            "Y": [ 1928 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7050": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1927 ],
            "B": [ 1928 ],
            "Y": [ 1929 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7052": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1929 ],
            "B": [ 715 ],
            "Y": [ 1930 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7054": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 757 ],
            "Y": [ 1931 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7055": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 747 ],
            "B": [ 738 ],
            "Y": [ 1932 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7057": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1931 ],
            "B": [ 1932 ],
            "Y": [ 1933 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7059": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1933 ],
            "B": [ 713 ],
            "Y": [ 1934 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7061": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 756 ],
            "Y": [ 1935 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7062": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 639 ],
            "B": [ 737 ],
            "Y": [ 1936 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7064": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1935 ],
            "B": [ 1936 ],
            "Y": [ 1937 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7066": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1937 ],
            "B": [ 711 ],
            "Y": [ 1938 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7068": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 755 ],
            "Y": [ 1939 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7069": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 638 ],
            "B": [ 736 ],
            "Y": [ 1940 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7071": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1939 ],
            "B": [ 1940 ],
            "Y": [ 1941 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7073": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1941 ],
            "B": [ 709 ],
            "Y": [ 1942 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7075": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 754 ],
            "Y": [ 1943 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7076": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 637 ],
            "B": [ 735 ],
            "Y": [ 1944 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7078": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1943 ],
            "B": [ 1944 ],
            "Y": [ 1945 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7080": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1945 ],
            "B": [ 707 ],
            "Y": [ 1946 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7082": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 753 ],
            "Y": [ 1947 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7083": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 636 ],
            "B": [ 734 ],
            "Y": [ 1948 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7085": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1947 ],
            "B": [ 1948 ],
            "Y": [ 1949 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7087": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1949 ],
            "B": [ 705 ],
            "Y": [ 1950 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7089": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 769 ],
            "B": [ 752 ],
            "Y": [ 1951 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7090": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 635 ],
            "B": [ 733 ],
            "Y": [ 1952 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7092": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1951 ],
            "B": [ 1952 ],
            "Y": [ 1953 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7094": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1953 ],
            "B": [ 703 ],
            "Y": [ 1954 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7096": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 767 ],
            "B": [ 751 ],
            "Y": [ 1955 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7097": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634 ],
            "B": [ 732 ],
            "Y": [ 1956 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7099": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1955 ],
            "B": [ 1956 ],
            "Y": [ 1957 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7101": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1957 ],
            "B": [ 701 ],
            "Y": [ 1958 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7104": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 633 ],
            "B": [ 731 ],
            "Y": [ 1959 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7106": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 750 ],
            "B": [ 1959 ],
            "Y": [ 1960 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7108": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1960 ],
            "B": [ 699 ],
            "Y": [ 1961 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7206": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 749 ],
            "Y": [ 1962 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7207": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 458 ],
            "B": [ 730 ],
            "Y": [ 1963 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7209": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1962 ],
            "B": [ 1963 ],
            "Y": [ 1964 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7211": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1964 ],
            "B": [ 430 ],
            "Y": [ 1965 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7218": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 805 ],
            "B": [ 796 ],
            "Y": [ 1966 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7219": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 787 ],
            "B": [ 778 ],
            "Y": [ 1967 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7221": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1966 ],
            "B": [ 1967 ],
            "Y": [ 1968 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7223": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 804 ],
            "B": [ 795 ],
            "Y": [ 1969 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7224": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 786 ],
            "B": [ 777 ],
            "Y": [ 1970 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7226": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1969 ],
            "B": [ 1970 ],
            "Y": [ 1971 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7228": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 794 ],
            "Y": [ 1972 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7229": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 785 ],
            "B": [ 776 ],
            "Y": [ 1973 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7231": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1972 ],
            "B": [ 1973 ],
            "Y": [ 1974 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7233": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 802 ],
            "B": [ 793 ],
            "Y": [ 1975 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7234": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 784 ],
            "B": [ 775 ],
            "Y": [ 1976 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7236": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1975 ],
            "B": [ 1976 ],
            "Y": [ 1977 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7238": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 801 ],
            "B": [ 792 ],
            "Y": [ 1978 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7239": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 783 ],
            "B": [ 774 ],
            "Y": [ 1979 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7241": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1978 ],
            "B": [ 1979 ],
            "Y": [ 1980 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7243": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 791 ],
            "Y": [ 1981 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7244": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 773 ],
            "Y": [ 1982 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7246": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1981 ],
            "B": [ 1982 ],
            "Y": [ 1983 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7248": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 799 ],
            "B": [ 790 ],
            "Y": [ 1984 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7249": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 781 ],
            "B": [ 772 ],
            "Y": [ 1985 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7251": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1984 ],
            "B": [ 1985 ],
            "Y": [ 1986 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7253": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 798 ],
            "B": [ 789 ],
            "Y": [ 1987 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7254": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 780 ],
            "B": [ 771 ],
            "Y": [ 1988 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7256": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1987 ],
            "B": [ 1988 ],
            "Y": [ 1989 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7309": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 831 ],
            "B": [ 814 ],
            "Y": [ 1990 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7311": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 848 ],
            "B": [ 1990 ],
            "Y": [ 211 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7314": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 829 ],
            "B": [ 813 ],
            "Y": [ 1991 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7316": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 1991 ],
            "Y": [ 952 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7319": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 827 ],
            "B": [ 812 ],
            "Y": [ 1992 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7321": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 844 ],
            "B": [ 1992 ],
            "Y": [ 950 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7324": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 825 ],
            "B": [ 811 ],
            "Y": [ 1993 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7326": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 842 ],
            "B": [ 1993 ],
            "Y": [ 949 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7329": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 823 ],
            "B": [ 810 ],
            "Y": [ 1994 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7331": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 1994 ],
            "Y": [ 968 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7334": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 821 ],
            "B": [ 809 ],
            "Y": [ 1995 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7336": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 838 ],
            "B": [ 1995 ],
            "Y": [ 966 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7339": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 819 ],
            "B": [ 808 ],
            "Y": [ 1996 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7341": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 836 ],
            "B": [ 1996 ],
            "Y": [ 964 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7344": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 817 ],
            "B": [ 807 ],
            "Y": [ 1997 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7346": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:601.20-601.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 834 ],
            "B": [ 1997 ],
            "Y": [ 963 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7406": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 979 ],
            "B": [ 118 ],
            "Y": [ 850 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7412": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1998 ],
            "B": [ 850 ],
            "Y": [ 362 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7418": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 982 ],
            "B": [ 110 ],
            "Y": [ 853 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$7421": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1999 ],
            "B": [ 853 ],
            "Y": [ 363 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$983": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1154 ],
            "B": [ 1010 ],
            "Y": [ 92 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$985": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2000 ],
            "B": [ 2001 ],
            "Y": [ 1034 ]
          }
        },
        "$auto$simplemap.cc:157:simplemap_reduce$987": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2002 ],
            "B": [ 2003 ],
            "Y": [ 1035 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$1984": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1197.22-1197.22|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 88 ],
            "Y": [ 1187 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$1986": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1197.22-1197.22|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1187 ],
            "B": [ 90 ],
            "Y": [ 2004 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3530": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 313 ],
            "Y": [ 1215 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3531": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 315 ],
            "B": [ 317 ],
            "Y": [ 1383 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3532": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 85 ],
            "Y": [ 1198 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3533": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 89 ],
            "Y": [ 1159 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3535": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1215 ],
            "B": [ 1383 ],
            "Y": [ 1375 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3536": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1198 ],
            "B": [ 1159 ],
            "Y": [ 1156 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$3538": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375 ],
            "B": [ 1156 ],
            "Y": [ 2005 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$4650": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1363 ],
            "B": [ 1467 ],
            "Y": [ 2006 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$5083": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:56.17-56.17|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 323 ],
            "B": [ 325 ],
            "Y": [ 2007 ]
          }
        },
        "$auto$simplemap.cc:198:logic_reduce$5140": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:70.17-70.17|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327 ],
            "B": [ 329 ],
            "Y": [ 2008 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1676": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1180.17-1180.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1157 ],
            "Y": [ 50 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1700": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1181.17-1181.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1161 ],
            "Y": [ 52 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1724": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1182.17-1182.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1163 ],
            "Y": [ 47 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1748": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1183.17-1183.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1166 ],
            "Y": [ 54 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1772": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1184.17-1184.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1169 ],
            "Y": [ 60 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1796": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1185.17-1185.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1171 ],
            "Y": [ 62 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1820": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1186.17-1186.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1173 ],
            "Y": [ 64 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1844": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1187.17-1187.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1176 ],
            "Y": [ 56 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1868": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1188.17-1188.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1178 ],
            "Y": [ 58 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1893": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1182 ],
            "Y": [ 424 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1917": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1203.35-1203.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1184 ],
            "Y": [ 422 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1930": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1202.36-1202.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1186 ],
            "Y": [ 419 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1943": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1201.35-1201.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1188 ],
            "Y": [ 417 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1956": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1200.36-1200.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1189 ],
            "Y": [ 414 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1969": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1199.35-1199.35|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1190 ],
            "Y": [ 412 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1982": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1198.36-1198.36|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1191 ],
            "Y": [ 409 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$1987": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1197.22-1197.22|verilog/6502/cpu.v:1197.5-1206.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2004 ],
            "Y": [ 407 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2006": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1193 ],
            "Y": [ 1196 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2021": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1195 ],
            "Y": [ 1197 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2058": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "Y": [ 1205 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2078": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1203 ],
            "Y": [ 1208 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2093": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1150.44-1150.44|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1204 ],
            "Y": [ 1209 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2138": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1142.20-1142.20|verilog/6502/cpu.v:1142.9-1164.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1221 ],
            "Y": [ 1591 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2158": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1224 ],
            "Y": [ 1227 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2176": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1132.20-1132.20|verilog/6502/cpu.v:1132.9-1138.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1226 ],
            "Y": [ 1228 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2215": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1232 ],
            "Y": [ 1238 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2237": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1235 ],
            "Y": [ 1239 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2255": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1112.20-1112.20|verilog/6502/cpu.v:1112.9-1119.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1237 ],
            "Y": [ 1240 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2278": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1102.20-1102.20|verilog/6502/cpu.v:1102.9-1108.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1241 ],
            "Y": [ 1243 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2335": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1247 ],
            "Y": [ 1250 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2357": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1074.20-1074.20|verilog/6502/cpu.v:1074.9-1080.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1249 ],
            "Y": [ 1251 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2389": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1253 ],
            "Y": [ 1242 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2407": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1055.20-1055.20|verilog/6502/cpu.v:1055.9-1061.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1256 ],
            "Y": [ 1257 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2428": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1261 ],
            "Y": [ 1264 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2446": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1044.20-1044.20|verilog/6502/cpu.v:1044.9-1051.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1263 ],
            "Y": [ 1265 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2469": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1268 ],
            "Y": [ 1269 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2484": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1032.20-1032.20|verilog/6502/cpu.v:1032.9-1039.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1369 ],
            "Y": [ 1271 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2509": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1274 ],
            "Y": [ 1279 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2533": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1276 ],
            "Y": [ 1280 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2553": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1278 ],
            "Y": [ 1282 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2585": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1286 ],
            "Y": [ 1293 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2605": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1289 ],
            "Y": [ 1295 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2625": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1013.50-1013.50|verilog/6502/cpu.v:1011.9-1028.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1292 ],
            "Y": [ 1296 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2652": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1300 ],
            "Y": [ 1283 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2672": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1302 ],
            "Y": [ 1307 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2694": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1306 ],
            "Y": [ 1309 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2722": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:995.50-995.50|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1311 ],
            "Y": [ 1312 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2748": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1315 ],
            "Y": [ 1318 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2766": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:991.20-991.20|verilog/6502/cpu.v:991.9-1007.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1317 ],
            "Y": [ 1320 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2790": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1323 ],
            "Y": [ 1341 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2803": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1324 ],
            "Y": [ 1342 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2823": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1327 ],
            "Y": [ 1344 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2841": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1330 ],
            "Y": [ 1345 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2865": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1331 ],
            "Y": [ 1339 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2885": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1333 ],
            "Y": [ 1347 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2909": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1335 ],
            "Y": [ 1206 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2924": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1337 ],
            "Y": [ 1348 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$2942": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:974.20-974.20|verilog/6502/cpu.v:974.9-987.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1338 ],
            "Y": [ 1353 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3044": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:950.35-950.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1358 ],
            "Y": [ 1068 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3064": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:947.35-947.35|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1362 ],
            "Y": [ 1070 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3084": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:926.34-926.34|verilog/6502/cpu.v:865.20-960.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1365 ],
            "Y": [ 1135 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3099": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223 ],
            "Y": [ 1545 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3112": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:889.48-889.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1368 ],
            "Y": [ 2002 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3130": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:888.47-888.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1370 ],
            "Y": [ 2003 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3143": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:887.48-887.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1372 ],
            "Y": [ 1037 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3161": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:886.47-886.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1374 ],
            "Y": [ 1039 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3179": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:885.47-885.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1376 ],
            "Y": [ 1040 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3197": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:884.47-884.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1378 ],
            "Y": [ 1017 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3215": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:883.48-883.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1380 ],
            "Y": [ 1018 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3233": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:882.46-882.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1381 ],
            "Y": [ 2000 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3246": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:881.48-881.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1382 ],
            "Y": [ 1042 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3264": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:880.46-880.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1384 ],
            "Y": [ 1043 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3282": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:879.47-879.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1385 ],
            "Y": [ 1546 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3302": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:878.48-878.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1387 ],
            "Y": [ 1020 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3320": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:877.46-877.46|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1389 ],
            "Y": [ 2001 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3340": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:876.48-876.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1391 ],
            "Y": [ 1548 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3362": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:875.48-875.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1393 ],
            "Y": [ 1045 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3384": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:874.48-874.48|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1395 ],
            "Y": [ 1046 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3408": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:873.47-873.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1397 ],
            "Y": [ 1048 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3432": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:872.47-872.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398 ],
            "Y": [ 1049 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3456": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:871.47-871.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1400 ],
            "Y": [ 1604 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3480": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:870.47-870.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1401 ],
            "Y": [ 1598 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3504": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:869.47-869.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1402 ],
            "Y": [ 1021 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3528": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:868.47-868.47|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1403 ],
            "Y": [ 1051 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3539": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:867.25-867.25|verilog/6502/cpu.v:867.13-892.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2005 ],
            "Y": [ 1052 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3683": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:640.26-640.26|verilog/6502/cpu.v:633.5-667.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1434 ],
            "Y": [ 1071 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3749": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1455 ],
            "Y": [ 1073 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3783": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1468 ],
            "Y": [ 1074 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3803": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:541.18-541.18|verilog/6502/cpu.v:541.5-563.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1470 ],
            "Y": [ 1076 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3832": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:520.30-520.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1474 ],
            "Y": [ 928 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3880": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:517.30-517.30|verilog/6502/cpu.v:516.5-522.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1476 ],
            "Y": [ 931 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3893": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:506.30-506.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1478 ],
            "Y": [ 934 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3932": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:503.30-503.30|verilog/6502/cpu.v:502.5-508.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1480 ],
            "Y": [ 937 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$3953": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1483 ],
            "Y": [ 1077 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4022": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 998 ],
            "Y": [ 993 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4042": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1498 ],
            "Y": [ 1079 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4062": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1499 ],
            "Y": [ 546 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4112": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:396.48-396.48|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1501 ],
            "Y": [ 1080 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4132": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:396.48-396.48|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1503 ],
            "Y": [ 1082 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4154": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1504 ],
            "Y": [ 1083 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4174": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1505 ],
            "Y": [ 1405 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4194": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1506 ],
            "Y": [ 1489 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4214": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:391.49-391.49|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1507 ],
            "Y": [ 1085 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4239": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1510 ],
            "Y": [ 1086 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4259": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1512 ],
            "Y": [ 1088 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4279": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1513 ],
            "Y": [ 1089 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4299": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1514 ],
            "Y": [ 1415 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4319": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1515 ],
            "Y": [ 1458 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4339": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1516 ],
            "Y": [ 1417 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4359": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1518 ],
            "Y": [ 995 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4379": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:381.53-381.53|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1519 ],
            "Y": [ 1091 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4411": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1526 ],
            "Y": [ 1092 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4431": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1527 ],
            "Y": [ 574 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4451": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1528 ],
            "Y": [ 1416 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4471": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1530 ],
            "Y": [ 1418 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4491": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:375.43-375.43|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1531 ],
            "Y": [ 1094 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4518": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1533 ],
            "Y": [ 1145 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4538": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:369.45-369.45|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1534 ],
            "Y": [ 1095 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4562": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1536 ],
            "Y": [ 443 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4582": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1537 ],
            "Y": [ 1148 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4602": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1538 ],
            "Y": [ 450 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4622": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:362.18-362.18|verilog/6502/cpu.v:362.5-406.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1539 ],
            "Y": [ 1098 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4651": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2006 ],
            "Y": [ 1099 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4671": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1549 ],
            "Y": [ 1101 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4691": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1551 ],
            "Y": [ 339 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4711": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1552 ],
            "Y": [ 454 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4731": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:328.40-328.40|verilog/6502/cpu.v:324.5-344.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 184 ],
            "Y": [ 1014 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4780": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1561 ],
            "Y": [ 590 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4823": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:310.48-310.48|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1562 ],
            "Y": [ 749 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4843": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:308.50-308.50|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1563 ],
            "Y": [ 458 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4863": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1564 ],
            "Y": [ 1132 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4883": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1565 ],
            "Y": [ 1015 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4903": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1566 ],
            "Y": [ 1144 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4923": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1567 ],
            "Y": [ 1142 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4943": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:301.42-301.42|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1568 ],
            "Y": [ 1134 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$4970": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:297.18-297.18|verilog/6502/cpu.v:297.5-318.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160 ],
            "Y": [ 430 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5084": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:56.17-56.17|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "Y": [ 770 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5094": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:57.34-57.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1570 ],
            "Y": [ 779 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5104": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:58.34-58.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1571 ],
            "Y": [ 788 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5129": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1572 ],
            "Y": [ 797 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5141": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:70.17-70.17|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2008 ],
            "Y": [ 806 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5151": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:71.26-71.26|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1573 ],
            "Y": [ 816 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5161": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.27-72.27|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1574 ],
            "Y": [ 833 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5185": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1575 ],
            "Y": [ 404 ]
          }
        },
        "$auto$simplemap.cc:227:simplemap_lognot$5186": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1582 ],
            "Y": [ 2009 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1058": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-414.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1434 ],
            "B": [ 1527 ],
            "Y": [ 2010 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1059": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-414.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2010 ],
            "B": [ 39 ],
            "Y": [ 2011 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1077": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2011 ],
            "B": [ 1455 ],
            "Y": [ 2012 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1095": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2012 ],
            "B": [ 1513 ],
            "Y": [ 2013 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1113": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2013 ],
            "B": [ 1365 ],
            "Y": [ 192 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1387": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:745.9-745.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 546 ],
            "Y": [ 1026 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1394": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:749.14-749.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 445 ],
            "B": [ 430 ],
            "Y": [ 1031 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1484": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:826.18-826.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 67 ],
            "Y": [ 1008 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1639": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1092.11-1092.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 430 ],
            "B": [ 1094 ],
            "Y": [ 2014 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1640": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1092.10-1092.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2014 ],
            "B": [ 39 ],
            "Y": [ 97 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1652": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1179.10-1179.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 430 ],
            "B": [ 39 ],
            "Y": [ 48 ]
          }
        },
        "$auto$simplemap.cc:256:simplemap_logbin$1873": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1215.9-1215.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 1014 ],
            "Y": [ 45 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1005": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:314.40-315.65"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 161 ],
            "Y": [ 766 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1006": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:314.40-315.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2015 ],
            "B": [ 161 ],
            "Y": [ 768 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1114": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 190 ],
            "S": [ 51 ],
            "Y": [ 573 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1115": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 187 ],
            "S": [ 51 ],
            "Y": [ 576 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1116": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 183 ],
            "S": [ 51 ],
            "Y": [ 578 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1117": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 93 ],
            "S": [ 51 ],
            "Y": [ 580 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1118": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 51 ],
            "Y": [ 582 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1119": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 51 ],
            "Y": [ 584 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1120": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 42 ],
            "S": [ 51 ],
            "Y": [ 586 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1121": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.23-434.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 96 ],
            "S": [ 51 ],
            "Y": [ 588 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1127": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:436.23-436.64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 334 ],
            "Y": [ 595 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1142": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 105 ],
            "S": [ 1526 ],
            "Y": [ 253 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1143": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 936 ],
            "S": [ 1526 ],
            "Y": [ 256 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1144": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 863 ],
            "S": [ 1526 ],
            "Y": [ 258 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1145": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 866 ],
            "S": [ 1526 ],
            "Y": [ 260 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1146": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 113 ],
            "S": [ 1526 ],
            "Y": [ 262 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1147": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 930 ],
            "S": [ 1526 ],
            "Y": [ 264 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1148": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 857 ],
            "S": [ 1526 ],
            "Y": [ 266 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1149": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:533.25-533.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 860 ],
            "S": [ 1526 ],
            "Y": [ 268 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1175": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 517 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1176": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 489 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 519 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1177": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 521 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1178": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 493 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 523 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1179": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 495 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 525 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1180": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 497 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 527 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1181": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 499 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 529 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1182": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.22-661.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 501 ],
            "B": [ "0" ],
            "S": [ 231 ],
            "Y": [ 531 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1207": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:718.22-718.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 227 ],
            "B": [ "0" ],
            "S": [ 101 ],
            "Y": [ 2016 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1243": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:717.22-718.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2016 ],
            "B": [ 190 ],
            "S": [ 163 ],
            "Y": [ 464 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1276": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.22-722.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190 ],
            "B": [ "0" ],
            "S": [ 341 ],
            "Y": [ 2017 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1308": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:721.22-722.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2017 ],
            "B": [ 178 ],
            "Y": [ 2018 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1340": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:720.22-722.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2018 ],
            "B": [ 190 ],
            "S": [ 163 ],
            "Y": [ 467 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1537": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 70 ],
            "S": [ 176 ],
            "Y": [ 2019 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1538": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 72 ],
            "S": [ 176 ],
            "Y": [ 2020 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1539": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 74 ],
            "S": [ 176 ],
            "Y": [ 2021 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1540": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 76 ],
            "S": [ 176 ],
            "Y": [ 2022 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1541": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 78 ],
            "S": [ 176 ],
            "Y": [ 2023 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1542": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 80 ],
            "S": [ 176 ],
            "Y": [ 2024 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1543": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 82 ],
            "S": [ 176 ],
            "Y": [ 2025 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1544": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 84 ],
            "S": [ 176 ],
            "Y": [ 2026 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1545": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2019 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 319 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1546": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2020 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 313 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1547": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2021 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 315 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1548": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2022 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 317 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1549": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2023 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 310 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1550": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2024 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 85 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1551": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 87 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1552": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.13-851.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ "0" ],
            "S": [ 350 ],
            "Y": [ 89 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1574": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:903.28-903.69"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 352 ],
            "Y": [ 442 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1580": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:904.28-904.53"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233 ],
            "Y": [ 445 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1587": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:913.28-913.56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 351 ],
            "Y": [ 449 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1593": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:945.28-945.53"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 453 ],
            "Y": [ 456 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1600": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:946.28-946.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 353 ],
            "Y": [ 460 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$1988": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1168.20-1168.20|verilog/6502/cpu.v:1168.9-1173.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1219 ],
            "Y": [ 66 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$2195": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1123.20-1123.20|verilog/6502/cpu.v:1123.9-1128.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1229 ],
            "Y": [ 172 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$2315": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1084.20-1084.20|verilog/6502/cpu.v:1084.9-1089.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1244 ],
            "Y": [ 179 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$2374": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1066.20-1066.20|verilog/6502/cpu.v:1066.9-1070.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1305 ],
            "Y": [ 230 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3540": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 164 ],
            "B": [ 20 ],
            "S": [ 39 ],
            "Y": [ 68 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3541": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 165 ],
            "B": [ 21 ],
            "S": [ 39 ],
            "Y": [ 71 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3542": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166 ],
            "B": [ 22 ],
            "S": [ 39 ],
            "Y": [ 73 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3543": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 167 ],
            "B": [ 23 ],
            "S": [ 39 ],
            "Y": [ 75 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3544": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 24 ],
            "S": [ 39 ],
            "Y": [ 77 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3545": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169 ],
            "B": [ 25 ],
            "S": [ 39 ],
            "Y": [ 79 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3546": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 170 ],
            "B": [ 26 ],
            "S": [ 39 ],
            "Y": [ 81 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3547": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:854.9-854.12|verilog/6502/cpu.v:854.5-855.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 171 ],
            "B": [ 27 ],
            "S": [ 39 ],
            "Y": [ 83 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3552": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:824.13-824.16|verilog/6502/cpu.v:824.9-824.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 356 ],
            "B": [ "0" ],
            "S": [ 65 ],
            "Y": [ 2027 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3553": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:825.13-825.16|verilog/6502/cpu.v:825.9-825.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2027 ],
            "B": [ 117 ],
            "S": [ 49 ],
            "Y": [ 2028 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3554": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:822.14-822.29|verilog/6502/cpu.v:822.10-827.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2028 ],
            "B": [ 81 ],
            "S": [ 160 ],
            "Y": [ 2029 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3555": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:820.9-820.22|verilog/6502/cpu.v:820.5-827.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 2029 ],
            "S": [ 1518 ],
            "Y": [ 40 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3557": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:812.13-812.16|verilog/6502/cpu.v:812.9-812.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "Y": [ 2030 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3558": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:813.13-813.16|verilog/6502/cpu.v:813.9-813.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2030 ],
            "B": [ 111 ],
            "S": [ 49 ],
            "Y": [ 2031 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3560": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:808.9-808.22|verilog/6502/cpu.v:808.5-814.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 2031 ],
            "S": [ 1518 ],
            "Y": [ 91 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3564": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:800.13-800.16|verilog/6502/cpu.v:800.9-800.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "Y": [ 2032 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3565": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:798.14-798.26|verilog/6502/cpu.v:798.10-802.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2032 ],
            "B": [ 109 ],
            "S": [ 998 ],
            "Y": [ 2033 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3566": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:796.14-796.27|verilog/6502/cpu.v:796.10-802.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 2033 ],
            "S": [ 1518 ],
            "Y": [ 181 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3570": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:781.14-781.29|verilog/6502/cpu.v:781.10-787.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 83 ],
            "S": [ 160 ],
            "Y": [ 2034 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3571": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:779.14-779.27|verilog/6502/cpu.v:779.10-787.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 2034 ],
            "S": [ 1518 ],
            "Y": [ 2035 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3572": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:777.9-777.23|verilog/6502/cpu.v:777.5-787.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 2035 ],
            "S": [ 1499 ],
            "Y": [ 94 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3574": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:770.13-770.16|verilog/6502/cpu.v:770.9-773.21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2009 ],
            "B": [ 107 ],
            "S": [ 49 ],
            "Y": [ 2036 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3576": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:767.14-767.27|verilog/6502/cpu.v:767.10-774.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 2036 ],
            "S": [ 1518 ],
            "Y": [ 2037 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3577": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:765.9-765.23|verilog/6502/cpu.v:765.5-774.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2009 ],
            "B": [ 2037 ],
            "S": [ 1499 ],
            "Y": [ 185 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3579": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:756.17-756.20|verilog/6502/cpu.v:756.13-756.30"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "Y": [ 2038 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3580": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:752.18-752.21|verilog/6502/cpu.v:752.14-757.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2038 ],
            "B": [ 105 ],
            "S": [ 49 ],
            "Y": [ 2039 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3581": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:750.13-750.38|verilog/6502/cpu.v:750.9-757.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2039 ],
            "B": [ 125 ],
            "S": [ 343 ],
            "Y": [ 2040 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3583": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:747.14-747.27|verilog/6502/cpu.v:747.10-758.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 2040 ],
            "S": [ 1518 ],
            "Y": [ 2041 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3584": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:745.9-745.32|verilog/6502/cpu.v:745.5-758.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2041 ],
            "B": [ 125 ],
            "S": [ 1026 ],
            "Y": [ 188 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$3709": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:615.9-615.56|verilog/6502/cpu.v:615.5-618.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 534 ],
            "B": [ 173 ],
            "Y": [ 403 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4632": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:325.29-325.50|verilog/6502/cpu.v:325.25-328.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 350 ],
            "Y": [ 695 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4745": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 193 ],
            "S": [ 350 ],
            "Y": [ 698 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4746": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 194 ],
            "S": [ 350 ],
            "Y": [ 700 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4747": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 195 ],
            "S": [ 350 ],
            "Y": [ 702 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4748": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 196 ],
            "S": [ 350 ],
            "Y": [ 704 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4749": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 197 ],
            "S": [ 350 ],
            "Y": [ 706 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4750": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 198 ],
            "S": [ 350 ],
            "Y": [ 708 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4751": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 199 ],
            "S": [ 350 ],
            "Y": [ 710 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4752": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 200 ],
            "S": [ 350 ],
            "Y": [ 712 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4753": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 203 ],
            "S": [ 350 ],
            "Y": [ 714 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4754": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 204 ],
            "S": [ 350 ],
            "Y": [ 716 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4755": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 205 ],
            "S": [ 350 ],
            "Y": [ 718 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4756": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 206 ],
            "S": [ 350 ],
            "Y": [ 720 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4757": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 207 ],
            "S": [ 350 ],
            "Y": [ 722 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4758": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 208 ],
            "S": [ 350 ],
            "Y": [ 724 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4759": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 209 ],
            "S": [ 350 ],
            "Y": [ 726 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$4760": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50|verilog/6502/cpu.v:298.25-301.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 159 ],
            "B": [ 210 ],
            "S": [ 350 ],
            "Y": [ 728 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5130": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1989 ],
            "B": [ 367 ],
            "S": [ 403 ],
            "Y": [ 832 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5131": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1986 ],
            "B": [ 370 ],
            "S": [ 403 ],
            "Y": [ 835 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5132": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1983 ],
            "B": [ 373 ],
            "S": [ 403 ],
            "Y": [ 837 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5133": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1980 ],
            "B": [ 376 ],
            "S": [ 403 ],
            "Y": [ 839 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5134": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1977 ],
            "B": [ 379 ],
            "S": [ 403 ],
            "Y": [ 841 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5135": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1974 ],
            "B": [ 382 ],
            "S": [ 403 ],
            "Y": [ 843 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5136": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1971 ],
            "B": [ 102 ],
            "S": [ 403 ],
            "Y": [ 845 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5137": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1968 ],
            "B": [ 2042 ],
            "S": [ 403 ],
            "Y": [ 847 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5138": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:63.6-63.11|verilog/6502/ALU.v:63.2-64.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 403 ],
            "B": [ 364 ],
            "Y": [ 906 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$5262": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:50.17-50.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2042 ],
            "B": [ "0" ],
            "S": [ 405 ],
            "Y": [ 977 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6205": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1712 ],
            "B": [ 1708 ],
            "Y": [ 2042 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6269": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 469 ],
            "S": [ 1714 ],
            "Y": [ 365 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6270": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 470 ],
            "S": [ 1714 ],
            "Y": [ 368 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6271": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 471 ],
            "S": [ 1714 ],
            "Y": [ 371 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6272": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 472 ],
            "S": [ 1714 ],
            "Y": [ 374 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6273": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 473 ],
            "S": [ 1714 ],
            "Y": [ 377 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6274": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 474 ],
            "S": [ 1714 ],
            "Y": [ 380 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6275": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 475 ],
            "S": [ 1714 ],
            "Y": [ 383 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6276": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 476 ],
            "S": [ 1714 ],
            "Y": [ 385 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6393": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1746 ],
            "Y": [ 364 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6394": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1742 ],
            "Y": [ 367 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6395": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1738 ],
            "Y": [ 370 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6396": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1734 ],
            "Y": [ 373 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6397": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1730 ],
            "Y": [ 376 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6398": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1726 ],
            "Y": [ 379 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6399": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1722 ],
            "Y": [ 382 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6400": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1718 ],
            "Y": [ 102 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6445": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 1757 ],
            "S": [ 1760 ],
            "Y": [ 323 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6446": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 1755 ],
            "S": [ 1760 ],
            "Y": [ 325 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6447": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1760 ],
            "B": [ 1753 ],
            "Y": [ 327 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6448": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1760 ],
            "B": [ 538 ],
            "Y": [ 329 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6468": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 243 ],
            "B": [ 1763 ],
            "S": [ 1765 ],
            "Y": [ 985 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6469": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 240 ],
            "B": [ 1761 ],
            "S": [ 1765 ],
            "Y": [ 989 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6550": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1767 ],
            "B": [ 1766 ],
            "Y": [ 337 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6557": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1769 ],
            "B": [ 1768 ],
            "Y": [ 36 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6656": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486 ],
            "B": [ 1801 ],
            "S": [ 1805 ],
            "Y": [ 28 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6657": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 489 ],
            "B": [ 1797 ],
            "S": [ 1805 ],
            "Y": [ 29 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6658": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491 ],
            "B": [ 1793 ],
            "S": [ 1805 ],
            "Y": [ 30 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6659": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 493 ],
            "B": [ 1789 ],
            "S": [ 1805 ],
            "Y": [ 31 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6660": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 495 ],
            "B": [ 1785 ],
            "S": [ 1805 ],
            "Y": [ 32 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6661": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 497 ],
            "B": [ 1781 ],
            "S": [ 1805 ],
            "Y": [ 33 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6662": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 499 ],
            "B": [ 1777 ],
            "S": [ 1805 ],
            "Y": [ 34 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6663": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 501 ],
            "B": [ 1773 ],
            "S": [ 1805 ],
            "Y": [ 35 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6959": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 1887 ],
            "S": [ 1894 ],
            "Y": [ 4 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6960": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 1880 ],
            "S": [ 1894 ],
            "Y": [ 5 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6961": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 1873 ],
            "S": [ 1894 ],
            "Y": [ 6 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6962": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 1866 ],
            "S": [ 1894 ],
            "Y": [ 7 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6963": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 1859 ],
            "S": [ 1894 ],
            "Y": [ 8 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6964": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 1852 ],
            "S": [ 1894 ],
            "Y": [ 9 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6965": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 1845 ],
            "S": [ 1894 ],
            "Y": [ 10 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6966": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 1838 ],
            "S": [ 1894 ],
            "Y": [ 11 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6967": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 1831 ],
            "S": [ 1894 ],
            "Y": [ 12 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6968": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 1826 ],
            "S": [ 1894 ],
            "Y": [ 13 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6969": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 1823 ],
            "S": [ 1894 ],
            "Y": [ 14 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6970": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 1820 ],
            "S": [ 1894 ],
            "Y": [ 15 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6971": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 1817 ],
            "S": [ 1894 ],
            "Y": [ 16 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6972": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 1814 ],
            "S": [ 1894 ],
            "Y": [ 17 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6973": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 1811 ],
            "S": [ 1894 ],
            "Y": [ 18 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6974": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 159 ],
            "B": [ 1808 ],
            "S": [ 1894 ],
            "Y": [ 19 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$6992": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1898 ],
            "B": [ 1896 ],
            "Y": [ 939 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7189": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 1961 ],
            "S": [ 1965 ],
            "Y": [ 940 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7190": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 1958 ],
            "S": [ 1965 ],
            "Y": [ 867 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7191": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 1954 ],
            "S": [ 1965 ],
            "Y": [ 869 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7192": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 1950 ],
            "S": [ 1965 ],
            "Y": [ 871 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7193": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 1946 ],
            "S": [ 1965 ],
            "Y": [ 873 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7194": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 1942 ],
            "S": [ 1965 ],
            "Y": [ 875 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7195": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 1938 ],
            "S": [ 1965 ],
            "Y": [ 877 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7196": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 1934 ],
            "S": [ 1965 ],
            "Y": [ 879 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7197": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 1930 ],
            "S": [ 1965 ],
            "Y": [ 881 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7198": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 1926 ],
            "S": [ 1965 ],
            "Y": [ 883 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7199": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 1922 ],
            "S": [ 1965 ],
            "Y": [ 885 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7200": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 1918 ],
            "S": [ 1965 ],
            "Y": [ 887 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7201": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 1914 ],
            "S": [ 1965 ],
            "Y": [ 889 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7202": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 1910 ],
            "S": [ 1965 ],
            "Y": [ 891 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7203": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 1906 ],
            "S": [ 1965 ],
            "Y": [ 893 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$7204": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 159 ],
            "B": [ 1902 ],
            "S": [ 1965 ],
            "Y": [ 895 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9073": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 271 ],
            "B": [ 255 ],
            "S": [ 985 ],
            "Y": [ 2043 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9074": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 272 ],
            "B": [ 257 ],
            "S": [ 985 ],
            "Y": [ 2044 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9075": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273 ],
            "B": [ 259 ],
            "S": [ 985 ],
            "Y": [ 2045 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9076": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 274 ],
            "B": [ 261 ],
            "S": [ 985 ],
            "Y": [ 2046 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9077": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 275 ],
            "B": [ 263 ],
            "S": [ 985 ],
            "Y": [ 2047 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9078": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 276 ],
            "B": [ 265 ],
            "S": [ 985 ],
            "Y": [ 2048 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9079": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 277 ],
            "B": [ 267 ],
            "S": [ 985 ],
            "Y": [ 2049 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9080": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 278 ],
            "B": [ 269 ],
            "S": [ 985 ],
            "Y": [ 2050 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9101": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2051 ],
            "B": [ 2043 ],
            "S": [ 989 ],
            "Y": [ 486 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9102": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2052 ],
            "B": [ 2044 ],
            "S": [ 989 ],
            "Y": [ 489 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9103": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2053 ],
            "B": [ 2045 ],
            "S": [ 989 ],
            "Y": [ 491 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9104": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2054 ],
            "B": [ 2046 ],
            "S": [ 989 ],
            "Y": [ 493 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9105": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2055 ],
            "B": [ 2047 ],
            "S": [ 989 ],
            "Y": [ 495 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9106": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2056 ],
            "B": [ 2048 ],
            "S": [ 989 ],
            "Y": [ 497 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9107": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2057 ],
            "B": [ 2049 ],
            "S": [ 989 ],
            "Y": [ 499 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9108": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2058 ],
            "B": [ 2050 ],
            "S": [ 989 ],
            "Y": [ 501 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9109": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 280 ],
            "B": [ 289 ],
            "S": [ 985 ],
            "Y": [ 2051 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9110": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 290 ],
            "S": [ 985 ],
            "Y": [ 2052 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9111": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 291 ],
            "S": [ 985 ],
            "Y": [ 2053 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9112": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 283 ],
            "B": [ 292 ],
            "S": [ 985 ],
            "Y": [ 2054 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9113": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284 ],
            "B": [ 293 ],
            "S": [ 985 ],
            "Y": [ 2055 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9114": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 285 ],
            "B": [ 294 ],
            "S": [ 985 ],
            "Y": [ 2056 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9115": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 286 ],
            "B": [ 295 ],
            "S": [ 985 ],
            "Y": [ 2057 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$9116": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 287 ],
            "B": [ 296 ],
            "S": [ 985 ],
            "Y": [ 2058 ]
          }
        },
        "$auto$simplemap.cc:298:simplemap_mux$990": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:315.35-315.65"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 44 ],
            "Y": [ 2015 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1131": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:475.45-475.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "Y": [ 335 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1534": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:850.20-850.22"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183 ],
            "Y": [ 348 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1569": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 1141 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1869": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1198.33-1198.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "Y": [ 406 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1870": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1200.33-1200.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "Y": [ 411 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1871": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1202.33-1202.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190 ],
            "Y": [ 416 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1872": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1204.33-1204.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "Y": [ 421 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$1874": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/cpu.v:1217.20-1217.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "Y": [ 354 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5227": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 365 ],
            "Y": [ 815 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5228": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 368 ],
            "Y": [ 818 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5229": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 371 ],
            "Y": [ 820 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5230": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 374 ],
            "Y": [ 822 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5231": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 377 ],
            "Y": [ 824 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5232": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 380 ],
            "Y": [ 826 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5233": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 383 ],
            "Y": [ 828 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$5234": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:72.23-72.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 385 ],
            "Y": [ 830 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$7401": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 851 ],
            "Y": [ 1998 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$7407": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 981 ],
            "Y": [ 849 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$7413": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 854 ],
            "Y": [ 1999 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$7419": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 984 ],
            "Y": [ 852 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$9081": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 989 ],
            "Y": [ 986 ]
          }
        },
        "$auto$simplemap.cc:46:simplemap_not$9100": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 985 ],
            "Y": [ 988 ]
          }
        },
        "ALU": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "verilog/6502/cpu.v:569.5-582.21",
            "module": "ALU",
            "module_hdlname": "ALU",
            "module_src": "verilog/6502/ALU.v:20.1-108.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        }
      },
      "netnames": {
        "$0$memwr$\\AXYS$verilog/6502/cpu.v:533$1_DATA[7:0]$43": {
          "hide_name": 1,
          "bits": [ 253, 256, 258, 260, 262, 264, 266, 268 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:531.1-533.88"
          }
        },
        "$0$memwr$\\AXYS$verilog/6502/cpu.v:533$1_EN[7:0]$44": {
          "hide_name": 1,
          "bits": [ 338, 338, 338, 338, 338, 338, 338, 338 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:531.1-533.88"
          }
        },
        "$0\\C[0:0]": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:744.1-758.8"
          }
        },
        "$0\\D[0:0]": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:807.1-814.8"
          }
        },
        "$0\\N[0:0]": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:776.1-787.23"
          }
        },
        "$0\\V[0:0]": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:819.1-827.23"
          }
        },
        "$0\\Z[0:0]": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:764.1-774.8"
          }
        },
        "$0\\adj_bcd[0:0]": {
          "hide_name": 1,
          "bits": [ 201 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:491.1-492.28"
          }
        },
        "$and$verilog/6502/cpu.v:1217$224_Y": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1217.14-1217.26"
          }
        },
        "$and$verilog/6502/cpu.v:298$5_Y": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:298.30-298.38"
          }
        },
        "$and$verilog/6502/cpu.v:772$95_Y": {
          "hide_name": 1,
          "bits": [ 347 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:772.19-772.47"
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$801": {
          "hide_name": 1,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$803": {
          "hide_name": 1,
          "bits": [ 1151 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$809": {
          "hide_name": 1,
          "bits": [ 1154 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$811": {
          "hide_name": 1,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$819": {
          "hide_name": 1,
          "bits": [ 996 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$821": {
          "hide_name": 1,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$823": {
          "hide_name": 1,
          "bits": [ 1002 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$828": {
          "hide_name": 1,
          "bits": [ 1007 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$830": {
          "hide_name": 1,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$835": {
          "hide_name": 1,
          "bits": [ 1013 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$837": {
          "hide_name": 1,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$842": {
          "hide_name": 1,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$844": {
          "hide_name": 1,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$871": {
          "hide_name": 1,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$873": {
          "hide_name": 1,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:247:make_patterns_logic$885": {
          "hide_name": 1,
          "bits": [ 1149 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$805": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$813": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$825": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$832": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$839": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$846": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$875": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$881": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:272:make_patterns_logic$887": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3140:Not$880": {
          "hide_name": 1,
          "bits": [ 1141 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3187:And$8945": {
          "hide_name": 1,
          "bits": [ 992 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3187:And$8953": {
          "hide_name": 1,
          "bits": [ 987 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3187:And$8961": {
          "hide_name": 1,
          "bits": [ 990 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3187:And$8967": {
          "hide_name": 1,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3194:Eq$8941": {
          "hide_name": 1,
          "bits": [ 988 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3194:Eq$8943": {
          "hide_name": 1,
          "bits": [ 986 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8126": {
          "hide_name": 1,
          "bits": [ 297 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8128": {
          "hide_name": 1,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8134": {
          "hide_name": 1,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8150": {
          "hide_name": 1,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8152": {
          "hide_name": 1,
          "bits": [ 306 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8154": {
          "hide_name": 1,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8158": {
          "hide_name": 1,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8160": {
          "hide_name": 1,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8164": {
          "hide_name": 1,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8220": {
          "hide_name": 1,
          "bits": [ 302 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8224": {
          "hide_name": 1,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8228": {
          "hide_name": 1,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8444": {
          "hide_name": 1,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8456": {
          "hide_name": 1,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8480": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8482": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8484": {
          "hide_name": 1,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8488": {
          "hide_name": 1,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8492": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8494": {
          "hide_name": 1,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8502": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8534": {
          "hide_name": 1,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8562": {
          "hide_name": 1,
          "bits": [ 321 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8738": {
          "hide_name": 1,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8740": {
          "hide_name": 1,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8746": {
          "hide_name": 1,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3377:NotGate$8748": {
          "hide_name": 1,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1033": {
          "hide_name": 1,
          "bits": [ 1431, 1432, 1364 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1037": {
          "hide_name": 1,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1050": {
          "hide_name": 1,
          "bits": [ 1359, 1432, 1364 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1054": {
          "hide_name": 1,
          "bits": [ 1502 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1069": {
          "hide_name": 1,
          "bits": [ 1359, 1481, 1357 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1073": {
          "hide_name": 1,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1087": {
          "hide_name": 1,
          "bits": [ 1496, 1481, 1357 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1091": {
          "hide_name": 1,
          "bits": [ 1500 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1105": {
          "hide_name": 1,
          "bits": [ 1354, 1432, 1364 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1109": {
          "hide_name": 1,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1135": {
          "hide_name": 1,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1159": {
          "hide_name": 1,
          "bits": [ 997, 999 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1169": {
          "hide_name": 1,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1239": {
          "hide_name": 1,
          "bits": [ 1003 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1380": {
          "hide_name": 1,
          "bits": [ 1004, 1005 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1383": {
          "hide_name": 1,
          "bits": [ 1006 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1389": {
          "hide_name": 1,
          "bits": [ 1009, 1010 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1399": {
          "hide_name": 1,
          "bits": [ 1012, 1005 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1406": {
          "hide_name": 1,
          "bits": [ 1019, 1022 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1427": {
          "hide_name": 1,
          "bits": [ 1025, 1027, 1028 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1431": {
          "hide_name": 1,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1435": {
          "hide_name": 1,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1462": {
          "hide_name": 1,
          "bits": [ 1036, 1038, 1041, 1044, 1047, 1050, 1059, 1053, 1055 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1472": {
          "hide_name": 1,
          "bits": [ 1056, 1057, 1058, 1060 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1477": {
          "hide_name": 1,
          "bits": [ 1061, 1062 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1480": {
          "hide_name": 1,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1485": {
          "hide_name": 1,
          "bits": [ 1066, 1069, 1072, 1075, 1078, 1081, 1084, 1107, 1087, 1090, 1110, 1111, 1093, 1113, 1096, 1097, 1100, 1102, 1103 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1505": {
          "hide_name": 1,
          "bits": [ 1104, 1105, 1106, 1108, 1109, 1112, 1114, 1115, 1116, 1117 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1516": {
          "hide_name": 1,
          "bits": [ 1118, 1119, 1120, 1121, 1122 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1522": {
          "hide_name": 1,
          "bits": [ 1123, 1124 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1525": {
          "hide_name": 1,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1530": {
          "hide_name": 1,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1562": {
          "hide_name": 1,
          "bits": [ 1128, 1129 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1565": {
          "hide_name": 1,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1603": {
          "hide_name": 1,
          "bits": [ 1137, 1133, 1136 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1607": {
          "hide_name": 1,
          "bits": [ 1138, 1139 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1612": {
          "hide_name": 1,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1616": {
          "hide_name": 1,
          "bits": [ 1143, 1146 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1619": {
          "hide_name": 1,
          "bits": [ 1147 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1641": {
          "hide_name": 1,
          "bits": [ 1150 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1647": {
          "hide_name": 1,
          "bits": [ 1152, 1153 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1665": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1198, 1159 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1670": {
          "hide_name": 1,
          "bits": [ 1155, 1156 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1689": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1158, 1159 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1694": {
          "hide_name": 1,
          "bits": [ 1155, 1160 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1713": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1290, 1159 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1718": {
          "hide_name": 1,
          "bits": [ 1155, 1162 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1737": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1164, 1159 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1742": {
          "hide_name": 1,
          "bits": [ 1155, 1165 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1761": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1158, 1167 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1766": {
          "hide_name": 1,
          "bits": [ 1155, 1168 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1790": {
          "hide_name": 1,
          "bits": [ 1155, 1170 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1809": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1164, 1199 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1814": {
          "hide_name": 1,
          "bits": [ 1155, 1172 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1833": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1158, 1174 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1838": {
          "hide_name": 1,
          "bits": [ 1155, 1175 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1862": {
          "hide_name": 1,
          "bits": [ 1155, 1177 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1876": {
          "hide_name": 1,
          "bits": [ 1179, 1180 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1888": {
          "hide_name": 1,
          "bits": [ 1181 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1912": {
          "hide_name": 1,
          "bits": [ 1183 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1925": {
          "hide_name": 1,
          "bits": [ 1185 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1938": {
          "hide_name": 1,
          "bits": [ 1187 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$1998": {
          "hide_name": 1,
          "bits": [ 1194, 1236 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2001": {
          "hide_name": 1,
          "bits": [ 1192 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2052": {
          "hide_name": 1,
          "bits": [ 1155, 1200 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2069": {
          "hide_name": 1,
          "bits": [ 1220, 1272, 1174 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2073": {
          "hide_name": 1,
          "bits": [ 1202 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2094": {
          "hide_name": 1,
          "bits": [ 1207, 1210, 1212 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2098": {
          "hide_name": 1,
          "bits": [ 1211 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2113": {
          "hide_name": 1,
          "bits": [ 1215, 1214, 1217 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2117": {
          "hide_name": 1,
          "bits": [ 1216, 1218 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2149": {
          "hide_name": 1,
          "bits": [ 1220, 1366, 1222 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2153": {
          "hide_name": 1,
          "bits": [ 1223 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2168": {
          "hide_name": 1,
          "bits": [ 1220, 1246 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2171": {
          "hide_name": 1,
          "bits": [ 1225 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2206": {
          "hide_name": 1,
          "bits": [ 1215, 1230, 1174 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2210": {
          "hide_name": 1,
          "bits": [ 1231 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2227": {
          "hide_name": 1,
          "bits": [ 1215, 1367, 1248 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2231": {
          "hide_name": 1,
          "bits": [ 1233, 1234 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2291": {
          "hide_name": 1,
          "bits": [ 1194, 1245 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2294": {
          "hide_name": 1,
          "bits": [ 1244 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2383": {
          "hide_name": 1,
          "bits": [ 1220, 1252 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2399": {
          "hide_name": 1,
          "bits": [ 1220, 1254 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2402": {
          "hide_name": 1,
          "bits": [ 1255 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2420": {
          "hide_name": 1,
          "bits": [ 1258, 1259 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2423": {
          "hide_name": 1,
          "bits": [ 1260 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2441": {
          "hide_name": 1,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2460": {
          "hide_name": 1,
          "bits": [ 1220, 1266, 1199 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2464": {
          "hide_name": 1,
          "bits": [ 1267 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2485": {
          "hide_name": 1,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2504": {
          "hide_name": 1,
          "bits": [ 1273 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2527": {
          "hide_name": 1,
          "bits": [ 1155, 1275 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2548": {
          "hide_name": 1,
          "bits": [ 1277 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2554": {
          "hide_name": 1,
          "bits": [ 1281, 1284 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2596": {
          "hide_name": 1,
          "bits": [ 1220, 1287, 1199 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2600": {
          "hide_name": 1,
          "bits": [ 1288 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2620": {
          "hide_name": 1,
          "bits": [ 1291 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2626": {
          "hide_name": 1,
          "bits": [ 1294, 1297 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2646": {
          "hide_name": 1,
          "bits": [ 1155, 1299 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2667": {
          "hide_name": 1,
          "bits": [ 1301 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2684": {
          "hide_name": 1,
          "bits": [ 1215, 1303, 1217 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2688": {
          "hide_name": 1,
          "bits": [ 1304, 1305 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2695": {
          "hide_name": 1,
          "bits": [ 1308 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2742": {
          "hide_name": 1,
          "bits": [ 1155, 1314 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2761": {
          "hide_name": 1,
          "bits": [ 1316 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2767": {
          "hide_name": 1,
          "bits": [ 1319 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2781": {
          "hide_name": 1,
          "bits": [ 1220, 1366, 1322 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2814": {
          "hide_name": 1,
          "bits": [ 1325, 1287, 1199 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2818": {
          "hide_name": 1,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2833": {
          "hide_name": 1,
          "bits": [ 1328, 1217 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2836": {
          "hide_name": 1,
          "bits": [ 1329 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2880": {
          "hide_name": 1,
          "bits": [ 1332 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2903": {
          "hide_name": 1,
          "bits": [ 1223, 1334 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2918": {
          "hide_name": 1,
          "bits": [ 1194, 1336 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2943": {
          "hide_name": 1,
          "bits": [ 1340, 1343, 1346, 1349 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2948": {
          "hide_name": 1,
          "bits": [ 1350, 1351 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$2951": {
          "hide_name": 1,
          "bits": [ 1352 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3035": {
          "hide_name": 1,
          "bits": [ 1354, 1355, 1357 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3039": {
          "hide_name": 1,
          "bits": [ 1356 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3055": {
          "hide_name": 1,
          "bits": [ 1359, 1360, 1357 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3059": {
          "hide_name": 1,
          "bits": [ 1361 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3125": {
          "hide_name": 1,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3138": {
          "hide_name": 1,
          "bits": [ 1371 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3153": {
          "hide_name": 1,
          "bits": [ 1194, 1383 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3156": {
          "hide_name": 1,
          "bits": [ 1373 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3174": {
          "hide_name": 1,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3192": {
          "hide_name": 1,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3210": {
          "hide_name": 1,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3293": {
          "hide_name": 1,
          "bits": [ 1215, 1367, 1386 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3315": {
          "hide_name": 1,
          "bits": [ 1388 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3331": {
          "hide_name": 1,
          "bits": [ 1215, 1366, 1390 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3356": {
          "hide_name": 1,
          "bits": [ 1155, 1392 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3378": {
          "hide_name": 1,
          "bits": [ 1155, 1394 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3402": {
          "hide_name": 1,
          "bits": [ 1233, 1396 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3450": {
          "hide_name": 1,
          "bits": [ 1233, 1399 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3585": {
          "hide_name": 1,
          "bits": [ 1404, 1407, 1409, 1406 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3590": {
          "hide_name": 1,
          "bits": [ 1408, 1410 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3605": {
          "hide_name": 1,
          "bits": [ 1412 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3624": {
          "hide_name": 1,
          "bits": [ 1421, 1413, 174, 1423, 1414, 1407, 1409, 1419, 1420 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3634": {
          "hide_name": 1,
          "bits": [ 1422, 1424, 1425, 1426 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3639": {
          "hide_name": 1,
          "bits": [ 1427, 1428 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3642": {
          "hide_name": 1,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3684": {
          "hide_name": 1,
          "bits": [ 1421, 174, 1435, 1436, 1437, 1438 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3691": {
          "hide_name": 1,
          "bits": [ 1439, 1440, 1441 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3695": {
          "hide_name": 1,
          "bits": [ 1442, 1443 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3700": {
          "hide_name": 1,
          "bits": [ 1445, 1444, 1447 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3704": {
          "hide_name": 1,
          "bits": [ 1446, 1448 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3710": {
          "hide_name": 1,
          "bits": [ 555, 1449, 1450 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3714": {
          "hide_name": 1,
          "bits": [ 1451 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3750": {
          "hide_name": 1,
          "bits": [ 1456, 1457, 1459, 1460, 1463 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3756": {
          "hide_name": 1,
          "bits": [ 1461, 1462, 1464 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3760": {
          "hide_name": 1,
          "bits": [ 1465 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3774": {
          "hide_name": 1,
          "bits": [ 1359, 1481, 1467 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3794": {
          "hide_name": 1,
          "bits": [ 1354, 1432, 1469 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3804": {
          "hide_name": 1,
          "bits": [ 1471, 1472 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3827": {
          "hide_name": 1,
          "bits": [ 1473 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3875": {
          "hide_name": 1,
          "bits": [ 1475 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3888": {
          "hide_name": 1,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3927": {
          "hide_name": 1,
          "bits": [ 1479 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3948": {
          "hide_name": 1,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3954": {
          "hide_name": 1,
          "bits": [ 1484, 1485, 1463 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3958": {
          "hide_name": 1,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3967": {
          "hide_name": 1,
          "bits": [ 1488, 1179, 1180 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3971": {
          "hide_name": 1,
          "bits": [ 1490 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3975": {
          "hide_name": 1,
          "bits": [ 1491, 1423, 564 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$3979": {
          "hide_name": 1,
          "bits": [ 1492, 1493 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4017": {
          "hide_name": 1,
          "bits": [ 1495 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4037": {
          "hide_name": 1,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4215": {
          "hide_name": 1,
          "bits": [ 1508, 1107 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4234": {
          "hide_name": 1,
          "bits": [ 1509 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4254": {
          "hide_name": 1,
          "bits": [ 1511 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4354": {
          "hide_name": 1,
          "bits": [ 1517 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4380": {
          "hide_name": 1,
          "bits": [ 1445, 1520, 1521, 1447 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4385": {
          "hide_name": 1,
          "bits": [ 1522, 1523 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4388": {
          "hide_name": 1,
          "bits": [ 1524 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4406": {
          "hide_name": 1,
          "bits": [ 1525 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4466": {
          "hide_name": 1,
          "bits": [ 1529 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4495": {
          "hide_name": 1,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4539": {
          "hide_name": 1,
          "bits": [ 1535 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4623": {
          "hide_name": 1,
          "bits": [ 1542, 1540, 1541 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4627": {
          "hide_name": 1,
          "bits": [ 1543, 1544 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4633": {
          "hide_name": 1,
          "bits": [ 1547 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4686": {
          "hide_name": 1,
          "bits": [ 1550 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4732": {
          "hide_name": 1,
          "bits": [ 1553, 1542, 1554, 1556, 1559 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4738": {
          "hide_name": 1,
          "bits": [ 1555, 1557 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4741": {
          "hide_name": 1,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$4947": {
          "hide_name": 1,
          "bits": [ 1569 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5187": {
          "hide_name": 1,
          "bits": [ 1576, 1577, 1578, 1579 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5192": {
          "hide_name": 1,
          "bits": [ 1580, 1581 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5301": {
          "hide_name": 1,
          "bits": [ 1583, 1584, 1585, 1586 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5306": {
          "hide_name": 1,
          "bits": [ 1587, 1588 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5330": {
          "hide_name": 1,
          "bits": [ 426, 1589 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5333": {
          "hide_name": 1,
          "bits": [ 1590 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5337": {
          "hide_name": 1,
          "bits": [ 1592, 1589 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5344": {
          "hide_name": 1,
          "bits": [ 1593, 172 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5347": {
          "hide_name": 1,
          "bits": [ 1594 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5351": {
          "hide_name": 1,
          "bits": [ 1595, 1589 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5354": {
          "hide_name": 1,
          "bits": [ 1596 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5438": {
          "hide_name": 1,
          "bits": [ 1597, 1042, 1046, 1599 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5443": {
          "hide_name": 1,
          "bits": [ 1600, 1601 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5450": {
          "hide_name": 1,
          "bits": [ "0", 1602, "0", "0", 1045, 1048, 1604, 1051 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5459": {
          "hide_name": 1,
          "bits": [ 1602, "0", 1603, 1605 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5464": {
          "hide_name": 1,
          "bits": [ 1602, 1606 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5471": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", 1611, 1607, 1048, 1049, 1051 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5480": {
          "hide_name": 1,
          "bits": [ "0", 1611, 1608, 1609 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5485": {
          "hide_name": 1,
          "bits": [ 1611, 1610 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5488": {
          "hide_name": 1,
          "bits": [ 1612 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5501": {
          "hide_name": 1,
          "bits": [ 1054, 1613, 1607, 1059 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5506": {
          "hide_name": 1,
          "bits": [ 1614, 1615 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5513": {
          "hide_name": 1,
          "bits": [ 1035, 1039, "0", 1042, 1607, "0", 1616, 1051 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5522": {
          "hide_name": 1,
          "bits": [ 1617, 1042, 1607, 1618 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5527": {
          "hide_name": 1,
          "bits": [ 1619, 1620 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5548": {
          "hide_name": 1,
          "bits": [ 1613, 1621 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5684": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", 1110, 1643, 1111, 1418, "0", 1089, 1622, "0", "0", "0", 448, "0", 1623 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5703": {
          "hide_name": 1,
          "bits": [ "0", "0", 1110, 1625, 1418, 1624, "0", 448, 1623 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5713": {
          "hide_name": 1,
          "bits": [ "0", 1626, 1627, 448 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5718": {
          "hide_name": 1,
          "bits": [ 1626, 1628 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5721": {
          "hide_name": 1,
          "bits": [ 1629 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5725": {
          "hide_name": 1,
          "bits": [ 1016, "0", 1068, 1070, "0", "0", "0", "0", 1077, 1634, 1073, "0", 1630, 1631, 1405, "0", "0", 1632 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5744": {
          "hide_name": 1,
          "bits": [ 1016, 1633, "0", "0", 1635, 1073, 1636, 1405, 1632 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5754": {
          "hide_name": 1,
          "bits": [ 1637, "0", 1638, 1639 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5759": {
          "hide_name": 1,
          "bits": [ 1637, 1640 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5762": {
          "hide_name": 1,
          "bits": [ 1641 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5766": {
          "hide_name": 1,
          "bits": [ 590, 1645, 1647, 461, 1642, 1110, 1643, 995, 1077, 1634, 1073, 1079, 451, "0", 1074, 1644, "0", 437 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5785": {
          "hide_name": 1,
          "bits": [ 1646, 1648, 1649, 1650, 1635, 1654, 451, 1651, 437 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5795": {
          "hide_name": 1,
          "bits": [ 1652, 1653, 1655, 1656 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5800": {
          "hide_name": 1,
          "bits": [ 1657, 1658 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5803": {
          "hide_name": 1,
          "bits": [ 1659 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5807": {
          "hide_name": 1,
          "bits": [ 1016, "0", 1065, 1660, 1661, 1110, "0", 1417, 1436, 1088, 1073, 1079, 1662, "0", 1074, 1663, "0", 435 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5826": {
          "hide_name": 1,
          "bits": [ 1016, 1664, 1668, 1417, 1665, 1654, 1662, 1666, 435 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5836": {
          "hide_name": 1,
          "bits": [ 1667, 1669, 1670, 1671 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5841": {
          "hide_name": 1,
          "bits": [ 1672, 1673 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5844": {
          "hide_name": 1,
          "bits": [ 1674 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5848": {
          "hide_name": 1,
          "bits": [ 1675, 1086, "0", 1682, 455, "0", 1416, 1417, 1418, 1092, 1073, 1622, "0", 1082, 1074, 448, 1101, 433 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5867": {
          "hide_name": 1,
          "bits": [ 1676, 1682, 455, 1677, 1678, 1679, 1082, 1680, 1681 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5877": {
          "hide_name": 1,
          "bits": [ 1683, 1684, 1685, 1686 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5882": {
          "hide_name": 1,
          "bits": [ 1687, 1688 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5885": {
          "hide_name": 1,
          "bits": [ 1689 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5889": {
          "hide_name": 1,
          "bits": [ 590, 1094, 1068, 1682, 1067, 1458, 1643, 1417, 1077, 1092, 1073, "0", 450, 1631, 1074, 1690, 1559, 1691 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5908": {
          "hide_name": 1,
          "bits": [ 1423, 1692, 1693, 1694, 1695, 1073, 1696, 1697, 1698 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5918": {
          "hide_name": 1,
          "bits": [ 1699, 1700, 1701, 1702 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5923": {
          "hide_name": 1,
          "bits": [ 1703, 1704 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$5926": {
          "hide_name": 1,
          "bits": [ 1705 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6193": {
          "hide_name": 1,
          "bits": [ 1706, 466 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6196": {
          "hide_name": 1,
          "bits": [ 1707 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6206": {
          "hide_name": 1,
          "bits": [ 1709, 1710 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6209": {
          "hide_name": 1,
          "bits": [ 1711 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6277": {
          "hide_name": 1,
          "bits": [ 1713 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6281": {
          "hide_name": 1,
          "bits": [ 532, 1715, 1716 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6285": {
          "hide_name": 1,
          "bits": [ 1717 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6289": {
          "hide_name": 1,
          "bits": [ 530, 1719, 1720 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6293": {
          "hide_name": 1,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6297": {
          "hide_name": 1,
          "bits": [ 528, 1723, 1724 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6301": {
          "hide_name": 1,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6305": {
          "hide_name": 1,
          "bits": [ 526, 1727, 1728 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6309": {
          "hide_name": 1,
          "bits": [ 1729 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6313": {
          "hide_name": 1,
          "bits": [ 524, 1731, 1732 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6317": {
          "hide_name": 1,
          "bits": [ 1733 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6321": {
          "hide_name": 1,
          "bits": [ 522, 1735, 1736 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6325": {
          "hide_name": 1,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6329": {
          "hide_name": 1,
          "bits": [ 520, 1739, 1740 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6333": {
          "hide_name": 1,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6337": {
          "hide_name": 1,
          "bits": [ 518, 1743, 1744 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6341": {
          "hide_name": 1,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6401": {
          "hide_name": 1,
          "bits": [ 1747, 1748, 1749 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6405": {
          "hide_name": 1,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6414": {
          "hide_name": 1,
          "bits": [ 1452, 1752 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6419": {
          "hide_name": 1,
          "bits": [ 1452, 1754 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6424": {
          "hide_name": 1,
          "bits": [ 1452, 1756 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6449": {
          "hide_name": 1,
          "bits": [ 1758, 1759 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6458": {
          "hide_name": 1,
          "bits": [ 1762 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6470": {
          "hide_name": 1,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6560": {
          "hide_name": 1,
          "bits": [ 1770, 1771 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6563": {
          "hide_name": 1,
          "bits": [ 1772 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6567": {
          "hide_name": 1,
          "bits": [ 1774, 1775 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6570": {
          "hide_name": 1,
          "bits": [ 1776 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6574": {
          "hide_name": 1,
          "bits": [ 1778, 1779 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6577": {
          "hide_name": 1,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6581": {
          "hide_name": 1,
          "bits": [ 1782, 1783 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6584": {
          "hide_name": 1,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6588": {
          "hide_name": 1,
          "bits": [ 1786, 1787 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6591": {
          "hide_name": 1,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6595": {
          "hide_name": 1,
          "bits": [ 1790, 1791 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6598": {
          "hide_name": 1,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6602": {
          "hide_name": 1,
          "bits": [ 1794, 1795 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6605": {
          "hide_name": 1,
          "bits": [ 1796 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6609": {
          "hide_name": 1,
          "bits": [ 1798, 1799 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6612": {
          "hide_name": 1,
          "bits": [ 1800 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6664": {
          "hide_name": 1,
          "bits": [ 1802, 1803 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6667": {
          "hide_name": 1,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6671": {
          "hide_name": 1,
          "bits": [ 694, "0", 748, 1806 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6676": {
          "hide_name": 1,
          "bits": [ 694, 1807 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6681": {
          "hide_name": 1,
          "bits": [ 693, "0", 641, 1809 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6686": {
          "hide_name": 1,
          "bits": [ 693, 1810 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6691": {
          "hide_name": 1,
          "bits": [ 692, "0", 640, 1812 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6696": {
          "hide_name": 1,
          "bits": [ 692, 1813 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6701": {
          "hide_name": 1,
          "bits": [ 691, "0", 516, 1815 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6706": {
          "hide_name": 1,
          "bits": [ 691, 1816 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6711": {
          "hide_name": 1,
          "bits": [ 690, "0", 515, 1818 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6716": {
          "hide_name": 1,
          "bits": [ 690, 1819 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6721": {
          "hide_name": 1,
          "bits": [ 689, "0", 514, 1821 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6726": {
          "hide_name": 1,
          "bits": [ 689, 1822 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6731": {
          "hide_name": 1,
          "bits": [ 688, "0", 513, 1824 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6736": {
          "hide_name": 1,
          "bits": [ 688, 1825 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6741": {
          "hide_name": 1,
          "bits": [ 687, 651, 1827, 1828 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6746": {
          "hide_name": 1,
          "bits": [ 1829, 1830 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6751": {
          "hide_name": 1,
          "bits": [ 1832, 1833, 1834, 1835 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6756": {
          "hide_name": 1,
          "bits": [ 1836, 1837 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6761": {
          "hide_name": 1,
          "bits": [ 1839, 1840, 1841, 1842 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6766": {
          "hide_name": 1,
          "bits": [ 1843, 1844 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6771": {
          "hide_name": 1,
          "bits": [ 1846, 1847, 1848, 1849 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6776": {
          "hide_name": 1,
          "bits": [ 1850, 1851 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6781": {
          "hide_name": 1,
          "bits": [ 1853, 1854, 1855, 1856 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6786": {
          "hide_name": 1,
          "bits": [ 1857, 1858 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6791": {
          "hide_name": 1,
          "bits": [ 1860, 1861, 1862, 1863 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6796": {
          "hide_name": 1,
          "bits": [ 1864, 1865 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6801": {
          "hide_name": 1,
          "bits": [ 1867, 1868, 1869, 1870 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6806": {
          "hide_name": 1,
          "bits": [ 1871, 1872 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6811": {
          "hide_name": 1,
          "bits": [ 1874, 1875, 1876, 1877 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6816": {
          "hide_name": 1,
          "bits": [ 1878, 1879 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6821": {
          "hide_name": 1,
          "bits": [ 1881, 1882, 1883, 1884 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6826": {
          "hide_name": 1,
          "bits": [ 1885, 1886 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6975": {
          "hide_name": 1,
          "bits": [ 1888, 1889, 1890, 1891 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6980": {
          "hide_name": 1,
          "bits": [ 1892, 1893 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6985": {
          "hide_name": 1,
          "bits": [ 1895 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6993": {
          "hide_name": 1,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$6997": {
          "hide_name": 1,
          "bits": [ 1899, 1900 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7000": {
          "hide_name": 1,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7004": {
          "hide_name": 1,
          "bits": [ 1903, 1904 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7007": {
          "hide_name": 1,
          "bits": [ 1905 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7011": {
          "hide_name": 1,
          "bits": [ 1907, 1908 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7014": {
          "hide_name": 1,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7018": {
          "hide_name": 1,
          "bits": [ 1911, 1912 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7021": {
          "hide_name": 1,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7025": {
          "hide_name": 1,
          "bits": [ 1915, 1916 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7028": {
          "hide_name": 1,
          "bits": [ 1917 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7032": {
          "hide_name": 1,
          "bits": [ 1919, 1920 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7035": {
          "hide_name": 1,
          "bits": [ 1921 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7039": {
          "hide_name": 1,
          "bits": [ 1923, 1924 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7042": {
          "hide_name": 1,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7046": {
          "hide_name": 1,
          "bits": [ 1927, 1928 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7049": {
          "hide_name": 1,
          "bits": [ 1929 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7053": {
          "hide_name": 1,
          "bits": [ 1931, 1932 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7056": {
          "hide_name": 1,
          "bits": [ 1933 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7060": {
          "hide_name": 1,
          "bits": [ 1935, 1936 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7063": {
          "hide_name": 1,
          "bits": [ 1937 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7067": {
          "hide_name": 1,
          "bits": [ 1939, 1940 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7070": {
          "hide_name": 1,
          "bits": [ 1941 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7074": {
          "hide_name": 1,
          "bits": [ 1943, 1944 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7077": {
          "hide_name": 1,
          "bits": [ 1945 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7081": {
          "hide_name": 1,
          "bits": [ 1947, 1948 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7084": {
          "hide_name": 1,
          "bits": [ 1949 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7088": {
          "hide_name": 1,
          "bits": [ 1951, 1952 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7091": {
          "hide_name": 1,
          "bits": [ 1953 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7095": {
          "hide_name": 1,
          "bits": [ 1955, 1956 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7098": {
          "hide_name": 1,
          "bits": [ 1957 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7102": {
          "hide_name": 1,
          "bits": [ 750, 1959 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7105": {
          "hide_name": 1,
          "bits": [ 1960 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7205": {
          "hide_name": 1,
          "bits": [ 1962, 1963 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7208": {
          "hide_name": 1,
          "bits": [ 1964 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7217": {
          "hide_name": 1,
          "bits": [ 1966, 1967 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7222": {
          "hide_name": 1,
          "bits": [ 1969, 1970 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7227": {
          "hide_name": 1,
          "bits": [ 1972, 1973 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7232": {
          "hide_name": 1,
          "bits": [ 1975, 1976 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7237": {
          "hide_name": 1,
          "bits": [ 1978, 1979 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7242": {
          "hide_name": 1,
          "bits": [ 1981, 1982 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7247": {
          "hide_name": 1,
          "bits": [ 1984, 1985 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7252": {
          "hide_name": 1,
          "bits": [ 1987, 1988 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7307": {
          "hide_name": 1,
          "bits": [ 848, 1990 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7312": {
          "hide_name": 1,
          "bits": [ 846, 1991 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7317": {
          "hide_name": 1,
          "bits": [ 844, 1992 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7322": {
          "hide_name": 1,
          "bits": [ 842, 1993 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7327": {
          "hide_name": 1,
          "bits": [ 840, 1994 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7332": {
          "hide_name": 1,
          "bits": [ 838, 1995 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7337": {
          "hide_name": 1,
          "bits": [ 836, 1996 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7342": {
          "hide_name": 1,
          "bits": [ 834, 1997 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7403": {
          "hide_name": 1,
          "bits": [ 979 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:148:simplemap_reduce$7415": {
          "hide_name": 1,
          "bits": [ 982 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:189:logic_reduce$1985": {
          "hide_name": 1,
          "bits": [ 2004 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:189:logic_reduce$3537": {
          "hide_name": 1,
          "bits": [ 2005 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:189:logic_reduce$4649": {
          "hide_name": 1,
          "bits": [ 2006 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:189:logic_reduce$5082": {
          "hide_name": 1,
          "bits": [ 2007 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:189:logic_reduce$5139": {
          "hide_name": 1,
          "bits": [ 2008 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:271:simplemap_eqne$1372": {
          "hide_name": 1,
          "bits": [ 49, 344, 546, 995, 160 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1663": {
          "hide_name": 1,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1687": {
          "hide_name": 1,
          "bits": [ 1161 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1711": {
          "hide_name": 1,
          "bits": [ 1163 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1735": {
          "hide_name": 1,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1759": {
          "hide_name": 1,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1783": {
          "hide_name": 1,
          "bits": [ 1171 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1807": {
          "hide_name": 1,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1831": {
          "hide_name": 1,
          "bits": [ 1176 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1855": {
          "hide_name": 1,
          "bits": [ 1178 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1886": {
          "hide_name": 1,
          "bits": [ 1182 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1910": {
          "hide_name": 1,
          "bits": [ 1184 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1923": {
          "hide_name": 1,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1936": {
          "hide_name": 1,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1949": {
          "hide_name": 1,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1962": {
          "hide_name": 1,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1975": {
          "hide_name": 1,
          "bits": [ 1191 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$1996": {
          "hide_name": 1,
          "bits": [ 1193 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2013": {
          "hide_name": 1,
          "bits": [ 1195 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2045": {
          "hide_name": 1,
          "bits": [ 1201 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2067": {
          "hide_name": 1,
          "bits": [ 1203 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2085": {
          "hide_name": 1,
          "bits": [ 1204 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2111": {
          "hide_name": 1,
          "bits": [ 1219 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2130": {
          "hide_name": 1,
          "bits": [ 1221 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2147": {
          "hide_name": 1,
          "bits": [ 1224 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2166": {
          "hide_name": 1,
          "bits": [ 1226 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2186": {
          "hide_name": 1,
          "bits": [ 1229 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2204": {
          "hide_name": 1,
          "bits": [ 1232 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2225": {
          "hide_name": 1,
          "bits": [ 1235 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2245": {
          "hide_name": 1,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2268": {
          "hide_name": 1,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2289": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2324": {
          "hide_name": 1,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2345": {
          "hide_name": 1,
          "bits": [ 1249 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2381": {
          "hide_name": 1,
          "bits": [ 1253 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2397": {
          "hide_name": 1,
          "bits": [ 1256 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2418": {
          "hide_name": 1,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2436": {
          "hide_name": 1,
          "bits": [ 1263 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2458": {
          "hide_name": 1,
          "bits": [ 1268 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2498": {
          "hide_name": 1,
          "bits": [ 1274 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2520": {
          "hide_name": 1,
          "bits": [ 1276 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2542": {
          "hide_name": 1,
          "bits": [ 1278 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2574": {
          "hide_name": 1,
          "bits": [ 1286 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2594": {
          "hide_name": 1,
          "bits": [ 1289 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2614": {
          "hide_name": 1,
          "bits": [ 1292 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2640": {
          "hide_name": 1,
          "bits": [ 1300 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2661": {
          "hide_name": 1,
          "bits": [ 1302 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2682": {
          "hide_name": 1,
          "bits": [ 1306 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2709": {
          "hide_name": 1,
          "bits": [ 1311 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2735": {
          "hide_name": 1,
          "bits": [ 1315 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2756": {
          "hide_name": 1,
          "bits": [ 1317 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2779": {
          "hide_name": 1,
          "bits": [ 1323 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2796": {
          "hide_name": 1,
          "bits": [ 1324 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2812": {
          "hide_name": 1,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2831": {
          "hide_name": 1,
          "bits": [ 1330 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2852": {
          "hide_name": 1,
          "bits": [ 1331 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2874": {
          "hide_name": 1,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2896": {
          "hide_name": 1,
          "bits": [ 1335 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2916": {
          "hide_name": 1,
          "bits": [ 1337 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$2932": {
          "hide_name": 1,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3033": {
          "hide_name": 1,
          "bits": [ 1358 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3053": {
          "hide_name": 1,
          "bits": [ 1362 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3073": {
          "hide_name": 1,
          "bits": [ 1365 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3105": {
          "hide_name": 1,
          "bits": [ 1368 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3120": {
          "hide_name": 1,
          "bits": [ 1370 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3136": {
          "hide_name": 1,
          "bits": [ 1372 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3151": {
          "hide_name": 1,
          "bits": [ 1374 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3169": {
          "hide_name": 1,
          "bits": [ 1376 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3187": {
          "hide_name": 1,
          "bits": [ 1378 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3205": {
          "hide_name": 1,
          "bits": [ 1380 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3223": {
          "hide_name": 1,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3239": {
          "hide_name": 1,
          "bits": [ 1382 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3254": {
          "hide_name": 1,
          "bits": [ 1384 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3272": {
          "hide_name": 1,
          "bits": [ 1385 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3291": {
          "hide_name": 1,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3310": {
          "hide_name": 1,
          "bits": [ 1389 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3329": {
          "hide_name": 1,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3350": {
          "hide_name": 1,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3372": {
          "hide_name": 1,
          "bits": [ 1395 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3395": {
          "hide_name": 1,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3419": {
          "hide_name": 1,
          "bits": [ 1398 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3443": {
          "hide_name": 1,
          "bits": [ 1400 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3467": {
          "hide_name": 1,
          "bits": [ 1401 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3491": {
          "hide_name": 1,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3515": {
          "hide_name": 1,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3672": {
          "hide_name": 1,
          "bits": [ 1434 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3738": {
          "hide_name": 1,
          "bits": [ 1455 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3772": {
          "hide_name": 1,
          "bits": [ 1468 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3792": {
          "hide_name": 1,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3825": {
          "hide_name": 1,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3873": {
          "hide_name": 1,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3886": {
          "hide_name": 1,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3925": {
          "hide_name": 1,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$3942": {
          "hide_name": 1,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4031": {
          "hide_name": 1,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4051": {
          "hide_name": 1,
          "bits": [ 1499 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4101": {
          "hide_name": 1,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4121": {
          "hide_name": 1,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4143": {
          "hide_name": 1,
          "bits": [ 1504 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4163": {
          "hide_name": 1,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4183": {
          "hide_name": 1,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4203": {
          "hide_name": 1,
          "bits": [ 1507 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4228": {
          "hide_name": 1,
          "bits": [ 1510 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4248": {
          "hide_name": 1,
          "bits": [ 1512 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4268": {
          "hide_name": 1,
          "bits": [ 1513 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4288": {
          "hide_name": 1,
          "bits": [ 1514 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4308": {
          "hide_name": 1,
          "bits": [ 1515 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4328": {
          "hide_name": 1,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4348": {
          "hide_name": 1,
          "bits": [ 1518 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4368": {
          "hide_name": 1,
          "bits": [ 1519 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4400": {
          "hide_name": 1,
          "bits": [ 1526 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4420": {
          "hide_name": 1,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4440": {
          "hide_name": 1,
          "bits": [ 1528 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4460": {
          "hide_name": 1,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4480": {
          "hide_name": 1,
          "bits": [ 1531 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4507": {
          "hide_name": 1,
          "bits": [ 1533 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4527": {
          "hide_name": 1,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4551": {
          "hide_name": 1,
          "bits": [ 1536 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4571": {
          "hide_name": 1,
          "bits": [ 1537 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4591": {
          "hide_name": 1,
          "bits": [ 1538 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4611": {
          "hide_name": 1,
          "bits": [ 1539 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4660": {
          "hide_name": 1,
          "bits": [ 1549 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4680": {
          "hide_name": 1,
          "bits": [ 1551 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4700": {
          "hide_name": 1,
          "bits": [ 1552 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4720": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4769": {
          "hide_name": 1,
          "bits": [ 1561 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4812": {
          "hide_name": 1,
          "bits": [ 1562 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4832": {
          "hide_name": 1,
          "bits": [ 1563 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4852": {
          "hide_name": 1,
          "bits": [ 1564 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4872": {
          "hide_name": 1,
          "bits": [ 1565 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4892": {
          "hide_name": 1,
          "bits": [ 1566 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4912": {
          "hide_name": 1,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$4932": {
          "hide_name": 1,
          "bits": [ 1568 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5089": {
          "hide_name": 1,
          "bits": [ 1570 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5099": {
          "hide_name": 1,
          "bits": [ 1571 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5124": {
          "hide_name": 1,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5146": {
          "hide_name": 1,
          "bits": [ 1573 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5156": {
          "hide_name": 1,
          "bits": [ 1574 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:277:simplemap_eqne$5180": {
          "hide_name": 1,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "$auto$wreduce.cc:514:run$8917": {
          "hide_name": 1,
          "bits": [ "0", "1", 2015, "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "verilog/6502/cpu.v:315.35-315.65"
          }
        },
        "$auto$wreduce.cc:514:run$8918": {
          "hide_name": 1,
          "bits": [ 2016, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/6502/cpu.v:718.22-718.37"
          }
        },
        "$auto$wreduce.cc:514:run$8919": {
          "hide_name": 1,
          "bits": [ 2018, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/6502/cpu.v:721.22-722.49"
          }
        },
        "$auto$wreduce.cc:514:run$8920": {
          "hide_name": 1,
          "bits": [ 2017, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/6502/cpu.v:722.22-722.49"
          }
        },
        "$eq$verilog/6502/cpu.v:1180$203_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1180.17-1180.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1181$204_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1181.17-1181.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1182$205_Y": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1182.17-1182.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1183$206_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1183.17-1183.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1184$207_Y": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1184.17-1184.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1185$208_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1185.17-1185.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1186$209_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1186.17-1186.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1187$210_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1187.17-1187.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1188$211_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1188.17-1188.28"
          }
        },
        "$eq$verilog/6502/cpu.v:1215$221_Y": {
          "hide_name": 1,
          "bits": [ 1014 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1215.21-1215.34"
          }
        },
        "$eq$verilog/6502/cpu.v:615$61_Y": {
          "hide_name": 1,
          "bits": [ 993 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:615.27-615.39"
          }
        },
        "$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243_Y": {
          "hide_name": 1,
          "bits": [ 363 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:79.19-79.38"
          }
        },
        "$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245_Y": {
          "hide_name": 1,
          "bits": [ 362 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:82.19-82.38"
          }
        },
        "$flatten\\ALU.$or$verilog/6502/ALU.v:100$254_Y": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:100.9-100.22"
          }
        },
        "$flatten\\ALU.$or$verilog/6502/ALU.v:50$234_Y": {
          "hide_name": 1,
          "bits": [ 405 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:50.18-50.44"
          }
        },
        "$flatten\\ALU.$procmux$272.B": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 832, 835, 837, 839, 841, 843, 845, 847, 815, 818, 820, 822, 824, 826, 828, 830, 365, 368, 371, 374, 377, 380, 383, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:579.28-579.29"
          }
        },
        "$flatten\\ALU.$procmux$272.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 834, 836, 838, 840, 842, 844, 846, 848, 817, 819, 821, 823, 825, 827, 829, 831, 807, 808, 809, 810, 811, 812, 813, 814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:591.28-591.35"
          }
        },
        "$flatten\\ALU.$procmux$272.S": {
          "hide_name": 1,
          "bits": [ 404, 833, 816, 806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:73.34-73.34|verilog/6502/ALU.v:70.2-75.9|/share/techmap.v:581.22-581.23"
          }
        },
        "$flatten\\ALU.$procmux$280.B": {
          "hide_name": 1,
          "bits": [ 364, 367, 370, 373, 376, 379, 382, 102, "0", 366, 369, 372, 375, 378, 381, 384, 386, "0", 387, 388, 389, 390, 391, 392, 393, 394, "0", 395, 396, 397, 398, 399, 400, 401, 402, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:579.28-579.29"
          }
        },
        "$flatten\\ALU.$procmux$280.B_AND_S": {
          "hide_name": 1,
          "bits": [ 798, 799, 800, 801, 802, 803, 804, 805, "0", 789, 790, 791, 792, 793, 794, 795, 796, "0", 780, 781, 782, 783, 784, 785, 786, 787, "0", 771, 772, 773, 774, 775, 776, 777, 778, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:591.28-591.35"
          }
        },
        "$flatten\\ALU.$procmux$280.S": {
          "hide_name": 1,
          "bits": [ 797, 788, 779, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:581.22-581.23"
          }
        },
        "$flatten\\ALU.$procmux$280.Y": {
          "hide_name": 1,
          "bits": [ 1989, 1986, 1983, 1980, 1977, 1974, 1971, 1968, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:59.34-59.34|verilog/6502/ALU.v:56.2-61.9|/share/techmap.v:583.21-583.22"
          }
        },
        "$flatten\\ALU.$reduce_or$verilog/6502/ALU.v:106$258_Y": {
          "hide_name": 1,
          "bits": [ 1582 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:106.12-106.17"
          }
        },
        "$flatten\\ALU.$xor$verilog/6502/ALU.v:105$255_Y": {
          "hide_name": 1,
          "bits": [ 357 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:105.12-105.21"
          }
        },
        "$flatten\\ALU.$xor$verilog/6502/ALU.v:105$256_Y": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:105.12-105.26"
          }
        },
        "$logic_and$verilog/6502/cpu.v:1010$156_Y": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1010.10-1010.32"
          }
        },
        "$logic_and$verilog/6502/cpu.v:1083$176_Y": {
          "hide_name": 1,
          "bits": [ 97 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1083.10-1083.51"
          }
        },
        "$logic_and$verilog/6502/cpu.v:1215$222_Y": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1215.9-1215.34"
          }
        },
        "$logic_and$verilog/6502/cpu.v:414$20_Y": {
          "hide_name": 1,
          "bits": [ 2010 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-414.41"
          }
        },
        "$logic_and$verilog/6502/cpu.v:414$21_Y": {
          "hide_name": 1,
          "bits": [ 2011 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-414.48"
          }
        },
        "$logic_and$verilog/6502/cpu.v:414$23_Y": {
          "hide_name": 1,
          "bits": [ 2012 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.23"
          }
        },
        "$logic_and$verilog/6502/cpu.v:414$25_Y": {
          "hide_name": 1,
          "bits": [ 2013 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.41"
          }
        },
        "$logic_and$verilog/6502/cpu.v:414$27_Y": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:414.9-415.59"
          }
        },
        "$logic_and$verilog/6502/cpu.v:745$83_Y": {
          "hide_name": 1,
          "bits": [ 1026 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:745.9-745.32"
          }
        },
        "$logic_and$verilog/6502/cpu.v:749$87_Y": {
          "hide_name": 1,
          "bits": [ 1031 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:749.14-749.44"
          }
        },
        "$logic_and$verilog/6502/cpu.v:786$106_Y": {
          "hide_name": 1,
          "bits": [ 1008 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:786.18-786.43"
          }
        },
        "$logic_or$verilog/6502/cpu.v:1083$175_Y": {
          "hide_name": 1,
          "bits": [ 2014 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1083.11-1083.43"
          }
        },
        "$memory\\AXYS$rdmux[0][0][0]$a$8932": {
          "hide_name": 1,
          "bits": [ 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ],
          "attributes": {
          }
        },
        "$memory\\AXYS$rdmux[0][0][0]$b$8933": {
          "hide_name": 1,
          "bits": [ 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050 ],
          "attributes": {
          }
        },
        "$memory\\AXYS$wren[0][0][0]$y$8947": {
          "hide_name": 1,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "$memory\\AXYS$wren[1][0][0]$y$8955": {
          "hide_name": 1,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "$memory\\AXYS$wren[2][0][0]$y$8963": {
          "hide_name": 1,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "$memory\\AXYS$wren[3][0][0]$y$8969": {
          "hide_name": 1,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "$ne$verilog/6502/cpu.v:772$94_Y": {
          "hide_name": 1,
          "bits": [ 346 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:772.31-772.46"
          }
        },
        "$not$verilog/6502/cpu.v:1217$223_Y": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1217.20-1217.26"
          }
        },
        "$not$verilog/6502/cpu.v:298$4_Y": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:298.30-298.32"
          }
        },
        "$not$verilog/6502/cpu.v:475$35_Y": {
          "hide_name": 1,
          "bits": [ 335 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:475.45-475.49"
          }
        },
        "$or$verilog/6502/cpu.v:298$6_Y": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:298.29-298.50"
          }
        },
        "$or$verilog/6502/cpu.v:436$30_Y": {
          "hide_name": 1,
          "bits": [ 334 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:436.24-436.38"
          }
        },
        "$or$verilog/6502/cpu.v:722$75_Y": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:722.23-722.40"
          }
        },
        "$or$verilog/6502/cpu.v:750$88_Y": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:750.13-750.28"
          }
        },
        "$or$verilog/6502/cpu.v:750$89_Y": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:750.13-750.38"
          }
        },
        "$or$verilog/6502/cpu.v:772$97_Y": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:772.18-772.68"
          }
        },
        "$or$verilog/6502/cpu.v:903$138_Y": {
          "hide_name": 1,
          "bits": [ 352 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:903.29-903.52"
          }
        },
        "$procmux$290.B": {
          "hide_name": 1,
          "bits": [ 187, 421, 190, 416, 42, 411, 96, 406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$290.B_AND_S": {
          "hide_name": 1,
          "bits": [ 425, 423, 420, 418, 415, 413, 410, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$290.S": {
          "hide_name": 1,
          "bits": [ 424, 422, 419, 417, 414, 412, 409, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1204.36-1204.36|verilog/6502/cpu.v:1197.5-1206.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$327.B_AND_S": {
          "hide_name": 1,
          "bits": [ 427, 428, 426, 426, 1213, 1213, 1213, "0", 172, 172, 172, 172, 66, "0", 66, 66, 1591, 1591, "0", 1591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$327.Y_B": {
          "hide_name": 1,
          "bits": [ 251, 249, 247, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$328_CMP": {
          "hide_name": 1,
          "bits": [ 1196, 1197 ],
          "attributes": {
          }
        },
        "$procmux$329_CMP": {
          "hide_name": 1,
          "bits": [ 1205, 1206, 1208, 1209, 1238, 1239 ],
          "attributes": {
          }
        },
        "$procmux$336_Y": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$procmux$337_CMP": {
          "hide_name": 1,
          "bits": [ 1227, 1228 ],
          "attributes": {
          }
        },
        "$procmux$346_Y": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "$procmux$347_CMP": {
          "hide_name": 1,
          "bits": [ 1238, 1239, 1240 ],
          "attributes": {
          }
        },
        "$procmux$351_Y": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "$procmux$352_CMP": {
          "hide_name": 1,
          "bits": [ 1242, 1243 ],
          "attributes": {
          }
        },
        "$procmux$361_Y": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "$procmux$366_Y": {
          "hide_name": 1,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "$procmux$367_CMP": {
          "hide_name": 1,
          "bits": [ 1250, 1251 ],
          "attributes": {
          }
        },
        "$procmux$371_Y": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$procmux$376_Y": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$procmux$377_CMP": {
          "hide_name": 1,
          "bits": [ 1242, 1257 ],
          "attributes": {
          }
        },
        "$procmux$381_Y": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$procmux$382_CMP": {
          "hide_name": 1,
          "bits": [ 1264, 1265 ],
          "attributes": {
          }
        },
        "$procmux$386_Y": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$procmux$387_CMP": {
          "hide_name": 1,
          "bits": [ 1039, 1269, 1271 ],
          "attributes": {
          }
        },
        "$procmux$391.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1285, 1285, "0", 1298, 1339, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$391.Y_B": {
          "hide_name": 1,
          "bits": [ 242, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$392_CMP": {
          "hide_name": 1,
          "bits": [ 1279, 1280, 1282, 1283 ],
          "attributes": {
          }
        },
        "$procmux$393_CMP": {
          "hide_name": 1,
          "bits": [ 1293, 1295, 1296, 1206 ],
          "attributes": {
          }
        },
        "$procmux$398.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1310, 1310, 1313, "0", "0", 1321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$398.Y_B": {
          "hide_name": 1,
          "bits": [ 237, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$399_CMP": {
          "hide_name": 1,
          "bits": [ 1283, 1307, 1309 ],
          "attributes": {
          }
        },
        "$procmux$400_CMP": {
          "hide_name": 1,
          "bits": [ 1046, 1312 ],
          "attributes": {
          }
        },
        "$procmux$401_CMP": {
          "hide_name": 1,
          "bits": [ 1318, 1206, 1320 ],
          "attributes": {
          }
        },
        "$procmux$405_Y": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "$procmux$406_CMP": {
          "hide_name": 1,
          "bits": [ 1341, 1342, 1344, 1345, 1339, 1347, 1206, 1348, 1353 ],
          "attributes": {
          }
        },
        "$procmux$414.B": {
          "hide_name": 1,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "1", "0", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "1", "0", 353, 353, "1", 460, "0", "0", "0", 453, "1", 456, "0", "0", "1", "0", "1", "1", "0", "0", "1", "0", "1", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "0", "1", "1", "0", "1", 449, 351, "0", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "1", 233, 445, 445, "0", 233, 442, "0", "1", 442, "0", "0", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", 429, 432, 434, 436, 438, 440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$414.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", 1016, 1016, "0", 1016, "0", 590, 590, "0", 590, "0", "0", "0", 1086, "0", 1086, "0", "0", 1094, "0", "0", 1094, "0", "0", 1068, "0", "0", 1068, 1068, "0", "0", "0", 1065, 1065, "0", "0", 1070, 1070, 1070, "0", 1070, "0", 459, 459, 458, 461, "0", "0", "0", 455, 454, 457, "0", "0", 1067, "0", 1067, 1067, "0", "0", 1458, "0", 1458, 1458, "0", 1458, "0", "0", 1415, 1415, "0", 1415, 1416, 1416, "0", 1416, "0", 1416, 1091, "0", "0", 1091, "0", 1091, "0", "0", "0", 995, "0", 995, 1417, 1417, 1417, "0", "0", 1417, "0", 1418, 1418, "0", "0", 1418, 1077, "0", 1077, 1077, 1077, "0", "0", "0", 1088, 1088, 1088, "0", 1092, 1092, "0", 1092, 1092, "0", "0", "0", "0", "0", "0", 1089, 1073, 1073, 1073, 1073, 1073, "0", "0", 1071, "0", "0", "0", 1071, "0", 1079, 1079, 1079, "0", 1079, 450, "0", 450, 451, 452, "0", "0", "0", 1083, "0", 1083, "0", 1082, 1082, "0", "0", 1082, "0", 1085, "0", "0", "0", 1085, "0", "0", "0", "0", "0", 1405, "0", 1074, 1074, 1074, 1074, "0", "0", 446, 448, 447, 447, "0", 448, 444, "0", 443, 444, "0", "0", 1101, 1101, "0", "0", "0", "0", 1099, "0", "0", "0", "0", "0", 1076, "0", "0", "0", 1076, 1076, 431, 433, 435, 437, 439, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$414.S": {
          "hide_name": 1,
          "bits": [ 1016, 590, 1086, 1094, 1068, 1065, 1070, 458, 454, 1067, 1458, 1415, 1416, 1091, 995, 1417, 1418, 1077, 1088, 1092, 1089, 1073, 1071, 1079, 450, 1083, 1082, 1085, 1405, 1074, 446, 443, 1101, 1099, 1076, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$414.Y": {
          "hide_name": 1,
          "bits": [ 213, 216, 218, 220, 222, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:957.33-957.33|verilog/6502/cpu.v:865.20-960.12|/share/techmap.v:583.21-583.22"
          }
        },
        "$procmux$419_CMP": {
          "hide_name": 1,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "$procmux$421_CMP": {
          "hide_name": 1,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "$procmux$426_CMP": {
          "hide_name": 1,
          "bits": [ 1142 ],
          "attributes": {
          }
        },
        "$procmux$430_CMP": {
          "hide_name": 1,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "$procmux$435_CMP": {
          "hide_name": 1,
          "bits": [ 1144 ],
          "attributes": {
          }
        },
        "$procmux$439_CMP": {
          "hide_name": 1,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "$procmux$448_CMP": {
          "hide_name": 1,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "$procmux$452_CMP": {
          "hide_name": 1,
          "bits": [ 1148 ],
          "attributes": {
          }
        },
        "$procmux$456_CMP": {
          "hide_name": 1,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "$procmux$459_CMP": {
          "hide_name": 1,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "$procmux$461_CMP": {
          "hide_name": 1,
          "bits": [ 1489 ],
          "attributes": {
          }
        },
        "$procmux$463_CMP": {
          "hide_name": 1,
          "bits": [ 1080 ],
          "attributes": {
          }
        },
        "$procmux$464.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", "0", 1054, "0", "0", 1054, "0", 1035, "0", "0", "0", "0", "0", "0", "0", "0", 1037, 1037, "0", 1039, "0", "0", 1039, "0", 1040, "0", 1040, "0", "0", "0", "0", "0", "0", "0", "0", "0", 1034, "0", 1034, 1034, "0", "0", 1042, 1042, 1042, 1042, "0", 1042, "0", 1043, 1043, 1043, "0", "0", "0", 1045, 1045, 1045, 1045, "0", 1046, "0", "0", "0", "0", 1046, "0", "0", "0", 1048, 1048, "0", "0", 1049, "0", 1049, "0", 1049, "0", 1604, 1604, "0", 1604, "0", 1598, "0", 1598, "0", "0", 1598, "0", 1051, "0", 1051, 1051, "0", "0", "0", "0", 1052, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$464.S": {
          "hide_name": 1,
          "bits": [ 1054, 1035, 1037, 1039, 1040, 1023, 1034, 1042, 1043, 1045, 1046, 1048, 1049, 1604, 1598, 1051, 1052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:890.48-890.48|verilog/6502/cpu.v:867.13-892.20|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$465_CMP": {
          "hide_name": 1,
          "bits": [ 1545 ],
          "attributes": {
          }
        },
        "$procmux$466_CMP": {
          "hide_name": 1,
          "bits": [ 2002 ],
          "attributes": {
          }
        },
        "$procmux$467_CMP": {
          "hide_name": 1,
          "bits": [ 2003 ],
          "attributes": {
          }
        },
        "$procmux$471_CMP": {
          "hide_name": 1,
          "bits": [ 1017 ],
          "attributes": {
          }
        },
        "$procmux$472_CMP": {
          "hide_name": 1,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "$procmux$473_CMP": {
          "hide_name": 1,
          "bits": [ 2000 ],
          "attributes": {
          }
        },
        "$procmux$476_CMP": {
          "hide_name": 1,
          "bits": [ 1546 ],
          "attributes": {
          }
        },
        "$procmux$477_CMP": {
          "hide_name": 1,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "$procmux$478_CMP": {
          "hide_name": 1,
          "bits": [ 2001 ],
          "attributes": {
          }
        },
        "$procmux$479_CMP": {
          "hide_name": 1,
          "bits": [ 1548 ],
          "attributes": {
          }
        },
        "$procmux$486_CMP": {
          "hide_name": 1,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "$procmux$517_Y": {
          "hide_name": 1,
          "bits": [ 2027 ],
          "attributes": {
          }
        },
        "$procmux$519_Y": {
          "hide_name": 1,
          "bits": [ 2028 ],
          "attributes": {
          }
        },
        "$procmux$521_Y": {
          "hide_name": 1,
          "bits": [ 2029 ],
          "attributes": {
          }
        },
        "$procmux$528_Y": {
          "hide_name": 1,
          "bits": [ 2030 ],
          "attributes": {
          }
        },
        "$procmux$530_Y": {
          "hide_name": 1,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "$procmux$544_Y": {
          "hide_name": 1,
          "bits": [ 2032 ],
          "attributes": {
          }
        },
        "$procmux$546_Y": {
          "hide_name": 1,
          "bits": [ 2033 ],
          "attributes": {
          }
        },
        "$procmux$549_Y": {
          "hide_name": 1,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "$procmux$562_Y": {
          "hide_name": 1,
          "bits": [ 2034 ],
          "attributes": {
          }
        },
        "$procmux$565_Y": {
          "hide_name": 1,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "$procmux$573_Y": {
          "hide_name": 1,
          "bits": [ 2036 ],
          "attributes": {
          }
        },
        "$procmux$578_Y": {
          "hide_name": 1,
          "bits": [ 2037 ],
          "attributes": {
          }
        },
        "$procmux$585_Y": {
          "hide_name": 1,
          "bits": [ 2038 ],
          "attributes": {
          }
        },
        "$procmux$588_Y": {
          "hide_name": 1,
          "bits": [ 2039 ],
          "attributes": {
          }
        },
        "$procmux$591_Y": {
          "hide_name": 1,
          "bits": [ 2040 ],
          "attributes": {
          }
        },
        "$procmux$596_Y": {
          "hide_name": 1,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "$procmux$602.B": {
          "hide_name": 1,
          "bits": [ "1", 467, 464, "x", 125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$602.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1411, 468, 466, "0", 463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$602.S": {
          "hide_name": 1,
          "bits": [ 1411, 339, 465, 1453, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$602.Y_B": {
          "hide_name": 1,
          "bits": [ 1708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$609.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 469, 470, 471, 472, 473, 474, 475, 476, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$609.S": {
          "hide_name": 1,
          "bits": [ 1453, 454, 1430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$614.B": {
          "hide_name": 1,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", 517, 519, 521, 523, 525, 527, 529, 531, 203, 204, 205, 206, 207, 208, 209, 210, 68, 71, 73, 75, 77, 79, 81, 83, 486, 489, 491, 493, 495, 497, 499, 501, 105, 107, 109, 111, 113, 115, 117, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$614.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 518, 520, 522, 524, 526, 528, 530, 532, 512, 513, 514, 515, 516, 640, 641, 748, 504, 505, 506, 507, 508, 509, 510, 511, 488, 490, 492, 494, 496, 498, 500, 502, 478, 479, 480, 481, 482, 483, 484, 485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$614.S": {
          "hide_name": 1,
          "bits": [ 1453, 339, 458, 503, 487, 477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$614.Y_B": {
          "hide_name": 1,
          "bits": [ 1746, 1742, 1738, 1734, 1730, 1726, 1722, 1718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$627.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1452, 1452, 1452, "0", "0", "0", "0", "0", 535, 536, 537, 538, 458, 458, 533, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$627.S": {
          "hide_name": 1,
          "bits": [ 1452, 1453, 534, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$627.Y_B": {
          "hide_name": 1,
          "bits": [ 1757, 1755, 1753, 538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$634.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1466, "0", 541, 542, 540, 539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$634.Y_B": {
          "hide_name": 1,
          "bits": [ 1763, 1761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$660.B": {
          "hide_name": 1,
          "bits": [ "1", 336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$660.B_AND_S": {
          "hide_name": 1,
          "bits": [ 1487, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$660.Y_B": {
          "hide_name": 1,
          "bits": [ 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$664.B_AND_S": {
          "hide_name": 1,
          "bits": [ 545, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$664.S": {
          "hide_name": 1,
          "bits": [ 544, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$664.Y_B": {
          "hide_name": 1,
          "bits": [ 1768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$668.B": {
          "hide_name": 1,
          "bits": [ 190, 187, 183, 93, 595, "1", 42, 96, 573, 576, 578, 580, 582, 584, 586, 588, 129, 131, 133, 135, 137, 139, 141, 143, 145, 147, 149, 151, 153, 155, 157, 159, 105, 107, 109, 111, 113, 115, 117, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$668.B_AND_S": {
          "hide_name": 1,
          "bits": [ 591, 592, 593, 594, 596, 590, 597, 598, 575, 577, 579, 581, 583, 585, 587, 589, 565, 566, 567, 568, 569, 570, 571, 572, 556, 557, 558, 559, 560, 561, 562, 563, 547, 548, 549, 550, 551, 552, 553, 554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$668.S": {
          "hide_name": 1,
          "bits": [ 590, 574, 564, 555, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$668.Y_B": {
          "hide_name": 1,
          "bits": [ 1801, 1797, 1793, 1789, 1785, 1781, 1777, 1773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$679.B_AND_S": {
          "hide_name": 1,
          "bits": [ 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 670, 671, 672, 673, 674, 675, 676, 677, "0", "0", "0", "0", "0", "0", "0", "0", 661, 662, 663, 664, 665, 666, 667, 668, "0", "0", "0", "0", "0", "0", "0", "0", 652, 653, 654, 655, 656, 657, 658, 659, 651, "0", "0", "0", "0", "0", "0", "0", 643, 644, 645, 646, 647, 648, 649, 650, 642, "0", "0", "0", "0", "0", "0", "0", 633, 634, 635, 636, 637, 638, 639, 747, 512, 513, 514, 515, 516, 640, 641, 748, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$679.S": {
          "hide_name": 1,
          "bits": [ 678, 669, 660, 651, 642, 458, 616, 599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$679.Y_B": {
          "hide_name": 1,
          "bits": [ 1887, 1880, 1873, 1866, 1859, 1852, 1845, 1838, 1831, 1826, 1823, 1820, 1817, 1814, 1811, 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$699.B": {
          "hide_name": 1,
          "bits": [ 333, "1", 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$699.B_AND_S": {
          "hide_name": 1,
          "bits": [ 697, 1560, 696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$699.Y_B": {
          "hide_name": 1,
          "bits": [ 1896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$procmux$714.B": {
          "hide_name": 1,
          "bits": [ "0", 766, 768, "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", 129, 131, 133, 135, 137, 139, 141, 143, 105, 107, 109, 111, 113, 115, 117, 119, 105, 107, 109, 111, 113, 115, 117, 119, 203, 204, 205, 206, 207, 208, 209, 210, 105, 107, 109, 111, 113, 115, 117, 119, 68, 71, 73, 75, 77, 79, 81, 83, 698, 700, 702, 704, 706, 708, 710, 712, 714, 716, 718, 720, 722, 724, 726, 728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:579.28-579.29"
          }
        },
        "$procmux$714.B_AND_S": {
          "hide_name": 1,
          "bits": [ "0", 767, 769, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 633, 634, 635, 636, 637, 638, 639, 747, 512, 513, 514, 515, 516, 640, 641, 748, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 699, 701, 703, 705, 707, 709, 711, 713, 715, 717, 719, 721, 723, 725, 727, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:591.28-591.35"
          }
        },
        "$procmux$714.S": {
          "hide_name": 1,
          "bits": [ 590, 749, 458, 730, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:581.22-581.23"
          }
        },
        "$procmux$714.Y_B": {
          "hide_name": 1,
          "bits": [ 1961, 1958, 1954, 1950, 1946, 1942, 1938, 1934, 1930, 1926, 1922, 1918, 1914, 1910, 1906, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:586.19-586.22"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.CO": {
          "hide_name": 1,
          "bits": [ 868, 870, 872, 874, 876, 878, 880, 882, 884, 886, 888, 890, 892, 894, 896, 2059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:274.23-274.25",
            "unused_bits": "15"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.P": {
          "hide_name": 1,
          "bits": [ 128, 867, 869, 871, 873, 875, 877, 879, 881, 883, 885, 887, 889, 891, 893, 895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.Y": {
          "hide_name": 1,
          "bits": [ 128, 130, 132, 134, 136, 138, 140, 142, 144, 146, 148, 150, 152, 154, 156, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:270.26-270.27"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$50.$auto$alumacc.cc:512:replace_alu$1139.CO": {
          "hide_name": 1,
          "bits": [ "0", 862, 865, 2060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:274.23-274.25",
            "unused_bits": "3"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$50.$auto$alumacc.cc:512:replace_alu$1139.P": {
          "hide_name": 1,
          "bits": [ 105, 936, 861, 864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$50.$auto$alumacc.cc:512:replace_alu$1139.Y": {
          "hide_name": 1,
          "bits": [ 105, 936, 863, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:270.26-270.27"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$50.$auto$alumacc.cc:512:replace_alu$1139.fa.X": {
          "hide_name": 1,
          "bits": [ "0", 862, 935, 2061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:200.21-200.22",
            "unused_bits": "3"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$51.$auto$alumacc.cc:512:replace_alu$1139.CO": {
          "hide_name": 1,
          "bits": [ "0", 856, 859, 2062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:274.23-274.25",
            "unused_bits": "3"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$51.$auto$alumacc.cc:512:replace_alu$1139.P": {
          "hide_name": 1,
          "bits": [ 113, 930, 855, 858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$51.$auto$alumacc.cc:512:replace_alu$1139.Y": {
          "hide_name": 1,
          "bits": [ 113, 930, 857, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:270.26-270.27"
          }
        },
        "$techmap$add$verilog/6502/cpu.v:533$51.$auto$alumacc.cc:512:replace_alu$1139.fa.X": {
          "hide_name": 1,
          "bits": [ "0", 856, 929, 2063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:292.26-292.70|/share/techmap.v:200.21-200.22",
            "unused_bits": "3"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.CO": {
          "hide_name": 1,
          "bits": [ 914, 917, 920, 925, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:274.23-274.25"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.P": {
          "hide_name": 1,
          "bits": [ 970, 913, 916, 919, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.Y": {
          "hide_name": 1,
          "bits": [ 970, 915, 918, 921, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:270.26-270.27"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.fa.X": {
          "hide_name": 1,
          "bits": [ 914, 965, 967, 969, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:292.26-292.70|/share/techmap.v:200.21-200.22"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$250.$auto$alumacc.cc:512:replace_alu$5201.CO": {
          "hide_name": 1,
          "bits": [ 922, 923, 924, 926, 2064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:274.23-274.25",
            "unused_bits": "4"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.CO": {
          "hide_name": 1,
          "bits": [ 898, 901, 904, 907, 2065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:274.23-274.25",
            "unused_bits": "4"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.P": {
          "hide_name": 1,
          "bits": [ 955, 897, 900, 903, 906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.Y": {
          "hide_name": 1,
          "bits": [ 955, 899, 902, 905, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:270.26-270.27"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.fa.X": {
          "hide_name": 1,
          "bits": [ 898, 951, 953, 954, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:292.26-292.70|/share/techmap.v:200.21-200.22"
          }
        },
        "$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$252.$auto$alumacc.cc:512:replace_alu$5201.CO": {
          "hide_name": 1,
          "bits": [ 909, 910, 911, 912, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:274.23-274.25",
            "unused_bits": "4"
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$alumacc.cc:512:replace_alu$5213.CO": {
          "hide_name": 1,
          "bits": [ 106, 983, 984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:274.23-274.25"
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$alumacc.cc:512:replace_alu$5213.P": {
          "hide_name": 1,
          "bits": [ 106, 331, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:79.19-79.38|verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$rtlil.cc:3140:Not$5217": {
          "hide_name": 1,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$rtlil.cc:3140:Not$5223": {
          "hide_name": 1,
          "bits": [ 1999 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$rtlil.cc:3143:ReduceAnd$5219": {
          "hide_name": 1,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:79$243.$auto$rtlil.cc:3188:Or$5221": {
          "hide_name": 1,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$alumacc.cc:512:replace_alu$5213.CO": {
          "hide_name": 1,
          "bits": [ 114, 980, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:274.23-274.25"
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$alumacc.cc:512:replace_alu$5213.P": {
          "hide_name": 1,
          "bits": [ 114, 332, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "verilog/6502/ALU.v:82.19-82.38|/share/techmap.v:287.21-287.22"
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$rtlil.cc:3140:Not$5217": {
          "hide_name": 1,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$rtlil.cc:3140:Not$5223": {
          "hide_name": 1,
          "bits": [ 1998 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$rtlil.cc:3143:ReduceAnd$5219": {
          "hide_name": 1,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "$techmap$flatten\\ALU.$ge$verilog/6502/ALU.v:82$245.$auto$rtlil.cc:3188:Or$5221": {
          "hide_name": 1,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "$techmap$procmux$327.$reduce_or$/share/techmap.v:605$2024_Y": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1157.46-1157.46|verilog/6502/cpu.v:1142.9-1164.16|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$391.$reduce_or$/share/techmap.v:605$2559_Y": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:1019.50-1019.50|verilog/6502/cpu.v:1011.9-1028.16|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$398.$reduce_or$/share/techmap.v:605$2559_Y": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:999.50-999.50|verilog/6502/cpu.v:991.9-1007.16|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$602.$reduce_or$/share/techmap.v:605$3595_Y": {
          "hide_name": 1,
          "bits": [ 1712 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:722.50-722.50|verilog/6502/cpu.v:708.5-734.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$609.$reduce_or$/share/techmap.v:605$3611_Y": {
          "hide_name": 1,
          "bits": [ 1714 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:695.26-695.26|verilog/6502/cpu.v:675.5-701.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$614.$reduce_or$/share/techmap.v:605$3646_Y": {
          "hide_name": 1,
          "bits": [ 1751 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:661.46-661.46|verilog/6502/cpu.v:633.5-667.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$627.$reduce_or$/share/techmap.v:605$3718_Y": {
          "hide_name": 1,
          "bits": [ 1760 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:598.31-598.31|verilog/6502/cpu.v:589.5-608.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$634.$reduce_or$/share/techmap.v:605$2559_Y": {
          "hide_name": 1,
          "bits": [ 1765 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:548.35-548.35|verilog/6502/cpu.v:541.5-563.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$660.$reduce_or$/share/techmap.v:605$3962_Y": {
          "hide_name": 1,
          "bits": [ 1767 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:475.50-475.50|verilog/6502/cpu.v:474.5-485.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$664.$reduce_or$/share/techmap.v:605$3962_Y": {
          "hide_name": 1,
          "bits": [ 1769 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:453.25-453.25|verilog/6502/cpu.v:446.5-463.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$668.$reduce_or$/share/techmap.v:605$3984_Y": {
          "hide_name": 1,
          "bits": [ 1805 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:434.37-434.37|verilog/6502/cpu.v:425.5-439.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$679.$reduce_or$/share/techmap.v:605$4067_Y": {
          "hide_name": 1,
          "bits": [ 1894 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:399.50-399.50|verilog/6502/cpu.v:362.5-406.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$699.$reduce_or$/share/techmap.v:605$4637_Y": {
          "hide_name": 1,
          "bits": [ 1898 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:339.36-339.36|verilog/6502/cpu.v:324.5-344.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$procmux$714.$reduce_or$/share/techmap.v:605$4781_Y": {
          "hide_name": 1,
          "bits": [ 1965 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:312.48-312.48|verilog/6502/cpu.v:297.5-318.12|/share/techmap.v:605.13-605.15"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7498_Y": {
          "hide_name": 1,
          "bits": [ 941 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7501_Y": {
          "hide_name": 1,
          "bits": [ 943 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7504_Y": {
          "hide_name": 1,
          "bits": [ 944 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7507_Y": {
          "hide_name": 1,
          "bits": [ 945 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7510_Y": {
          "hide_name": 1,
          "bits": [ 946 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7513_Y": {
          "hide_name": 1,
          "bits": [ 947 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7522_Y": {
          "hide_name": 1,
          "bits": [ 942 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:351$15.$auto$alumacc.cc:512:replace_alu$1021.lcu.$and$/share/techmap.v:241$7525_Y": {
          "hide_name": 1,
          "bits": [ 948 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:351.15-351.31|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:533$50.$auto$alumacc.cc:512:replace_alu$1139.lcu.$and$/share/techmap.v:248$7444_Y": {
          "hide_name": 1,
          "bits": [ 938 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$verilog/6502/cpu.v:533$51.$auto$alumacc.cc:512:replace_alu$1139.lcu.$and$/share/techmap.v:248$7444_Y": {
          "hide_name": 1,
          "bits": [ 932 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:533.53-533.68|verilog/6502/cpu.v:533.70-533.85|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$and$/share/techmap.v:240$7617_Y": {
          "hide_name": 1,
          "bits": [ 971 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$and$/share/techmap.v:240$7620_Y": {
          "hide_name": 1,
          "bits": [ 972 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$and$/share/techmap.v:240$7623_Y": {
          "hide_name": 1,
          "bits": [ 974 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$and$/share/techmap.v:241$7622_Y": {
          "hide_name": 1,
          "bits": [ 973 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$and$/share/techmap.v:248$7626_Y": {
          "hide_name": 1,
          "bits": [ 975 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$249.$auto$alumacc.cc:512:replace_alu$5207.lcu.$or$/share/techmap.v:240$7621_Y": {
          "hide_name": 1,
          "bits": [ 976 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:90$250.$auto$alumacc.cc:512:replace_alu$5201.lcu.$and$/share/techmap.v:241$7622_Y": {
          "hide_name": 1,
          "bits": [ 978 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:90.11-90.52|verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$and$/share/techmap.v:240$7617_Y": {
          "hide_name": 1,
          "bits": [ 956 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$and$/share/techmap.v:240$7620_Y": {
          "hide_name": 1,
          "bits": [ 957 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$and$/share/techmap.v:240$7623_Y": {
          "hide_name": 1,
          "bits": [ 959 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$and$/share/techmap.v:241$7622_Y": {
          "hide_name": 1,
          "bits": [ 958 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$and$/share/techmap.v:248$7626_Y": {
          "hide_name": 1,
          "bits": [ 960 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$251.$auto$alumacc.cc:512:replace_alu$5204.lcu.$or$/share/techmap.v:240$7621_Y": {
          "hide_name": 1,
          "bits": [ 961 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.41|/share/techmap.v:293.27-293.63|/share/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$flatten\\ALU.$add$verilog/6502/ALU.v:91$252.$auto$alumacc.cc:512:replace_alu$5201.lcu.$and$/share/techmap.v:241$7622_Y": {
          "hide_name": 1,
          "bits": [ 962 ],
          "attributes": {
            "src": "verilog/6502/ALU.v:91.11-91.51|/share/techmap.v:293.27-293.63|/share/techmap.v:241.12-241.34"
          }
        },
        "$ternary$verilog/6502/cpu.v:851$128_Y": {
          "hide_name": 1,
          "bits": [ 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:851.22-851.51"
          }
        },
        "AB": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:25.19-25.21"
          }
        },
        "ABH": {
          "hide_name": 0,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:39.12-39.15"
          }
        },
        "ABL": {
          "hide_name": 0,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:38.12-38.15"
          }
        },
        "ADD": {
          "hide_name": 0,
          "bits": [ 105, 107, 109, 111, 113, 115, 117, 119 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:40.12-40.15"
          }
        },
        "ADJH": {
          "hide_name": 0,
          "bits": [ "0", 927, 928, 931 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:495.11-495.15"
          }
        },
        "ADJL": {
          "hide_name": 0,
          "bits": [ "0", 933, 934, 937 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:494.11-494.15"
          }
        },
        "AI": {
          "hide_name": 0,
          "bits": [ 364, 367, 370, 373, 376, 379, 382, 102 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:62.12-62.14"
          }
        },
        "ALU.AI": {
          "hide_name": 0,
          "bits": [ 364, 367, 370, 373, 376, 379, 382, 102 ],
          "attributes": {
            "hdlname": "ALU AI",
            "src": "verilog/6502/ALU.v:24.14-24.16"
          }
        },
        "ALU.AI7": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "hdlname": "ALU AI7",
            "src": "verilog/6502/ALU.v:43.5-43.8"
          }
        },
        "ALU.BCD": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "hdlname": "ALU BCD",
            "src": "verilog/6502/ALU.v:27.8-27.11"
          }
        },
        "ALU.BI": {
          "hide_name": 0,
          "bits": [ 365, 368, 371, 374, 377, 380, 383, 385 ],
          "attributes": {
            "hdlname": "ALU BI",
            "src": "verilog/6502/ALU.v:25.14-25.16"
          }
        },
        "ALU.BI7": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "ALU BI7",
            "src": "verilog/6502/ALU.v:44.5-44.8"
          }
        },
        "ALU.CI": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
            "hdlname": "ALU CI",
            "src": "verilog/6502/ALU.v:26.8-26.10"
          }
        },
        "ALU.CO": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "ALU CO",
            "src": "verilog/6502/ALU.v:29.9-29.11"
          }
        },
        "ALU.CO9": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "hdlname": "ALU CO9",
            "src": "verilog/6502/ALU.v:82.6-82.9"
          }
        },
        "ALU.HC": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "hdlname": "ALU HC",
            "src": "verilog/6502/ALU.v:33.9-33.11"
          }
        },
        "ALU.HC9": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "ALU HC9",
            "src": "verilog/6502/ALU.v:79.6-79.9"
          }
        },
        "ALU.N": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "hdlname": "ALU N",
            "src": "verilog/6502/ALU.v:32.9-32.10"
          }
        },
        "ALU.OUT": {
          "hide_name": 0,
          "bits": [ 105, 107, 109, 111, 113, 115, 117, 119 ],
          "attributes": {
            "hdlname": "ALU OUT",
            "src": "verilog/6502/ALU.v:28.15-28.18"
          }
        },
        "ALU.RDY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "ALU RDY",
            "src": "verilog/6502/ALU.v:34.8-34.11"
          }
        },
        "ALU.V": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "ALU V",
            "src": "verilog/6502/ALU.v:30.9-30.10"
          }
        },
        "ALU.Z": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "hdlname": "ALU Z",
            "src": "verilog/6502/ALU.v:31.9-31.10"
          }
        },
        "ALU.adder_CI": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "hdlname": "ALU adder_CI",
            "src": "verilog/6502/ALU.v:50.6-50.14"
          }
        },
        "ALU.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "ALU clk",
            "src": "verilog/6502/ALU.v:21.8-21.11"
          }
        },
        "ALU.op": {
          "hide_name": 0,
          "bits": [ 323, 325, 327, 329 ],
          "attributes": {
            "hdlname": "ALU op",
            "src": "verilog/6502/ALU.v:23.14-23.16"
          }
        },
        "ALU.right": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "hdlname": "ALU right",
            "src": "verilog/6502/ALU.v:22.8-22.13"
          }
        },
        "ALU.temp": {
          "hide_name": 0,
          "bits": [ 104, 106, 108, 110, 112, 114, 116, 118, 358 ],
          "attributes": {
            "hdlname": "ALU temp",
            "src": "verilog/6502/ALU.v:49.12-49.16"
          }
        },
        "ALU.temp_BI": {
          "hide_name": 0,
          "bits": [ 963, 964, 966, 968, 949, 950, 952, 211 ],
          "attributes": {
            "hdlname": "ALU temp_BI",
            "src": "verilog/6502/ALU.v:46.11-46.18"
          }
        },
        "ALU.temp_HC": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "ALU temp_HC",
            "src": "verilog/6502/ALU.v:85.6-85.13"
          }
        },
        "ALU.temp_h": {
          "hide_name": 0,
          "bits": [ 112, 114, 116, 118, 358 ],
          "attributes": {
            "hdlname": "ALU temp_h",
            "src": "verilog/6502/ALU.v:48.11-48.17"
          }
        },
        "ALU.temp_l": {
          "hide_name": 0,
          "bits": [ 104, 106, 108, 110, 360 ],
          "attributes": {
            "hdlname": "ALU temp_l",
            "src": "verilog/6502/ALU.v:47.11-47.17"
          }
        },
        "ALU.temp_logic": {
          "hide_name": 0,
          "bits": [ 832, 835, 837, 839, 841, 843, 845, 847, 906 ],
          "attributes": {
            "hdlname": "ALU temp_logic",
            "src": "verilog/6502/ALU.v:45.11-45.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:59.6-59.8"
          }
        },
        "AV": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:58.6-58.8"
          }
        },
        "AXYS[0]": {
          "hide_name": 0,
          "bits": [ 280, 281, 282, 283, 284, 285, 286, 287 ],
          "attributes": {
          }
        },
        "AXYS[1]": {
          "hide_name": 0,
          "bits": [ 289, 290, 291, 292, 293, 294, 295, 296 ],
          "attributes": {
          }
        },
        "AXYS[2]": {
          "hide_name": 0,
          "bits": [ 271, 272, 273, 274, 275, 276, 277, 278 ],
          "attributes": {
          }
        },
        "AXYS[3]": {
          "hide_name": 0,
          "bits": [ 255, 257, 259, 261, 263, 265, 267, 269 ],
          "attributes": {
          }
        },
        "AZ": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:57.6-57.8"
          }
        },
        "BI": {
          "hide_name": 0,
          "bits": [ 365, 368, 371, 374, 377, 380, 383, 385 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:63.12-63.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:51.6-51.7"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:68.6-68.8"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:69.6-69.8"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:54.6-54.7"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:26.13-26.15"
          }
        },
        "DIHOLD": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:42.12-42.18"
          }
        },
        "DIMUX": {
          "hide_name": 0,
          "bits": [ 68, 71, 73, 75, 77, 79, 81, 83 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:44.12-44.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:27.14-27.16"
          }
        },
        "HC": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:60.6-60.8"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:53.6-53.7"
          }
        },
        "IR": {
          "hide_name": 0,
          "bits": [ 319, 313, 315, 317, 310, 85, 87, 89 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:65.12-65.14"
          }
        },
        "IRHOLD": {
          "hide_name": 0,
          "bits": [ 70, 72, 74, 76, 78, 80, 82, 84 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:46.12-46.18"
          }
        },
        "IRHOLD_valid": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:47.6-47.18"
          }
        },
        "IRQ": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:29.7-29.10"
          }
        },
        "N": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:56.6-56.7"
          }
        },
        "NMI": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:30.7-30.10"
          }
        },
        "NMI_1": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:1209.5-1209.10"
          }
        },
        "NMI_edge": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:73.5-73.13"
          }
        },
        "P": {
          "hide_name": 0,
          "bits": [ 190, 187, 183, 93, "1", "1", 42, 96 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:96.12-96.13"
          }
        },
        "PC": {
          "hide_name": 0,
          "bits": [ 129, 131, 133, 135, 137, 139, 141, 143, 145, 147, 149, 151, 153, 155, 157, 159 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:37.13-37.15"
          }
        },
        "PCH": {
          "hide_name": 0,
          "bits": [ 145, 147, 149, 151, 153, 155, 157, 159 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:70.12-70.15"
          }
        },
        "PCL": {
          "hide_name": 0,
          "bits": [ 129, 131, 133, 135, 137, 139, 141, 143 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:71.12-71.15"
          }
        },
        "PC_inc": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:108.5-108.11"
          }
        },
        "PC_temp": {
          "hide_name": 0,
          "bits": [ 940, 867, 869, 871, 873, 875, 877, 879, 881, 883, 885, 887, 889, 891, 893, 895 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:109.12-109.19"
          }
        },
        "RDY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:31.7-31.10"
          }
        },
        "V": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:55.6-55.7"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:28.8-28.10"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "init": "0",
            "src": "verilog/6502/cpu.v:52.6-52.7"
          }
        },
        "adc_bcd": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:131.5-131.12"
          }
        },
        "adc_sbc": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:120.5-120.12"
          }
        },
        "adj_bcd": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:132.5-132.12"
          }
        },
        "alu_op": {
          "hide_name": 0,
          "bits": [ 323, 325, 327, 329 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:130.11-130.17"
          }
        },
        "alu_shift_right": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:128.5-128.20"
          }
        },
        "backwards": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:124.5-124.14"
          }
        },
        "bit_ins": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:138.5-138.12"
          }
        },
        "clc": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:141.5-141.8"
          }
        },
        "cld": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:143.5-143.8"
          }
        },
        "cli": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:145.5-145.8"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:23.7-23.10"
          }
        },
        "clv": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:147.5-147.8"
          }
        },
        "compare": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:121.5-121.12"
          }
        },
        "cond_code": {
          "hide_name": 0,
          "bits": [ 86, 88, 90 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:126.11-126.20"
          }
        },
        "cond_true": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:125.5-125.14"
          }
        },
        "dst_reg": {
          "hide_name": 0,
          "bits": [ 238, 235 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:112.11-112.18"
          }
        },
        "inc": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:116.5-116.8"
          }
        },
        "index_y": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:114.5-114.12"
          }
        },
        "load_only": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:118.5-118.14"
          }
        },
        "load_reg": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:115.5-115.13"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 252, 250, 248, 245 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:129.11-129.13"
          }
        },
        "php": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:140.5-140.8"
          }
        },
        "plp": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:139.5-139.8"
          }
        },
        "regfile": {
          "hide_name": 0,
          "bits": [ 486, 489, 491, 493, 495, 497, 499, 501 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:76.12-76.19"
          }
        },
        "regsel": {
          "hide_name": 0,
          "bits": [ 985, 989 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:75.11-75.17"
          }
        },
        "res": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:150.5-150.8"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:24.7-24.12"
          }
        },
        "rotate": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:123.5-123.11"
          }
        },
        "sec": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:142.5-142.8"
          }
        },
        "sed": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:144.5-144.8"
          }
        },
        "sei": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:146.5-146.8"
          }
        },
        "shift": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:122.5-122.10"
          }
        },
        "shift_right": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:127.5-127.16"
          }
        },
        "src_reg": {
          "hide_name": 0,
          "bits": [ 243, 240 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:111.11-111.18"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 215, 217, 219, 221, 223, 225 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:102.11-102.16"
          }
        },
        "store": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:119.5-119.10"
          }
        },
        "write_back": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:117.5-117.15"
          }
        },
        "write_register": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "verilog/6502/cpu.v:471.5-471.19"
          }
        }
      }
    }
  }
}

