Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Sat Mar 29 16:30:07 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n cache_opto_ram -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-25F -raddr_width 8 -rwidth 16 -waddr_width 8 -wwidth 16 -rnum_words 256 -wnum_words 256 -cascade 11 -mem_init0 
    Circuit name     : cache_opto_ram
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[15:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : cache_opto_ram.edn
    Verilog output   : cache_opto_ram.v
    Verilog template : cache_opto_ram_tmpl.v
    Verilog testbench: tb_cache_opto_ram_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : cache_opto_ram.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: cache_opto_ram.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


