// Seed: 2724656024
module module_0 #(
    parameter id_3 = 32'd26
) (
    inout id_1,
    input reg id_2
    , _id_3
);
  reg id_4 = id_1, id_5;
  assign id_4[id_3] = 1;
  assign id_5 = id_2;
  assign id_5 = 1;
  logic id_6;
  type_14(
      .id_0(id_5), .id_1(1), .id_2(id_4), .id_3(), .id_4(1)
  );
  logic id_7;
  always if (1'b0) id_1 <= id_3;
  type_16 id_8 (1'b0), id_9;
  assign id_4[1] = 1;
  logic id_10 = 1;
  logic id_11;
endmodule
