// Seed: 632191499
module module_0 (
    input wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  assign id_5 = id_6;
  assign module_1.type_3 = 0;
  id_8 :
  assert property (@(negedge 1 == 1) id_0)
  else;
  logic [7:0] id_9, id_10, id_11, id_12;
  id_13(
      .id_0(1), .id_1(id_10[1]), .id_2(""), .id_3(id_1 << 1)
  ); id_14(
      .id_0(1), .id_1(1), .id_2(id_4)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_22,
    output tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14
    , id_23, id_24,
    input tri id_15,
    input tri1 id_16,
    output tri0 id_17,
    output supply0 id_18,
    output wor id_19,
    inout wor id_20
);
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_3,
      id_19,
      id_10,
      id_18,
      id_2
  );
endmodule
