

================================================================
== Vitis HLS Report for 'applyConvolution'
================================================================
* Date:           Fri May 24 15:44:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_28_3_VITIS_LOOP_29_4  |        ?|        ?|         ?|          -|          -|     9|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 33 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 32 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 15 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 10 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 49 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0_1 = alloca i32 1"   --->   Operation 50 'alloca' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sum_1_1 = alloca i32 1"   --->   Operation 51 'alloca' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sum_2_1 = alloca i32 1"   --->   Operation 52 'alloca' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 53 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 54 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels"   --->   Operation 55 'read' 'channels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height"   --->   Operation 56 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width"   --->   Operation 57 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 58 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%image_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r"   --->   Operation 59 'read' 'image_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sum_0_6_loc = alloca i64 1"   --->   Operation 60 'alloca' 'sum_0_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_1_6_loc = alloca i64 1"   --->   Operation 61 'alloca' 'sum_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_2_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'sum_2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_0_21_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sum_0_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sum_1_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'sum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_2_2_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sum_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_24)   --->   "%trunc_ln6 = trunc i32 %channels_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 66 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %height_read, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 67 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.55ns)   --->   "%cmp222 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 68 'icmp' 'cmp222' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln25_1 = icmp_ult  i32 %channels_read, i32 3" [Convolutie/source/Convolutie.c:25]   --->   Operation 69 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_24)   --->   "%select_ln34 = select i1 %icmp_ln25_1, i2 %trunc_ln6, i2 3" [Convolutie/source/Convolutie.c:34]   --->   Operation 70 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%empty_24 = select i1 %cmp222, i2 %select_ln34, i2 0" [Convolutie/source/Convolutie.c:34]   --->   Operation 71 'select' 'empty_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten12"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 0, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 0, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 74 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 75 [3/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 75 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 76 [2/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 76 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 77 [1/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 77 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 78 [3/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 78 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 79 [2/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 79 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i32 %channels_read"   --->   Operation 80 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%wide_trip_count37 = zext i32 %width_read"   --->   Operation 81 'zext' 'wide_trip_count37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 82 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 83 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %height_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 84 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 85 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 86 [1/1] (2.55ns)   --->   "%cmp28 = icmp_sgt  i32 %width_read, i32 0"   --->   Operation 86 'icmp' 'cmp28' <Predicate = (icmp_ln25)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%channels_cast = zext i32 %channels_read"   --->   Operation 87 'zext' 'channels_cast' <Predicate = (cmp222)> <Delay = 0.00>
ST_8 : Operation 88 [2/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 88 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln25 = add i33 %channels_cast, i33 8589934589" [Convolutie/source/Convolutie.c:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = (cmp222)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln25 = and i1 %cmp222, i1 %cmp28" [Convolutie/source/Convolutie.c:25]   --->   Operation 90 'and' 'and_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln25 = select i1 %and_ln25, i32 %mul_ln25_2, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 91 'select' 'select_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln25, i32 %select_ln25, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 92 'select' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [2/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 93 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [Convolutie/source/Convolutie.c:6]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%channels_cast19 = zext i32 %channels_read"   --->   Operation 113 'zext' 'channels_cast19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %width_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 114 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i33 %zext_ln25, i33 8589934591" [Convolutie/source/Convolutie.c:25]   --->   Operation 115 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i33 %xor_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 116 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 117 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.59ns)   --->   "%icmp_ln25_2 = icmp_sgt  i33 %add_ln25, i33 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 118 'icmp' 'icmp_ln25_2' <Predicate = (cmp222)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %out_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 119 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (5.84ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %output_r_addr, i32 %empty" [Convolutie/source/Convolutie.c:25]   --->   Operation 120 'writereq' 'empty_23' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %empty_24" [Convolutie/source/Convolutie.c:42]   --->   Operation 121 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%trunc_ln42 = trunc i33 %add_ln25" [Convolutie/source/Convolutie.c:42]   --->   Operation 122 'trunc' 'trunc_ln42' <Predicate = (cmp222)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%select_ln42 = select i1 %icmp_ln25_2, i32 %trunc_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 123 'select' 'select_ln42' <Predicate = (cmp222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_25 = select i1 %cmp222, i32 %select_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 124 'select' 'empty_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 125 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [Convolutie/source/Convolutie.c:25]   --->   Operation 126 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 127 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 128 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i31 %x_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %width_read" [Convolutie/source/Convolutie.c:26]   --->   Operation 130 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (3.52ns)   --->   "%icmp_ln25_3 = icmp_eq  i64 %indvar_flatten12_load, i64 %mul_ln6" [Convolutie/source/Convolutie.c:25]   --->   Operation 131 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (3.52ns)   --->   "%add_ln25_3 = add i64 %indvar_flatten12_load, i64 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 132 'add' 'add_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_3, void %for.inc92.loopexit, void %for.end94.loopexit" [Convolutie/source/Convolutie.c:25]   --->   Operation 133 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sum_0_1_load = load i32 %sum_0_1"   --->   Operation 134 'load' 'sum_0_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sum_1_1_load = load i32 %sum_1_1"   --->   Operation 135 'load' 'sum_1_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sum_2_1_load = load i32 %sum_2_1"   --->   Operation 136 'load' 'sum_2_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 137 'load' 'y_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (2.52ns)   --->   "%add_ln25_1 = add i31 %y_load, i31 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 138 'add' 'add_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.73ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i31 %x_1, i31 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 139 'select' 'select_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.73ns)   --->   "%select_ln25_2 = select i1 %icmp_ln26, i31 %y_load, i31 %add_ln25_1" [Convolutie/source/Convolutie.c:25]   --->   Operation 140 'select' 'select_ln25_2' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [2/2] (1.58ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 141 'call' 'call_ln0' <Predicate = (!icmp_ln25_3)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.94>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 142 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [3/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 143 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/2] (3.15ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 145 [2/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 145 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 146 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [3/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 147 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.74>
ST_13 : Operation 148 [1/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 148 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [2/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 149 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.74>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 151 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (3.52ns)   --->   "%add_ln25_2 = add i64 %mul_ln25_3, i64 %image_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 152 'add' 'add_ln25_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 153 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sum_2_2_loc_load = load i32 %sum_2_2_loc"   --->   Operation 154 'load' 'sum_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%sum_1_2_loc_load = load i32 %sum_1_2_loc"   --->   Operation 155 'load' 'sum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%sum_0_21_loc_load = load i32 %sum_0_21_loc"   --->   Operation 156 'load' 'sum_0_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 157 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i63 %mul_ln26" [Convolutie/source/Convolutie.c:28]   --->   Operation 158 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln28 = br void %for.body13" [Convolutie/source/Convolutie.c:28]   --->   Operation 159 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%ky = phi i3 7, void %for.inc92.loopexit, i3 %select_ln28_5, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 160 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 161 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (2.52ns)   --->   "%empty_26 = add i32 %sext_ln28, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 162 'add' 'empty_26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.23>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %for.inc92.loopexit, i4 %add_ln28_1, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 163 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%indvar = phi i2 0, void %for.inc92.loopexit, i2 %select_ln28_2, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 164 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%sum_2_5 = phi i32 %sum_2_2_loc_load, void %for.inc92.loopexit, i32 %sum_2_9, void %for.inc42"   --->   Operation 165 'phi' 'sum_2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%sum_1_5 = phi i32 %sum_1_2_loc_load, void %for.inc92.loopexit, i32 %sum_1_9, void %for.inc42"   --->   Operation 166 'phi' 'sum_1_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%sum_0_5 = phi i32 %sum_0_21_loc_load, void %for.inc92.loopexit, i32 %sum_0_9, void %for.inc42"   --->   Operation 167 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%indvar4 = phi i2 0, void %for.inc92.loopexit, i2 %add_ln29_1, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 168 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%kx = phi i3 7, void %for.inc92.loopexit, i3 %add_ln29, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 169 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_26, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 170 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %empty_26, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 171 'icmp' 'slt' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%rev = xor i1 %slt, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 172 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln32_1 = or i1 %tmp_3, i1 %rev" [Convolutie/source/Convolutie.c:32]   --->   Operation 173 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %indvar_flatten, i4 9" [Convolutie/source/Convolutie.c:28]   --->   Operation 174 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i4 %indvar_flatten, i4 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 175 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc45, void %VITIS_LOOP_42_6" [Convolutie/source/Convolutie.c:28]   --->   Operation 176 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %indvar, i2 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 177 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (1.65ns)   --->   "%icmp_ln29 = icmp_eq  i3 %kx, i3 2" [Convolutie/source/Convolutie.c:29]   --->   Operation 178 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i2 0, i2 %indvar4" [Convolutie/source/Convolutie.c:28]   --->   Operation 179 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.98ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i3 7, i3 %kx" [Convolutie/source/Convolutie.c:28]   --->   Operation 180 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (1.65ns)   --->   "%indvars_iv_next2317 = add i3 %ky, i3 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 181 'add' 'indvars_iv_next2317' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 182 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.99ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i2 %add_ln28, i2 %indvar" [Convolutie/source/Convolutie.c:28]   --->   Operation 183 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (2.52ns)   --->   "%p_mid13 = add i32 %sext_ln28_1, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 184 'add' 'p_mid13' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.65ns)   --->   "%indvars_iv_next23_mid1 = add i3 %ky, i3 2" [Convolutie/source/Convolutie.c:28]   --->   Operation 185 'add' 'indvars_iv_next23_mid1' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.98ns)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i3 %indvars_iv_next23_mid1, i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 186 'select' 'select_ln28_3' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 187 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.98ns)   --->   "%select_ln28_5 = select i1 %icmp_ln29, i3 %indvars_iv_next2317, i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 188 'select' 'select_ln28_5' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i3 %select_ln28_1" [Convolutie/source/Convolutie.c:29]   --->   Operation 189 'sext' 'sext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %select_ln28" [Convolutie/source/Convolutie.c:29]   --->   Operation 190 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (2.59ns)   --->   "%tmp = add i34 %zext_ln29, i34 %sext_ln25" [Convolutie/source/Convolutie.c:29]   --->   Operation 191 'add' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (2.52ns)   --->   "%add_ln30_2 = add i32 %sext_ln29, i32 %zext_ln26_3" [Convolutie/source/Convolutie.c:30]   --->   Operation 192 'add' 'add_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (3.49ns)   --->   "%add_ln26 = add i63 %mul_ln26, i63 3" [Convolutie/source/Convolutie.c:26]   --->   Operation 193 'add' 'add_ln26' <Predicate = (icmp_ln28)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (2.52ns)   --->   "%add_ln26_2 = add i31 %select_ln25_1, i31 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 194 'add' 'add_ln26_2' <Predicate = (icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln25 = store i64 %add_ln25_3, i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 195 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 %select_ln25_2, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 196 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_2_5, i32 %sum_2_1"   --->   Operation 197 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_1_5, i32 %sum_1_1"   --->   Operation 198 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_0_5, i32 %sum_0_1"   --->   Operation 199 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26_2, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 200 'store' 'store_ln26' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 5.74>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_2" [Convolutie/source/Convolutie.c:28]   --->   Operation 201 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [3/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 202 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%select_ln28_3_cast43 = zext i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 203 'zext' 'select_ln28_3_cast43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln28, i2 0" [Convolutie/source/Convolutie.c:28]   --->   Operation 204 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_28 = sub i4 %tmp_1, i4 %select_ln28_3_cast43" [Convolutie/source/Convolutie.c:28]   --->   Operation 205 'sub' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_mid13, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (2.55ns)   --->   "%slt70 = icmp_slt  i32 %p_mid13, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 207 'icmp' 'slt70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%rev71 = xor i1 %slt70, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 208 'xor' 'rev71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32_3 = or i1 %tmp_4, i1 %rev71" [Convolutie/source/Convolutie.c:32]   --->   Operation 209 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%select_ln28_4 = select i1 %icmp_ln29, i1 %or_ln32_3, i1 %or_ln32_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 210 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp" [Convolutie/source/Convolutie.c:29]   --->   Operation 211 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [3/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 212 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln30_2, i32 31" [Convolutie/source/Convolutie.c:32]   --->   Operation 213 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln32 = icmp_slt  i32 %add_ln30_2, i32 %width_read" [Convolutie/source/Convolutie.c:32]   --->   Operation 214 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%xor_ln32 = xor i1 %icmp_ln32, i1 1" [Convolutie/source/Convolutie.c:32]   --->   Operation 215 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32 = or i1 %xor_ln32, i1 %tmp_5" [Convolutie/source/Convolutie.c:32]   --->   Operation 216 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln32_2 = or i1 %select_ln28_4, i1 %or_ln32" [Convolutie/source/Convolutie.c:32]   --->   Operation 217 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %select_ln28_1, i3 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 218 'add' 'add_ln29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln29_cast = zext i3 %add_ln29" [Convolutie/source/Convolutie.c:29]   --->   Operation 219 'zext' 'add_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%empty_29 = add i4 %empty_28, i4 %add_ln29_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 220 'add' 'empty_29' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.74>
ST_18 : Operation 221 [2/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 221 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [2/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 222 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.74>
ST_19 : Operation 223 [1/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 223 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 224 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.52>
ST_20 : Operation 225 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %mul_ln28, i64 %tmp1" [Convolutie/source/Convolutie.c:30]   --->   Operation 225 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.30>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_3 = add i64 %add_ln30, i64 %zext_ln28" [Convolutie/source/Convolutie.c:30]   --->   Operation 228 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 229 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i64 %add_ln30_3, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:30]   --->   Operation 229 'add' 'add_ln30_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_29" [Convolutie/source/Convolutie.c:28]   --->   Operation 230 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 %p_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 231 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %or_ln32_2, void %VITIS_LOOP_34_5, void %for.inc42" [Convolutie/source/Convolutie.c:32]   --->   Operation 232 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i8 %input_r, i64 %add_ln30_1" [Convolutie/source/Convolutie.c:34]   --->   Operation 233 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [8/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 234 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.84>
ST_23 : Operation 235 [7/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 235 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.84>
ST_24 : Operation 236 [6/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 236 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.84>
ST_25 : Operation 237 [5/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 237 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 5.84>
ST_26 : Operation 238 [4/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 238 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.84>
ST_27 : Operation 239 [3/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 239 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.84>
ST_28 : Operation 240 [2/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 240 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.84>
ST_29 : Operation 241 [1/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 241 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 242 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 242 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>

State 30 <SV = 29> <Delay = 4.87>
ST_30 : Operation 243 [1/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 243 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_30 : Operation 244 [2/2] (2.55ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 244 'call' 'call_ln30' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 245 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%sum_2_6_loc_load = load i32 %sum_2_6_loc"   --->   Operation 246 'load' 'sum_2_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%sum_1_6_loc_load = load i32 %sum_1_6_loc"   --->   Operation 247 'load' 'sum_1_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%sum_0_6_loc_load = load i32 %sum_0_6_loc"   --->   Operation 248 'load' 'sum_0_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!or_ln32_2)> <Delay = 1.58>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%sum_2_9 = phi i32 %sum_2_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_2_5, void %for.inc45"   --->   Operation 250 'phi' 'sum_2_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%sum_1_9 = phi i32 %sum_1_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_1_5, void %for.inc45"   --->   Operation 251 'phi' 'sum_1_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%sum_0_9 = phi i32 %sum_0_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_0_5, void %for.inc45"   --->   Operation 252 'phi' 'sum_0_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (1.56ns)   --->   "%add_ln29_1 = add i2 %select_ln28, i2 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 253 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body13" [Convolutie/source/Convolutie.c:29]   --->   Operation 254 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 33 <SV = 16> <Delay = 3.52>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i63 %add_ln26" [Convolutie/source/Convolutie.c:26]   --->   Operation 255 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (3.52ns)   --->   "%add_ln26_1 = add i64 %zext_ln26_2, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:26]   --->   Operation 256 'add' 'add_ln26_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 5.84>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:42]   --->   Operation 257 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [8/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 258 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 18> <Delay = 5.84>
ST_35 : Operation 259 [7/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 259 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 19> <Delay = 5.84>
ST_36 : Operation 260 [6/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 260 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 20> <Delay = 5.84>
ST_37 : Operation 261 [5/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 261 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 21> <Delay = 5.84>
ST_38 : Operation 262 [4/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 262 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 22> <Delay = 5.84>
ST_39 : Operation 263 [3/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 263 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 23> <Delay = 5.84>
ST_40 : Operation 264 [2/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 264 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 24> <Delay = 5.84>
ST_41 : Operation 265 [1/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 265 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 25> <Delay = 4.58>
ST_42 : Operation 266 [2/2] (4.58ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %out_r_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 266 'call' 'call_ln26' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 26> <Delay = 0.00>
ST_43 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %out_r_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 267 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [Convolutie/source/Convolutie.c:26]   --->   Operation 268 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 44 <SV = 10> <Delay = 5.84>
ST_44 : Operation 269 [5/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 269 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 11> <Delay = 5.84>
ST_45 : Operation 270 [4/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 270 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 12> <Delay = 5.84>
ST_46 : Operation 271 [3/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 271 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 13> <Delay = 5.84>
ST_47 : Operation 272 [2/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 272 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 14> <Delay = 5.84>
ST_48 : Operation 273 [1/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 273 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [Convolutie/source/Convolutie.c:53]   --->   Operation 274 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.545ns
The critical path consists of the following:
	s_axi read operation ('channels_read') on port 'channels' [15]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln25_1', Convolutie/source/Convolutie.c:25) [54]  (2.552 ns)
	'select' operation 2 bit ('select_ln34', Convolutie/source/Convolutie.c:34) [67]  (0.000 ns)
	'select' operation 2 bit ('empty_24', Convolutie/source/Convolutie.c:34) [68]  (0.993 ns)

 <State 2>: 5.745ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_1', Convolutie/source/Convolutie.c:25) [60]  (5.745 ns)

 <State 3>: 5.745ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_1', Convolutie/source/Convolutie.c:25) [60]  (5.745 ns)

 <State 4>: 5.745ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_1', Convolutie/source/Convolutie.c:25) [60]  (5.745 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_2', Convolutie/source/Convolutie.c:25) [61]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_2', Convolutie/source/Convolutie.c:25) [61]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln25', Convolutie/source/Convolutie.c:25) [57]  (5.745 ns)

 <State 8>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln25', Convolutie/source/Convolutie.c:25) [57]  (5.745 ns)

 <State 9>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('output_r_addr', Convolutie/source/Convolutie.c:25) [63]  (0.000 ns)
	bus request operation ('empty_23', Convolutie/source/Convolutie.c:25) on port 'output_r' (Convolutie/source/Convolutie.c:25) [66]  (5.840 ns)

 <State 10>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten12_load', Convolutie/source/Convolutie.c:25) on local variable 'indvar_flatten12' [81]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25_3', Convolutie/source/Convolutie.c:25) [84]  (3.520 ns)
	'call' operation 0 bit ('call_ln0') to 'applyConvolution_Pipeline_1' [102]  (1.588 ns)

 <State 11>: 3.948ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln25_3', Convolutie/source/Convolutie.c:25) [98]  (3.948 ns)

 <State 12>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln26', Convolutie/source/Convolutie.c:26) [106]  (5.745 ns)

 <State 13>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln26', Convolutie/source/Convolutie.c:26) [106]  (5.745 ns)

 <State 14>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln26', Convolutie/source/Convolutie.c:26) [106]  (5.745 ns)

 <State 15>: 2.522ns
The critical path consists of the following:
	'phi' operation 3 bit ('ky', Convolutie/source/Convolutie.c:28) with incoming values : ('select_ln28_5', Convolutie/source/Convolutie.c:28) [112]  (0.000 ns)
	'add' operation 32 bit ('empty_26', Convolutie/source/Convolutie.c:28) [119]  (2.522 ns)

 <State 16>: 5.236ns
The critical path consists of the following:
	'phi' operation 3 bit ('kx', Convolutie/source/Convolutie.c:29) with incoming values : ('add_ln29', Convolutie/source/Convolutie.c:29) [117]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', Convolutie/source/Convolutie.c:29) [131]  (1.650 ns)
	'select' operation 2 bit ('select_ln28', Convolutie/source/Convolutie.c:28) [132]  (0.993 ns)
	'add' operation 34 bit ('tmp', Convolutie/source/Convolutie.c:29) [154]  (2.593 ns)

 <State 17>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('tmp1', Convolutie/source/Convolutie.c:29) [156]  (5.745 ns)

 <State 18>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('tmp1', Convolutie/source/Convolutie.c:29) [156]  (5.745 ns)

 <State 19>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('tmp1', Convolutie/source/Convolutie.c:29) [156]  (5.745 ns)

 <State 20>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln30', Convolutie/source/Convolutie.c:30) [157]  (3.520 ns)

 <State 21>: 5.307ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln30_3', Convolutie/source/Convolutie.c:30) [158]  (0.000 ns)
	'add' operation 64 bit ('add_ln30_1', Convolutie/source/Convolutie.c:30) [159]  (5.307 ns)

 <State 22>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('input_r_addr_1', Convolutie/source/Convolutie.c:34) [173]  (0.000 ns)
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 23>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 24>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 25>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 26>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 27>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 28>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 29>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_27', Convolutie/source/Convolutie.c:34) on port 'input_r' (Convolutie/source/Convolutie.c:34) [174]  (5.840 ns)

 <State 30>: 4.874ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load', Convolutie/source/Convolutie.c:36) on array 'kernel' [175]  (2.322 ns)
	'call' operation 0 bit ('call_ln30', Convolutie/source/Convolutie.c:30) to 'applyConvolution_Pipeline_VITIS_LOOP_34_5' [176]  (2.552 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 1.588ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_2_6_loc_load') on local variable 'sum_2_6_loc' [177]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum_2_9') with incoming values : ('sum_2_2_loc_load') ('sum_2_6_loc_load') [182]  (1.588 ns)
	'phi' operation 32 bit ('sum_2_9') with incoming values : ('sum_2_2_loc_load') ('sum_2_6_loc_load') [182]  (0.000 ns)

 <State 33>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln26_1', Convolutie/source/Convolutie.c:26) [190]  (3.520 ns)

 <State 34>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('input_r_addr', Convolutie/source/Convolutie.c:42) [191]  (0.000 ns)
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 35>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 36>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 37>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 38>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 39>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 40>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 41>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_30', Convolutie/source/Convolutie.c:42) on port 'input_r' (Convolutie/source/Convolutie.c:42) [192]  (5.840 ns)

 <State 42>: 4.590ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', Convolutie/source/Convolutie.c:26) to 'applyConvolution_Pipeline_VITIS_LOOP_42_6' [193]  (4.590 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', Convolutie/source/Convolutie.c:53) on port 'output_r' (Convolutie/source/Convolutie.c:53) [203]  (5.840 ns)

 <State 45>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', Convolutie/source/Convolutie.c:53) on port 'output_r' (Convolutie/source/Convolutie.c:53) [203]  (5.840 ns)

 <State 46>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', Convolutie/source/Convolutie.c:53) on port 'output_r' (Convolutie/source/Convolutie.c:53) [203]  (5.840 ns)

 <State 47>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', Convolutie/source/Convolutie.c:53) on port 'output_r' (Convolutie/source/Convolutie.c:53) [203]  (5.840 ns)

 <State 48>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_31', Convolutie/source/Convolutie.c:53) on port 'output_r' (Convolutie/source/Convolutie.c:53) [203]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
