// Seed: 1180103491
module module_0 (
    input tri1  id_0,
    input wire  id_1,
    input uwire id_2
);
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    inout uwire id_5,
    input wand id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output logic id_13,
    input wor id_14,
    input wand id_15,
    output tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    output logic id_19,
    input wire id_20
);
  assign id_7 = id_9 ^ 1 + "";
  wor id_22;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_22 = id_11 - id_6 ? ~id_2 ^ id_17 : id_17;
  assign id_5 = id_17;
  initial begin : LABEL_0
    id_13 = id_22 - -1;
    id_19 <= 1;
  end
endmodule
