ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 17, 2023 at 23:51:22 CST
ncverilog
	/home/YuChengWang/DIC/HW4/sim/testfixture.v
	/home/YuChengWang/DIC/HW4/src/ATCONV.v
	+incdir+/home/YuChengWang/DIC/HW4/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="ATCONV.fsdb"
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ATCONV.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 output is correct !
Layer 1 output is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

terminate at      27398 cycle
-----------------------------------------------------

Simulation complete via $finish(1) at time 1369900 NS + 0
../sim/testfixture.v:180       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 17, 2023 at 23:51:24 CST  (total: 00:00:02)
