

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_1'
================================================================
* Date:           Fri Sep 15 08:44:56 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19387|    19387|  64.559 us|  64.559 us|  19387|  19387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_ds0_1_Pipeline_l_j1_fu_156  |Linear_layer_ds0_1_Pipeline_l_j1  |      770|      770|   2.564 us|   2.564 us|    770|    770|       no|
        |grp_gemm_systolic_array_ds0_1_fu_178         |gemm_systolic_array_ds0_1         |    18613|    18613|  61.981 us|  61.981 us|  18613|  18613|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       65|   304|   116113|   157580|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      677|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       81|   304|   116134|   158263|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|    10|       13|       36|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     3|        4|       12|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |grp_Linear_layer_ds0_1_Pipeline_l_j1_fu_156  |Linear_layer_ds0_1_Pipeline_l_j1  |        0|    0|      23|      77|    0|
    |grp_gemm_systolic_array_ds0_1_fu_178         |gemm_systolic_array_ds0_1         |       65|  304|  116090|  157503|    0|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |Total                                        |                                  |       65|  304|  116113|  157580|    0|
    +---------------------------------------------+----------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inp_buf_data_U     |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_76_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_77_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_78_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_79_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_80_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_81_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_82_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_83_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_84_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_85_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_86_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_87_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_88_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_89_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_90_U  |Linear_layer_ds0_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |       16|  0|   0|    0| 12288|  128|    16|        98304|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds0_1_fu_178_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds0_1_fu_178_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|   6|           3|           3|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |inp_buf_data_76_address0  |  14|          3|   10|         30|
    |inp_buf_data_76_ce0       |  14|          3|    1|          3|
    |inp_buf_data_76_we0       |   9|          2|    1|          2|
    |inp_buf_data_77_address0  |  14|          3|   10|         30|
    |inp_buf_data_77_ce0       |  14|          3|    1|          3|
    |inp_buf_data_77_we0       |   9|          2|    1|          2|
    |inp_buf_data_78_address0  |  14|          3|   10|         30|
    |inp_buf_data_78_ce0       |  14|          3|    1|          3|
    |inp_buf_data_78_we0       |   9|          2|    1|          2|
    |inp_buf_data_79_address0  |  14|          3|   10|         30|
    |inp_buf_data_79_ce0       |  14|          3|    1|          3|
    |inp_buf_data_79_we0       |   9|          2|    1|          2|
    |inp_buf_data_80_address0  |  14|          3|   10|         30|
    |inp_buf_data_80_ce0       |  14|          3|    1|          3|
    |inp_buf_data_80_we0       |   9|          2|    1|          2|
    |inp_buf_data_81_address0  |  14|          3|   10|         30|
    |inp_buf_data_81_ce0       |  14|          3|    1|          3|
    |inp_buf_data_81_we0       |   9|          2|    1|          2|
    |inp_buf_data_82_address0  |  14|          3|   10|         30|
    |inp_buf_data_82_ce0       |  14|          3|    1|          3|
    |inp_buf_data_82_we0       |   9|          2|    1|          2|
    |inp_buf_data_83_address0  |  14|          3|   10|         30|
    |inp_buf_data_83_ce0       |  14|          3|    1|          3|
    |inp_buf_data_83_we0       |   9|          2|    1|          2|
    |inp_buf_data_84_address0  |  14|          3|   10|         30|
    |inp_buf_data_84_ce0       |  14|          3|    1|          3|
    |inp_buf_data_84_we0       |   9|          2|    1|          2|
    |inp_buf_data_85_address0  |  14|          3|   10|         30|
    |inp_buf_data_85_ce0       |  14|          3|    1|          3|
    |inp_buf_data_85_we0       |   9|          2|    1|          2|
    |inp_buf_data_86_address0  |  14|          3|   10|         30|
    |inp_buf_data_86_ce0       |  14|          3|    1|          3|
    |inp_buf_data_86_we0       |   9|          2|    1|          2|
    |inp_buf_data_87_address0  |  14|          3|   10|         30|
    |inp_buf_data_87_ce0       |  14|          3|    1|          3|
    |inp_buf_data_87_we0       |   9|          2|    1|          2|
    |inp_buf_data_88_address0  |  14|          3|   10|         30|
    |inp_buf_data_88_ce0       |  14|          3|    1|          3|
    |inp_buf_data_88_we0       |   9|          2|    1|          2|
    |inp_buf_data_89_address0  |  14|          3|   10|         30|
    |inp_buf_data_89_ce0       |  14|          3|    1|          3|
    |inp_buf_data_89_we0       |   9|          2|    1|          2|
    |inp_buf_data_90_address0  |  14|          3|   10|         30|
    |inp_buf_data_90_ce0       |  14|          3|    1|          3|
    |inp_buf_data_90_we0       |   9|          2|    1|          2|
    |inp_buf_data_address0     |  14|          3|   10|         30|
    |inp_buf_data_ce0          |  14|          3|    1|          3|
    |inp_buf_data_we0          |   9|          2|    1|          2|
    |outp_ds05_write           |   9|          2|    1|          2|
    |outp_sfa4_read            |   9|          2|    1|          2|
    |ps_id_blk_n               |   9|          2|    1|          2|
    |ps_id_c4_blk_n            |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 677|        146|  199|        578|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  5|   0|    5|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_1_fu_178_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_1_fu_178_ap_ready  |  1|   0|    1|          0|
    |grp_Linear_layer_ds0_1_Pipeline_l_j1_fu_156_ap_start_reg   |  1|   0|    1|          0|
    |grp_gemm_systolic_array_ds0_1_fu_178_ap_start_reg          |  1|   0|    1|          0|
    |ps_id_read_reg_243                                         |  5|   0|    5|          0|
    |shl_ln_reg_248                                             |  5|   0|    9|          4|
    |start_once_reg                                             |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 21|   0|   25|          4|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0.1|  return value|
|outp_sfa4_dout            |   in|  128|     ap_fifo|           outp_sfa4|       pointer|
|outp_sfa4_num_data_valid  |   in|    3|     ap_fifo|           outp_sfa4|       pointer|
|outp_sfa4_fifo_cap        |   in|    3|     ap_fifo|           outp_sfa4|       pointer|
|outp_sfa4_empty_n         |   in|    1|     ap_fifo|           outp_sfa4|       pointer|
|outp_sfa4_read            |  out|    1|     ap_fifo|           outp_sfa4|       pointer|
|outp_ds05_din             |  out|  512|     ap_fifo|           outp_ds05|       pointer|
|outp_ds05_num_data_valid  |   in|    3|     ap_fifo|           outp_ds05|       pointer|
|outp_ds05_fifo_cap        |   in|    3|     ap_fifo|           outp_ds05|       pointer|
|outp_ds05_full_n          |   in|    1|     ap_fifo|           outp_ds05|       pointer|
|outp_ds05_write           |  out|    1|     ap_fifo|           outp_ds05|       pointer|
|ps_id_dout                |   in|    5|     ap_fifo|               ps_id|       pointer|
|ps_id_num_data_valid      |   in|    2|     ap_fifo|               ps_id|       pointer|
|ps_id_fifo_cap            |   in|    2|     ap_fifo|               ps_id|       pointer|
|ps_id_empty_n             |   in|    1|     ap_fifo|               ps_id|       pointer|
|ps_id_read                |  out|    1|     ap_fifo|               ps_id|       pointer|
|ps_id_c4_din              |  out|    5|     ap_fifo|            ps_id_c4|       pointer|
|ps_id_c4_num_data_valid   |   in|    3|     ap_fifo|            ps_id_c4|       pointer|
|ps_id_c4_fifo_cap         |   in|    3|     ap_fifo|            ps_id_c4|       pointer|
|ps_id_c4_full_n           |   in|    1|     ap_fifo|            ps_id_c4|       pointer|
|ps_id_c4_write            |  out|    1|     ap_fifo|            ps_id_c4|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

