Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-12-12 03:56:55	257	257.163	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939273	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attiny1634opti:bootUART=UART1,LTO=disable,clock=12external,eesave=disable,bod=2v7,neopixelport=portb,millis=enabled	1.6.7	400	9	0	false	0	0		0	
2019-12-12 03:57:03	257	257.163	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939273	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attiny1634opti:bootUART=UART1,LTO=disable,clock=12external,eesave=disable,bod=2v7,neopixelport=portb,millis=enabled	1.6.9	400	9	0	false	0	0		0	
2019-12-12 03:57:11	257	257.163	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939273	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attiny1634opti:bootUART=UART1,LTO=disable,clock=12external,eesave=disable,bod=2v7,neopixelport=portb,millis=enabled	1.6.13	400	9	0	false	0	0		0	
2019-12-12 03:57:17	257	257.163	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939273	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attiny1634opti:bootUART=UART1,LTO=disable,clock=12external,eesave=disable,bod=2v7,neopixelport=portb,millis=enabled	1.8.6	400	9	0	false	0	0		0	
2019-12-12 03:57:25	257	257.163	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939273	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attiny1634opti:bootUART=UART1,LTO=disable,clock=12external,eesave=disable,bod=2v7,neopixelport=portb,millis=enabled	1.8.10	400	9	0	false	0	0		0	
