Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 17 13:13:40 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | U_TRANSMITTER/U_BAUD_2_PULSE/E[0]        | U_TRANSMITTER/U_FSM/Q_reg[0]_0[0]                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | U_TRANSMITTER/U_BAUD_2_PULSE/Q_reg[3][0] | U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0 |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | U_TRANSMITTER/U_BAUD_PULSE/E[0]          | U_TRANSMITTER/U_FSM/Q_reg[0][0]                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                          | U_RESET_DEBOUNCE/debounced_reset                 |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG | U_TEST/byte_addr_enable                  | U_TEST/byte_addr[4]_i_1_n_0                      |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG |                                          |                                                  |                6 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                          | U_TRANSMITTER/U_FSM/q_reg[9][0]                  |                5 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                          | U_TRANSMITTER/U_FSM/SR[0]                        |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | U_TEST/wait_count_enable                 | U_TEST/byte_addr[4]_i_1_n_0                      |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                          | U_RESET_DEBOUNCE/count_reg[26]_i_1_n_0           |                6 |             27 |
+----------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+


