Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sample_wrapper_behav xil_defaultlib.sample_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.sample_half_adder_0_0
Compiling module xil_defaultlib.sample_half_adder_0_1
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.sample_util_vector_logic_0_0
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.sample_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot sample_wrapper_behav
