#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f5fc468500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f5fc4ae890_0 .net "PC", 31 0, v000001f5fc4a8a40_0;  1 drivers
v000001f5fc4acf90_0 .var "clk", 0 0;
v000001f5fc4ade90_0 .net "clkout", 0 0, L_000001f5fc503060;  1 drivers
v000001f5fc4adfd0_0 .net "cycles_consumed", 31 0, v000001f5fc4adb70_0;  1 drivers
v000001f5fc4aecf0_0 .var "rst", 0 0;
S_000001f5fc413560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f5fc468500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f5fc482680 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5fc4826b8 .param/l "add" 0 4 5, C4<100000>;
P_000001f5fc4826f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5fc482728 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5fc482760 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5fc482798 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5fc4827d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5fc482808 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5fc482840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5fc482878 .param/l "j" 0 4 12, C4<000010>;
P_000001f5fc4828b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5fc4828e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5fc482920 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5fc482958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5fc482990 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5fc4829c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5fc482a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5fc482a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5fc482a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5fc482aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5fc482ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5fc482b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5fc482b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5fc482b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5fc482bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5fc482bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f5fc502ea0 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc503220 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc502b90 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc503140 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc502ff0 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc5028f0 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc502b20 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc503290 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc503060 .functor OR 1, v000001f5fc4acf90_0, v000001f5fc473120_0, C4<0>, C4<0>;
L_000001f5fc5029d0 .functor OR 1, L_000001f5fc550b30, L_000001f5fc551350, C4<0>, C4<0>;
L_000001f5fc503300 .functor AND 1, L_000001f5fc5501d0, L_000001f5fc550e50, C4<1>, C4<1>;
L_000001f5fc502f10 .functor NOT 1, v000001f5fc4aecf0_0, C4<0>, C4<0>, C4<0>;
L_000001f5fc502c70 .functor OR 1, L_000001f5fc551670, L_000001f5fc54feb0, C4<0>, C4<0>;
L_000001f5fc502c00 .functor OR 1, L_000001f5fc502c70, L_000001f5fc5504f0, C4<0>, C4<0>;
L_000001f5fc502a40 .functor OR 1, L_000001f5fc54fb90, L_000001f5fc563190, C4<0>, C4<0>;
L_000001f5fc5035a0 .functor AND 1, L_000001f5fc54faf0, L_000001f5fc502a40, C4<1>, C4<1>;
L_000001f5fc502f80 .functor OR 1, L_000001f5fc562010, L_000001f5fc561b10, C4<0>, C4<0>;
L_000001f5fc502ce0 .functor AND 1, L_000001f5fc561c50, L_000001f5fc502f80, C4<1>, C4<1>;
L_000001f5fc5030d0 .functor NOT 1, L_000001f5fc503060, C4<0>, C4<0>, C4<0>;
v000001f5fc4a8680_0 .net "ALUOp", 3 0, v000001f5fc4722c0_0;  1 drivers
v000001f5fc4a8720_0 .net "ALUResult", 31 0, v000001f5fc4a7aa0_0;  1 drivers
v000001f5fc4a87c0_0 .net "ALUSrc", 0 0, v000001f5fc471b40_0;  1 drivers
v000001f5fc4a8ed0_0 .net "ALUin2", 31 0, L_000001f5fc562d30;  1 drivers
v000001f5fc4a9f10_0 .net "MemReadEn", 0 0, v000001f5fc4731c0_0;  1 drivers
v000001f5fc4a9a10_0 .net "MemWriteEn", 0 0, v000001f5fc472a40_0;  1 drivers
v000001f5fc4a9e70_0 .net "MemtoReg", 0 0, v000001f5fc4733a0_0;  1 drivers
v000001f5fc4a9290_0 .net "PC", 31 0, v000001f5fc4a8a40_0;  alias, 1 drivers
v000001f5fc4a9010_0 .net "PCPlus1", 31 0, L_000001f5fc550810;  1 drivers
v000001f5fc4a9ab0_0 .net "PCsrc", 0 0, v000001f5fc4a7500_0;  1 drivers
v000001f5fc4a95b0_0 .net "RegDst", 0 0, v000001f5fc4718c0_0;  1 drivers
v000001f5fc4a9dd0_0 .net "RegWriteEn", 0 0, v000001f5fc472360_0;  1 drivers
v000001f5fc4a9470_0 .net "WriteRegister", 4 0, L_000001f5fc5503b0;  1 drivers
v000001f5fc4aa4b0_0 .net *"_ivl_0", 0 0, L_000001f5fc502ea0;  1 drivers
L_000001f5fc5037b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aad70_0 .net/2u *"_ivl_10", 4 0, L_000001f5fc5037b0;  1 drivers
L_000001f5fc503ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a96f0_0 .net *"_ivl_101", 15 0, L_000001f5fc503ba0;  1 drivers
v000001f5fc4aa050_0 .net *"_ivl_102", 31 0, L_000001f5fc550590;  1 drivers
L_000001f5fc503be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9c90_0 .net *"_ivl_105", 25 0, L_000001f5fc503be8;  1 drivers
L_000001f5fc503c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9330_0 .net/2u *"_ivl_106", 31 0, L_000001f5fc503c30;  1 drivers
v000001f5fc4aa550_0 .net *"_ivl_108", 0 0, L_000001f5fc5501d0;  1 drivers
L_000001f5fc503c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aa0f0_0 .net/2u *"_ivl_110", 5 0, L_000001f5fc503c78;  1 drivers
v000001f5fc4a9970_0 .net *"_ivl_112", 0 0, L_000001f5fc550e50;  1 drivers
v000001f5fc4a93d0_0 .net *"_ivl_115", 0 0, L_000001f5fc503300;  1 drivers
v000001f5fc4aa9b0_0 .net *"_ivl_116", 47 0, L_000001f5fc550130;  1 drivers
L_000001f5fc503cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aa190_0 .net *"_ivl_119", 15 0, L_000001f5fc503cc0;  1 drivers
L_000001f5fc5037f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aa370_0 .net/2u *"_ivl_12", 5 0, L_000001f5fc5037f8;  1 drivers
v000001f5fc4aa5f0_0 .net *"_ivl_120", 47 0, L_000001f5fc550ef0;  1 drivers
L_000001f5fc503d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aaa50_0 .net *"_ivl_123", 15 0, L_000001f5fc503d08;  1 drivers
v000001f5fc4aa690_0 .net *"_ivl_125", 0 0, L_000001f5fc550950;  1 drivers
v000001f5fc4a9650_0 .net *"_ivl_126", 31 0, L_000001f5fc550270;  1 drivers
v000001f5fc4a9b50_0 .net *"_ivl_128", 47 0, L_000001f5fc550f90;  1 drivers
v000001f5fc4aa870_0 .net *"_ivl_130", 47 0, L_000001f5fc550a90;  1 drivers
v000001f5fc4aaaf0_0 .net *"_ivl_132", 47 0, L_000001f5fc54fff0;  1 drivers
v000001f5fc4a9790_0 .net *"_ivl_134", 47 0, L_000001f5fc5509f0;  1 drivers
v000001f5fc4aacd0_0 .net *"_ivl_14", 0 0, L_000001f5fc4ad7b0;  1 drivers
v000001f5fc4aa230_0 .net *"_ivl_140", 0 0, L_000001f5fc502f10;  1 drivers
L_000001f5fc503d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a91f0_0 .net/2u *"_ivl_142", 31 0, L_000001f5fc503d98;  1 drivers
L_000001f5fc503e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aa910_0 .net/2u *"_ivl_146", 5 0, L_000001f5fc503e70;  1 drivers
v000001f5fc4a90b0_0 .net *"_ivl_148", 0 0, L_000001f5fc551670;  1 drivers
L_000001f5fc503eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9510_0 .net/2u *"_ivl_150", 5 0, L_000001f5fc503eb8;  1 drivers
v000001f5fc4aa730_0 .net *"_ivl_152", 0 0, L_000001f5fc54feb0;  1 drivers
v000001f5fc4a9830_0 .net *"_ivl_155", 0 0, L_000001f5fc502c70;  1 drivers
L_000001f5fc503f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aab90_0 .net/2u *"_ivl_156", 5 0, L_000001f5fc503f00;  1 drivers
v000001f5fc4a98d0_0 .net *"_ivl_158", 0 0, L_000001f5fc5504f0;  1 drivers
L_000001f5fc503840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9bf0_0 .net/2u *"_ivl_16", 4 0, L_000001f5fc503840;  1 drivers
v000001f5fc4a9d30_0 .net *"_ivl_161", 0 0, L_000001f5fc502c00;  1 drivers
L_000001f5fc503f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9fb0_0 .net/2u *"_ivl_162", 15 0, L_000001f5fc503f48;  1 drivers
v000001f5fc4aac30_0 .net *"_ivl_164", 31 0, L_000001f5fc550630;  1 drivers
v000001f5fc4aa7d0_0 .net *"_ivl_167", 0 0, L_000001f5fc54f7d0;  1 drivers
v000001f5fc4a8f70_0 .net *"_ivl_168", 15 0, L_000001f5fc54f870;  1 drivers
v000001f5fc4aa2d0_0 .net *"_ivl_170", 31 0, L_000001f5fc54f910;  1 drivers
v000001f5fc4aa410_0 .net *"_ivl_174", 31 0, L_000001f5fc54fa50;  1 drivers
L_000001f5fc503f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a9150_0 .net *"_ivl_177", 25 0, L_000001f5fc503f90;  1 drivers
L_000001f5fc503fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab980_0 .net/2u *"_ivl_178", 31 0, L_000001f5fc503fd8;  1 drivers
v000001f5fc4abca0_0 .net *"_ivl_180", 0 0, L_000001f5fc54faf0;  1 drivers
L_000001f5fc504020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac380_0 .net/2u *"_ivl_182", 5 0, L_000001f5fc504020;  1 drivers
v000001f5fc4ab3e0_0 .net *"_ivl_184", 0 0, L_000001f5fc54fb90;  1 drivers
L_000001f5fc504068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab0c0_0 .net/2u *"_ivl_186", 5 0, L_000001f5fc504068;  1 drivers
v000001f5fc4ac7e0_0 .net *"_ivl_188", 0 0, L_000001f5fc563190;  1 drivers
v000001f5fc4ab340_0 .net *"_ivl_19", 4 0, L_000001f5fc4ae250;  1 drivers
v000001f5fc4ab480_0 .net *"_ivl_191", 0 0, L_000001f5fc502a40;  1 drivers
v000001f5fc4ab7a0_0 .net *"_ivl_193", 0 0, L_000001f5fc5035a0;  1 drivers
L_000001f5fc5040b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab700_0 .net/2u *"_ivl_194", 5 0, L_000001f5fc5040b0;  1 drivers
v000001f5fc4ac420_0 .net *"_ivl_196", 0 0, L_000001f5fc563230;  1 drivers
L_000001f5fc5040f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac9c0_0 .net/2u *"_ivl_198", 31 0, L_000001f5fc5040f8;  1 drivers
L_000001f5fc503768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4abb60_0 .net/2u *"_ivl_2", 5 0, L_000001f5fc503768;  1 drivers
v000001f5fc4aba20_0 .net *"_ivl_20", 4 0, L_000001f5fc4ad030;  1 drivers
v000001f5fc4ab520_0 .net *"_ivl_200", 31 0, L_000001f5fc561d90;  1 drivers
v000001f5fc4abc00_0 .net *"_ivl_204", 31 0, L_000001f5fc562c90;  1 drivers
L_000001f5fc504140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac4c0_0 .net *"_ivl_207", 25 0, L_000001f5fc504140;  1 drivers
L_000001f5fc504188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac880_0 .net/2u *"_ivl_208", 31 0, L_000001f5fc504188;  1 drivers
v000001f5fc4ac920_0 .net *"_ivl_210", 0 0, L_000001f5fc561c50;  1 drivers
L_000001f5fc5041d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4abe80_0 .net/2u *"_ivl_212", 5 0, L_000001f5fc5041d0;  1 drivers
v000001f5fc4ac560_0 .net *"_ivl_214", 0 0, L_000001f5fc562010;  1 drivers
L_000001f5fc504218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac2e0_0 .net/2u *"_ivl_216", 5 0, L_000001f5fc504218;  1 drivers
v000001f5fc4aca60_0 .net *"_ivl_218", 0 0, L_000001f5fc561b10;  1 drivers
v000001f5fc4acba0_0 .net *"_ivl_221", 0 0, L_000001f5fc502f80;  1 drivers
v000001f5fc4acb00_0 .net *"_ivl_223", 0 0, L_000001f5fc502ce0;  1 drivers
L_000001f5fc504260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab5c0_0 .net/2u *"_ivl_224", 5 0, L_000001f5fc504260;  1 drivers
v000001f5fc4acc40_0 .net *"_ivl_226", 0 0, L_000001f5fc561f70;  1 drivers
v000001f5fc4acce0_0 .net *"_ivl_228", 31 0, L_000001f5fc562b50;  1 drivers
v000001f5fc4acd80_0 .net *"_ivl_24", 0 0, L_000001f5fc502b90;  1 drivers
L_000001f5fc503888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac600_0 .net/2u *"_ivl_26", 4 0, L_000001f5fc503888;  1 drivers
v000001f5fc4ac060_0 .net *"_ivl_29", 4 0, L_000001f5fc4ad170;  1 drivers
v000001f5fc4ac6a0_0 .net *"_ivl_32", 0 0, L_000001f5fc503140;  1 drivers
L_000001f5fc5038d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab8e0_0 .net/2u *"_ivl_34", 4 0, L_000001f5fc5038d0;  1 drivers
v000001f5fc4ac740_0 .net *"_ivl_37", 4 0, L_000001f5fc4ad2b0;  1 drivers
v000001f5fc4ab160_0 .net *"_ivl_40", 0 0, L_000001f5fc502ff0;  1 drivers
L_000001f5fc503918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4abf20_0 .net/2u *"_ivl_42", 15 0, L_000001f5fc503918;  1 drivers
v000001f5fc4aaee0_0 .net *"_ivl_45", 15 0, L_000001f5fc5508b0;  1 drivers
v000001f5fc4ab200_0 .net *"_ivl_48", 0 0, L_000001f5fc5028f0;  1 drivers
v000001f5fc4ab660_0 .net *"_ivl_5", 5 0, L_000001f5fc4ae110;  1 drivers
L_000001f5fc503960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aaf80_0 .net/2u *"_ivl_50", 36 0, L_000001f5fc503960;  1 drivers
L_000001f5fc5039a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ab2a0_0 .net/2u *"_ivl_52", 31 0, L_000001f5fc5039a8;  1 drivers
v000001f5fc4ab020_0 .net *"_ivl_55", 4 0, L_000001f5fc54fcd0;  1 drivers
v000001f5fc4ab840_0 .net *"_ivl_56", 36 0, L_000001f5fc550090;  1 drivers
v000001f5fc4abac0_0 .net *"_ivl_58", 36 0, L_000001f5fc5506d0;  1 drivers
v000001f5fc4abd40_0 .net *"_ivl_62", 0 0, L_000001f5fc502b20;  1 drivers
L_000001f5fc5039f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4abde0_0 .net/2u *"_ivl_64", 5 0, L_000001f5fc5039f0;  1 drivers
v000001f5fc4abfc0_0 .net *"_ivl_67", 5 0, L_000001f5fc550db0;  1 drivers
v000001f5fc4ac100_0 .net *"_ivl_70", 0 0, L_000001f5fc503290;  1 drivers
L_000001f5fc503a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac1a0_0 .net/2u *"_ivl_72", 57 0, L_000001f5fc503a38;  1 drivers
L_000001f5fc503a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ac240_0 .net/2u *"_ivl_74", 31 0, L_000001f5fc503a80;  1 drivers
v000001f5fc4ada30_0 .net *"_ivl_77", 25 0, L_000001f5fc5512b0;  1 drivers
v000001f5fc4ad850_0 .net *"_ivl_78", 57 0, L_000001f5fc551210;  1 drivers
v000001f5fc4ad530_0 .net *"_ivl_8", 0 0, L_000001f5fc503220;  1 drivers
v000001f5fc4ad8f0_0 .net *"_ivl_80", 57 0, L_000001f5fc54ff50;  1 drivers
L_000001f5fc503ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ae930_0 .net/2u *"_ivl_84", 31 0, L_000001f5fc503ac8;  1 drivers
L_000001f5fc503b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5fc4aeb10_0 .net/2u *"_ivl_88", 5 0, L_000001f5fc503b10;  1 drivers
v000001f5fc4ad0d0_0 .net *"_ivl_90", 0 0, L_000001f5fc550b30;  1 drivers
L_000001f5fc503b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5fc4ad990_0 .net/2u *"_ivl_92", 5 0, L_000001f5fc503b58;  1 drivers
v000001f5fc4ad350_0 .net *"_ivl_94", 0 0, L_000001f5fc551350;  1 drivers
v000001f5fc4ad3f0_0 .net *"_ivl_97", 0 0, L_000001f5fc5029d0;  1 drivers
v000001f5fc4aed90_0 .net *"_ivl_98", 47 0, L_000001f5fc551030;  1 drivers
v000001f5fc4ad710_0 .net "adderResult", 31 0, L_000001f5fc550bd0;  1 drivers
v000001f5fc4ae430_0 .net "address", 31 0, L_000001f5fc550c70;  1 drivers
v000001f5fc4ae610_0 .net "clk", 0 0, L_000001f5fc503060;  alias, 1 drivers
v000001f5fc4adb70_0 .var "cycles_consumed", 31 0;
v000001f5fc4adad0_0 .net "extImm", 31 0, L_000001f5fc54f9b0;  1 drivers
v000001f5fc4ad490_0 .net "funct", 5 0, L_000001f5fc551170;  1 drivers
v000001f5fc4adc10_0 .net "hlt", 0 0, v000001f5fc473120_0;  1 drivers
v000001f5fc4adcb0_0 .net "imm", 15 0, L_000001f5fc54fd70;  1 drivers
v000001f5fc4add50_0 .net "immediate", 31 0, L_000001f5fc561ed0;  1 drivers
v000001f5fc4ae2f0_0 .net "input_clk", 0 0, v000001f5fc4acf90_0;  1 drivers
v000001f5fc4ae070_0 .net "instruction", 31 0, L_000001f5fc5510d0;  1 drivers
v000001f5fc4addf0_0 .net "memoryReadData", 31 0, v000001f5fc4a84a0_0;  1 drivers
v000001f5fc4ae390_0 .net "nextPC", 31 0, L_000001f5fc5513f0;  1 drivers
v000001f5fc4ae9d0_0 .net "opcode", 5 0, L_000001f5fc4ae1b0;  1 drivers
v000001f5fc4aebb0_0 .net "rd", 4 0, L_000001f5fc4ae6b0;  1 drivers
v000001f5fc4ad5d0_0 .net "readData1", 31 0, L_000001f5fc502ab0;  1 drivers
v000001f5fc4aea70_0 .net "readData1_w", 31 0, L_000001f5fc562150;  1 drivers
v000001f5fc4ae4d0_0 .net "readData2", 31 0, L_000001f5fc503610;  1 drivers
v000001f5fc4aec50_0 .net "rs", 4 0, L_000001f5fc4ad210;  1 drivers
v000001f5fc4ae570_0 .net "rst", 0 0, v000001f5fc4aecf0_0;  1 drivers
v000001f5fc4ad670_0 .net "rt", 4 0, L_000001f5fc54fc30;  1 drivers
v000001f5fc4adf30_0 .net "shamt", 31 0, L_000001f5fc550310;  1 drivers
v000001f5fc4ae750_0 .net "wire_instruction", 31 0, L_000001f5fc5033e0;  1 drivers
v000001f5fc4acef0_0 .net "writeData", 31 0, L_000001f5fc561a70;  1 drivers
v000001f5fc4ae7f0_0 .net "zero", 0 0, L_000001f5fc562e70;  1 drivers
L_000001f5fc4ae110 .part L_000001f5fc5510d0, 26, 6;
L_000001f5fc4ae1b0 .functor MUXZ 6, L_000001f5fc4ae110, L_000001f5fc503768, L_000001f5fc502ea0, C4<>;
L_000001f5fc4ad7b0 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc5037f8;
L_000001f5fc4ae250 .part L_000001f5fc5510d0, 11, 5;
L_000001f5fc4ad030 .functor MUXZ 5, L_000001f5fc4ae250, L_000001f5fc503840, L_000001f5fc4ad7b0, C4<>;
L_000001f5fc4ae6b0 .functor MUXZ 5, L_000001f5fc4ad030, L_000001f5fc5037b0, L_000001f5fc503220, C4<>;
L_000001f5fc4ad170 .part L_000001f5fc5510d0, 21, 5;
L_000001f5fc4ad210 .functor MUXZ 5, L_000001f5fc4ad170, L_000001f5fc503888, L_000001f5fc502b90, C4<>;
L_000001f5fc4ad2b0 .part L_000001f5fc5510d0, 16, 5;
L_000001f5fc54fc30 .functor MUXZ 5, L_000001f5fc4ad2b0, L_000001f5fc5038d0, L_000001f5fc503140, C4<>;
L_000001f5fc5508b0 .part L_000001f5fc5510d0, 0, 16;
L_000001f5fc54fd70 .functor MUXZ 16, L_000001f5fc5508b0, L_000001f5fc503918, L_000001f5fc502ff0, C4<>;
L_000001f5fc54fcd0 .part L_000001f5fc5510d0, 6, 5;
L_000001f5fc550090 .concat [ 5 32 0 0], L_000001f5fc54fcd0, L_000001f5fc5039a8;
L_000001f5fc5506d0 .functor MUXZ 37, L_000001f5fc550090, L_000001f5fc503960, L_000001f5fc5028f0, C4<>;
L_000001f5fc550310 .part L_000001f5fc5506d0, 0, 32;
L_000001f5fc550db0 .part L_000001f5fc5510d0, 0, 6;
L_000001f5fc551170 .functor MUXZ 6, L_000001f5fc550db0, L_000001f5fc5039f0, L_000001f5fc502b20, C4<>;
L_000001f5fc5512b0 .part L_000001f5fc5510d0, 0, 26;
L_000001f5fc551210 .concat [ 26 32 0 0], L_000001f5fc5512b0, L_000001f5fc503a80;
L_000001f5fc54ff50 .functor MUXZ 58, L_000001f5fc551210, L_000001f5fc503a38, L_000001f5fc503290, C4<>;
L_000001f5fc550c70 .part L_000001f5fc54ff50, 0, 32;
L_000001f5fc550810 .arith/sum 32, v000001f5fc4a8a40_0, L_000001f5fc503ac8;
L_000001f5fc550b30 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc503b10;
L_000001f5fc551350 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc503b58;
L_000001f5fc551030 .concat [ 32 16 0 0], L_000001f5fc550c70, L_000001f5fc503ba0;
L_000001f5fc550590 .concat [ 6 26 0 0], L_000001f5fc4ae1b0, L_000001f5fc503be8;
L_000001f5fc5501d0 .cmp/eq 32, L_000001f5fc550590, L_000001f5fc503c30;
L_000001f5fc550e50 .cmp/eq 6, L_000001f5fc551170, L_000001f5fc503c78;
L_000001f5fc550130 .concat [ 32 16 0 0], L_000001f5fc502ab0, L_000001f5fc503cc0;
L_000001f5fc550ef0 .concat [ 32 16 0 0], v000001f5fc4a8a40_0, L_000001f5fc503d08;
L_000001f5fc550950 .part L_000001f5fc54fd70, 15, 1;
LS_000001f5fc550270_0_0 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_4 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_8 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_12 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_16 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_20 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_24 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_0_28 .concat [ 1 1 1 1], L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950, L_000001f5fc550950;
LS_000001f5fc550270_1_0 .concat [ 4 4 4 4], LS_000001f5fc550270_0_0, LS_000001f5fc550270_0_4, LS_000001f5fc550270_0_8, LS_000001f5fc550270_0_12;
LS_000001f5fc550270_1_4 .concat [ 4 4 4 4], LS_000001f5fc550270_0_16, LS_000001f5fc550270_0_20, LS_000001f5fc550270_0_24, LS_000001f5fc550270_0_28;
L_000001f5fc550270 .concat [ 16 16 0 0], LS_000001f5fc550270_1_0, LS_000001f5fc550270_1_4;
L_000001f5fc550f90 .concat [ 16 32 0 0], L_000001f5fc54fd70, L_000001f5fc550270;
L_000001f5fc550a90 .arith/sum 48, L_000001f5fc550ef0, L_000001f5fc550f90;
L_000001f5fc54fff0 .functor MUXZ 48, L_000001f5fc550a90, L_000001f5fc550130, L_000001f5fc503300, C4<>;
L_000001f5fc5509f0 .functor MUXZ 48, L_000001f5fc54fff0, L_000001f5fc551030, L_000001f5fc5029d0, C4<>;
L_000001f5fc550bd0 .part L_000001f5fc5509f0, 0, 32;
L_000001f5fc5513f0 .functor MUXZ 32, L_000001f5fc550810, L_000001f5fc550bd0, v000001f5fc4a7500_0, C4<>;
L_000001f5fc5510d0 .functor MUXZ 32, L_000001f5fc5033e0, L_000001f5fc503d98, L_000001f5fc502f10, C4<>;
L_000001f5fc551670 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc503e70;
L_000001f5fc54feb0 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc503eb8;
L_000001f5fc5504f0 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc503f00;
L_000001f5fc550630 .concat [ 16 16 0 0], L_000001f5fc54fd70, L_000001f5fc503f48;
L_000001f5fc54f7d0 .part L_000001f5fc54fd70, 15, 1;
LS_000001f5fc54f870_0_0 .concat [ 1 1 1 1], L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0;
LS_000001f5fc54f870_0_4 .concat [ 1 1 1 1], L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0;
LS_000001f5fc54f870_0_8 .concat [ 1 1 1 1], L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0;
LS_000001f5fc54f870_0_12 .concat [ 1 1 1 1], L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0, L_000001f5fc54f7d0;
L_000001f5fc54f870 .concat [ 4 4 4 4], LS_000001f5fc54f870_0_0, LS_000001f5fc54f870_0_4, LS_000001f5fc54f870_0_8, LS_000001f5fc54f870_0_12;
L_000001f5fc54f910 .concat [ 16 16 0 0], L_000001f5fc54fd70, L_000001f5fc54f870;
L_000001f5fc54f9b0 .functor MUXZ 32, L_000001f5fc54f910, L_000001f5fc550630, L_000001f5fc502c00, C4<>;
L_000001f5fc54fa50 .concat [ 6 26 0 0], L_000001f5fc4ae1b0, L_000001f5fc503f90;
L_000001f5fc54faf0 .cmp/eq 32, L_000001f5fc54fa50, L_000001f5fc503fd8;
L_000001f5fc54fb90 .cmp/eq 6, L_000001f5fc551170, L_000001f5fc504020;
L_000001f5fc563190 .cmp/eq 6, L_000001f5fc551170, L_000001f5fc504068;
L_000001f5fc563230 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc5040b0;
L_000001f5fc561d90 .functor MUXZ 32, L_000001f5fc54f9b0, L_000001f5fc5040f8, L_000001f5fc563230, C4<>;
L_000001f5fc561ed0 .functor MUXZ 32, L_000001f5fc561d90, L_000001f5fc550310, L_000001f5fc5035a0, C4<>;
L_000001f5fc562c90 .concat [ 6 26 0 0], L_000001f5fc4ae1b0, L_000001f5fc504140;
L_000001f5fc561c50 .cmp/eq 32, L_000001f5fc562c90, L_000001f5fc504188;
L_000001f5fc562010 .cmp/eq 6, L_000001f5fc551170, L_000001f5fc5041d0;
L_000001f5fc561b10 .cmp/eq 6, L_000001f5fc551170, L_000001f5fc504218;
L_000001f5fc561f70 .cmp/eq 6, L_000001f5fc4ae1b0, L_000001f5fc504260;
L_000001f5fc562b50 .functor MUXZ 32, L_000001f5fc502ab0, v000001f5fc4a8a40_0, L_000001f5fc561f70, C4<>;
L_000001f5fc562150 .functor MUXZ 32, L_000001f5fc562b50, L_000001f5fc503610, L_000001f5fc502ce0, C4<>;
S_000001f5fc4136f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5fc47c230 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f5fc503370 .functor NOT 1, v000001f5fc471b40_0, C4<0>, C4<0>, C4<0>;
v000001f5fc4720e0_0 .net *"_ivl_0", 0 0, L_000001f5fc503370;  1 drivers
v000001f5fc4727c0_0 .net "in1", 31 0, L_000001f5fc503610;  alias, 1 drivers
v000001f5fc471960_0 .net "in2", 31 0, L_000001f5fc561ed0;  alias, 1 drivers
v000001f5fc473300_0 .net "out", 31 0, L_000001f5fc562d30;  alias, 1 drivers
v000001f5fc472220_0 .net "s", 0 0, v000001f5fc471b40_0;  alias, 1 drivers
L_000001f5fc562d30 .functor MUXZ 32, L_000001f5fc561ed0, L_000001f5fc503610, L_000001f5fc503370, C4<>;
S_000001f5fc4c69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f5fc500090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5fc5000c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f5fc500100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5fc500138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5fc500170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5fc5001a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5fc5001e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5fc500218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5fc500250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5fc500288 .param/l "j" 0 4 12, C4<000010>;
P_000001f5fc5002c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5fc5002f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5fc500330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5fc500368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5fc5003a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5fc5003d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5fc500410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5fc500448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5fc500480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5fc5004b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5fc5004f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5fc500528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5fc500560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5fc500598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5fc5005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5fc500608 .param/l "xori" 0 4 8, C4<001110>;
v000001f5fc4722c0_0 .var "ALUOp", 3 0;
v000001f5fc471b40_0 .var "ALUSrc", 0 0;
v000001f5fc4731c0_0 .var "MemReadEn", 0 0;
v000001f5fc472a40_0 .var "MemWriteEn", 0 0;
v000001f5fc4733a0_0 .var "MemtoReg", 0 0;
v000001f5fc4718c0_0 .var "RegDst", 0 0;
v000001f5fc472360_0 .var "RegWriteEn", 0 0;
v000001f5fc472540_0 .net "funct", 5 0, L_000001f5fc551170;  alias, 1 drivers
v000001f5fc473120_0 .var "hlt", 0 0;
v000001f5fc4725e0_0 .net "opcode", 5 0, L_000001f5fc4ae1b0;  alias, 1 drivers
v000001f5fc471c80_0 .net "rst", 0 0, v000001f5fc4aecf0_0;  alias, 1 drivers
E_000001f5fc47b770 .event anyedge, v000001f5fc471c80_0, v000001f5fc4725e0_0, v000001f5fc472540_0;
S_000001f5fc4a6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f5fc47c5f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f5fc5033e0 .functor BUFZ 32, L_000001f5fc550770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5fc472ae0_0 .net "Data_Out", 31 0, L_000001f5fc5033e0;  alias, 1 drivers
v000001f5fc472720 .array "InstMem", 0 1023, 31 0;
v000001f5fc472680_0 .net *"_ivl_0", 31 0, L_000001f5fc550770;  1 drivers
v000001f5fc472860_0 .net *"_ivl_3", 9 0, L_000001f5fc550d10;  1 drivers
v000001f5fc472e00_0 .net *"_ivl_4", 11 0, L_000001f5fc551490;  1 drivers
L_000001f5fc503d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5fc4729a0_0 .net *"_ivl_7", 1 0, L_000001f5fc503d50;  1 drivers
v000001f5fc472ea0_0 .net "addr", 31 0, v000001f5fc4a8a40_0;  alias, 1 drivers
v000001f5fc472f40_0 .var/i "i", 31 0;
L_000001f5fc550770 .array/port v000001f5fc472720, L_000001f5fc551490;
L_000001f5fc550d10 .part v000001f5fc4a8a40_0, 0, 10;
L_000001f5fc551490 .concat [ 10 2 0 0], L_000001f5fc550d10, L_000001f5fc503d50;
S_000001f5fc4c6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f5fc502ab0 .functor BUFZ 32, L_000001f5fc550450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5fc503610 .functor BUFZ 32, L_000001f5fc551530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5fc473260_0 .net *"_ivl_0", 31 0, L_000001f5fc550450;  1 drivers
v000001f5fc471a00_0 .net *"_ivl_10", 6 0, L_000001f5fc5515d0;  1 drivers
L_000001f5fc503e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5fc4540b0_0 .net *"_ivl_13", 1 0, L_000001f5fc503e28;  1 drivers
v000001f5fc454150_0 .net *"_ivl_2", 6 0, L_000001f5fc54fe10;  1 drivers
L_000001f5fc503de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a8c20_0 .net *"_ivl_5", 1 0, L_000001f5fc503de0;  1 drivers
v000001f5fc4a82c0_0 .net *"_ivl_8", 31 0, L_000001f5fc551530;  1 drivers
v000001f5fc4a7140_0 .net "clk", 0 0, L_000001f5fc503060;  alias, 1 drivers
v000001f5fc4a8900_0 .var/i "i", 31 0;
v000001f5fc4a73c0_0 .net "readData1", 31 0, L_000001f5fc502ab0;  alias, 1 drivers
v000001f5fc4a7960_0 .net "readData2", 31 0, L_000001f5fc503610;  alias, 1 drivers
v000001f5fc4a75a0_0 .net "readRegister1", 4 0, L_000001f5fc4ad210;  alias, 1 drivers
v000001f5fc4a7780_0 .net "readRegister2", 4 0, L_000001f5fc54fc30;  alias, 1 drivers
v000001f5fc4a7820 .array "registers", 31 0, 31 0;
v000001f5fc4a8b80_0 .net "rst", 0 0, v000001f5fc4aecf0_0;  alias, 1 drivers
v000001f5fc4a78c0_0 .net "we", 0 0, v000001f5fc472360_0;  alias, 1 drivers
v000001f5fc4a7dc0_0 .net "writeData", 31 0, L_000001f5fc561a70;  alias, 1 drivers
v000001f5fc4a8cc0_0 .net "writeRegister", 4 0, L_000001f5fc5503b0;  alias, 1 drivers
E_000001f5fc47c2f0/0 .event negedge, v000001f5fc471c80_0;
E_000001f5fc47c2f0/1 .event posedge, v000001f5fc4a7140_0;
E_000001f5fc47c2f0 .event/or E_000001f5fc47c2f0/0, E_000001f5fc47c2f0/1;
L_000001f5fc550450 .array/port v000001f5fc4a7820, L_000001f5fc54fe10;
L_000001f5fc54fe10 .concat [ 5 2 0 0], L_000001f5fc4ad210, L_000001f5fc503de0;
L_000001f5fc551530 .array/port v000001f5fc4a7820, L_000001f5fc5515d0;
L_000001f5fc5515d0 .concat [ 5 2 0 0], L_000001f5fc54fc30, L_000001f5fc503e28;
S_000001f5fc411390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f5fc4c6b50;
 .timescale 0 0;
v000001f5fc473080_0 .var/i "i", 31 0;
S_000001f5fc411520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f5fc47bf70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f5fc502960 .functor NOT 1, v000001f5fc4718c0_0, C4<0>, C4<0>, C4<0>;
v000001f5fc4a70a0_0 .net *"_ivl_0", 0 0, L_000001f5fc502960;  1 drivers
v000001f5fc4a7a00_0 .net "in1", 4 0, L_000001f5fc54fc30;  alias, 1 drivers
v000001f5fc4a7460_0 .net "in2", 4 0, L_000001f5fc4ae6b0;  alias, 1 drivers
v000001f5fc4a76e0_0 .net "out", 4 0, L_000001f5fc5503b0;  alias, 1 drivers
v000001f5fc4a8400_0 .net "s", 0 0, v000001f5fc4718c0_0;  alias, 1 drivers
L_000001f5fc5503b0 .functor MUXZ 5, L_000001f5fc4ae6b0, L_000001f5fc54fc30, L_000001f5fc502960, C4<>;
S_000001f5fc3fb120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5fc47b6b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f5fc503680 .functor NOT 1, v000001f5fc4733a0_0, C4<0>, C4<0>, C4<0>;
v000001f5fc4a7320_0 .net *"_ivl_0", 0 0, L_000001f5fc503680;  1 drivers
v000001f5fc4a7b40_0 .net "in1", 31 0, v000001f5fc4a7aa0_0;  alias, 1 drivers
v000001f5fc4a8360_0 .net "in2", 31 0, v000001f5fc4a84a0_0;  alias, 1 drivers
v000001f5fc4a7f00_0 .net "out", 31 0, L_000001f5fc561a70;  alias, 1 drivers
v000001f5fc4a8860_0 .net "s", 0 0, v000001f5fc4733a0_0;  alias, 1 drivers
L_000001f5fc561a70 .functor MUXZ 32, v000001f5fc4a84a0_0, v000001f5fc4a7aa0_0, L_000001f5fc503680, C4<>;
S_000001f5fc3fb2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f5fc43e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f5fc43e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001f5fc43e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f5fc43e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f5fc43ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f5fc43ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f5fc43eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f5fc43ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f5fc43eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f5fc43eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f5fc43eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f5fc43ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f5fc5042a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5fc4a7d20_0 .net/2u *"_ivl_0", 31 0, L_000001f5fc5042a8;  1 drivers
v000001f5fc4a7fa0_0 .net "opSel", 3 0, v000001f5fc4722c0_0;  alias, 1 drivers
v000001f5fc4a8d60_0 .net "operand1", 31 0, L_000001f5fc562150;  alias, 1 drivers
v000001f5fc4a71e0_0 .net "operand2", 31 0, L_000001f5fc562d30;  alias, 1 drivers
v000001f5fc4a7aa0_0 .var "result", 31 0;
v000001f5fc4a7be0_0 .net "zero", 0 0, L_000001f5fc562e70;  alias, 1 drivers
E_000001f5fc47ba30 .event anyedge, v000001f5fc4722c0_0, v000001f5fc4a8d60_0, v000001f5fc473300_0;
L_000001f5fc562e70 .cmp/eq 32, v000001f5fc4a7aa0_0, L_000001f5fc5042a8;
S_000001f5fc43ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f5fc501660 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5fc501698 .param/l "add" 0 4 5, C4<100000>;
P_000001f5fc5016d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5fc501708 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5fc501740 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5fc501778 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5fc5017b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5fc5017e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5fc501820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5fc501858 .param/l "j" 0 4 12, C4<000010>;
P_000001f5fc501890 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5fc5018c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5fc501900 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5fc501938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5fc501970 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5fc5019a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5fc5019e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5fc501a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5fc501a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5fc501a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5fc501ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5fc501af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5fc501b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5fc501b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5fc501ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5fc501bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001f5fc4a7500_0 .var "PCsrc", 0 0;
v000001f5fc4a7e60_0 .net "funct", 5 0, L_000001f5fc551170;  alias, 1 drivers
v000001f5fc4a7c80_0 .net "opcode", 5 0, L_000001f5fc4ae1b0;  alias, 1 drivers
v000001f5fc4a8040_0 .net "operand1", 31 0, L_000001f5fc502ab0;  alias, 1 drivers
v000001f5fc4a8ae0_0 .net "operand2", 31 0, L_000001f5fc562d30;  alias, 1 drivers
v000001f5fc4a80e0_0 .net "rst", 0 0, v000001f5fc4aecf0_0;  alias, 1 drivers
E_000001f5fc47bdb0/0 .event anyedge, v000001f5fc471c80_0, v000001f5fc4725e0_0, v000001f5fc4a73c0_0, v000001f5fc473300_0;
E_000001f5fc47bdb0/1 .event anyedge, v000001f5fc472540_0;
E_000001f5fc47bdb0 .event/or E_000001f5fc47bdb0/0, E_000001f5fc47bdb0/1;
S_000001f5fc501c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f5fc4a89a0 .array "DataMem", 0 1023, 31 0;
v000001f5fc4a8180_0 .net "address", 31 0, v000001f5fc4a7aa0_0;  alias, 1 drivers
v000001f5fc4a6ec0_0 .net "clock", 0 0, L_000001f5fc5030d0;  1 drivers
v000001f5fc4a8220_0 .net "data", 31 0, L_000001f5fc503610;  alias, 1 drivers
v000001f5fc4a7640_0 .var/i "i", 31 0;
v000001f5fc4a84a0_0 .var "q", 31 0;
v000001f5fc4a8540_0 .net "rden", 0 0, v000001f5fc4731c0_0;  alias, 1 drivers
v000001f5fc4a85e0_0 .net "wren", 0 0, v000001f5fc472a40_0;  alias, 1 drivers
E_000001f5fc47b830 .event posedge, v000001f5fc4a6ec0_0;
S_000001f5fc501db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f5fc413560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f5fc47c5b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f5fc4a7280_0 .net "PCin", 31 0, L_000001f5fc5513f0;  alias, 1 drivers
v000001f5fc4a8a40_0 .var "PCout", 31 0;
v000001f5fc4a6f60_0 .net "clk", 0 0, L_000001f5fc503060;  alias, 1 drivers
v000001f5fc4a7000_0 .net "rst", 0 0, v000001f5fc4aecf0_0;  alias, 1 drivers
    .scope S_000001f5fc43ec00;
T_0 ;
    %wait E_000001f5fc47bdb0;
    %load/vec4 v000001f5fc4a80e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5fc4a7500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f5fc4a7c80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f5fc4a8040_0;
    %load/vec4 v000001f5fc4a8ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f5fc4a7c80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f5fc4a8040_0;
    %load/vec4 v000001f5fc4a8ae0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f5fc4a7c80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f5fc4a7c80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f5fc4a7c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f5fc4a7e60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f5fc4a7500_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f5fc501db0;
T_1 ;
    %wait E_000001f5fc47c2f0;
    %load/vec4 v000001f5fc4a7000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f5fc4a8a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f5fc4a7280_0;
    %assign/vec4 v000001f5fc4a8a40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f5fc4a6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5fc472f40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f5fc472f40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5fc472f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %load/vec4 v000001f5fc472f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5fc472f40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc472720, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f5fc4c69c0;
T_3 ;
    %wait E_000001f5fc47b770;
    %load/vec4 v000001f5fc471c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f5fc473120_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5fc472a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5fc4733a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5fc4731c0_0, 0;
    %assign/vec4 v000001f5fc4718c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f5fc473120_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f5fc4722c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f5fc471b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5fc472360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5fc472a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5fc4733a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5fc4731c0_0, 0, 1;
    %store/vec4 v000001f5fc4718c0_0, 0, 1;
    %load/vec4 v000001f5fc4725e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc473120_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc4718c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %load/vec4 v000001f5fc472540_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc4718c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5fc4718c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc4731c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc4733a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc472a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5fc471b40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5fc4722c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f5fc4c6b50;
T_4 ;
    %wait E_000001f5fc47c2f0;
    %fork t_1, S_000001f5fc411390;
    %jmp t_0;
    .scope S_000001f5fc411390;
t_1 ;
    %load/vec4 v000001f5fc4a8b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5fc473080_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f5fc473080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5fc473080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a7820, 0, 4;
    %load/vec4 v000001f5fc473080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5fc473080_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f5fc4a78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f5fc4a7dc0_0;
    %load/vec4 v000001f5fc4a8cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a7820, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f5fc4c6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f5fc4c6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5fc4a8900_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f5fc4a8900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f5fc4a8900_0;
    %ix/getv/s 4, v000001f5fc4a8900_0;
    %load/vec4a v000001f5fc4a7820, 4;
    %ix/getv/s 4, v000001f5fc4a8900_0;
    %load/vec4a v000001f5fc4a7820, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f5fc4a8900_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5fc4a8900_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f5fc3fb2b0;
T_6 ;
    %wait E_000001f5fc47ba30;
    %load/vec4 v000001f5fc4a7fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %add;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %sub;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %and;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %or;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %xor;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %or;
    %inv;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %load/vec4 v000001f5fc4a71e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f5fc4a71e0_0;
    %load/vec4 v000001f5fc4a8d60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %ix/getv 4, v000001f5fc4a71e0_0;
    %shiftl 4;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f5fc4a8d60_0;
    %ix/getv 4, v000001f5fc4a71e0_0;
    %shiftr 4;
    %assign/vec4 v000001f5fc4a7aa0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f5fc501c20;
T_7 ;
    %wait E_000001f5fc47b830;
    %load/vec4 v000001f5fc4a8540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f5fc4a8180_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f5fc4a89a0, 4;
    %assign/vec4 v000001f5fc4a84a0_0, 0;
T_7.0 ;
    %load/vec4 v000001f5fc4a85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f5fc4a8220_0;
    %ix/getv 3, v000001f5fc4a8180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a89a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f5fc501c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5fc4a7640_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f5fc4a7640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5fc4a7640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a89a0, 0, 4;
    %load/vec4 v000001f5fc4a7640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5fc4a7640_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5fc4a89a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f5fc501c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5fc4a7640_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f5fc4a7640_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f5fc4a7640_0;
    %load/vec4a v000001f5fc4a89a0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f5fc4a7640_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f5fc4a7640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5fc4a7640_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f5fc413560;
T_10 ;
    %wait E_000001f5fc47c2f0;
    %load/vec4 v000001f5fc4ae570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5fc4adb70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f5fc4adb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f5fc4adb70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f5fc468500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5fc4acf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5fc4aecf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f5fc468500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f5fc4acf90_0;
    %inv;
    %assign/vec4 v000001f5fc4acf90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f5fc468500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5fc4aecf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5fc4aecf0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f5fc4adfd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
