module module_0 (
    output id_1,
    input signed id_2,
    output logic [id_1 : id_2] id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input id_9
);
  id_10 id_11 (
      .id_3(id_5),
      .id_7(id_5),
      .id_4(id_8),
      .id_1(id_9),
      .id_8(id_3)
  );
  assign id_11 = 1'h0;
  id_12 id_13 (
      .id_8(id_4),
      .id_7(id_2),
      .id_1(1'b0),
      .id_9(id_1)
  );
endmodule
