$date
	Mon Nov 20 20:06:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SHIFTER_TB $end
$var wire 43 ! out [42:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ shift_switch $end
$var reg 43 % start_value [42:0] $end
$scope module shifter $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ shift_switch $end
$var wire 43 & start_value [42:0] $end
$var reg 43 ' out_value [42:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1001010001 &
b1001010001 %
0$
0#
0"
bx !
$end
#1
b1001010001 !
b1001010001 '
1"
#2
0"
1#
#3
b10010100010 !
b10010100010 '
1"
#4
0"
#5
b10010100 !
b10010100 '
1"
1$
#6
0"
#7
b10010 !
b10010 '
1"
#8
0"
#9
b10 !
b10 '
1"
#10
0"
0$
#11
b100 !
b100 '
1"
#12
0"
#13
b1000 !
b1000 '
1"
#14
0"
#15
b1 !
b1 '
1"
1$
#16
0"
#17
b1001010001 !
b1001010001 '
1"
0#
#18
0"
#19
1"
#20
0"
0$
#21
1"
#22
0"
1#
#23
b10010100010 !
b10010100010 '
1"
#24
0"
#25
b10010100 !
b10010100 '
1"
1$
#26
0"
#27
b10010 !
b10010 '
1"
