# Digital_Logic_Design_withVerilog
This repository contains various digital module designs using Verilog during the EEE304 DLD Lab, BUET, Dhaka, Bangladesh. 
