 
# Yosys synthesis script for bytewrite_tdp_ram_wf
# Read source files
verific -vlog-incdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1777/
verific -vlog-libdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1777/
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1777/bytewrite_tdp_ram_wf.sv
verific -import bytewrite_tdp_ram_wf


# Technology mapping
hierarchy -top bytewrite_tdp_ram_wf



plugin -i synth-rs

synth_rs -tech ${ARCHITECTURE} ${SYNTH_SETTING}
write_verilog -noexpr -nohex ${TOP}_post_synth.v
