Analysis & Synthesis report for MountainOperator
Mon Feb 28 15:34:05 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxCurrentState
 10. State Machine - |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxNextState
 11. State Machine - |MountainOperatorPorts|UartTxFifo:XMTOutUart|CurrentState
 12. State Machine - |MountainOperatorPorts|UartTxFifo:XMTOutUart|NextState
 13. State Machine - |MountainOperatorPorts|UartTxFifo:AClkOutUart|CurrentState
 14. State Machine - |MountainOperatorPorts|UartTxFifo:AClkOutUart|NextState
 15. State Machine - |MountainOperatorPorts|UartTxFifo:ZigOutUart|CurrentState
 16. State Machine - |MountainOperatorPorts|UartTxFifo:ZigOutUart|NextState
 17. State Machine - |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|CurrentState
 18. State Machine - |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|NextState
 19. State Machine - |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|NextState
 20. State Machine - |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|CurrentState
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Top-level Entity: |MountainOperatorPorts
 28. Source assignments for UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 29. Source assignments for UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 30. Source assignments for UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 31. Source assignments for UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 32. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 33. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 34. Source assignments for UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 35. Source assignments for UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 36. Source assignments for UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 37. Source assignments for UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 38. Source assignments for UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated
 39. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 40. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 41. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 42. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 43. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 44. Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated
 45. Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll
 46. Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll|altpll:altpll_analog
 47. Parameter Settings for User Entity Instance: ClockMultiplierPorts:UartPll
 48. Parameter Settings for User Entity Instance: ClockMultiplierPorts:UartPll|altpll:altpll_analog
 49. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister
 50. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i
 51. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr
 52. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg
 53. Parameter Settings for User Entity Instance: OneShotPorts:BootupReset
 54. Parameter Settings for User Entity Instance: PPSCountPorts:PPSAccumulator
 55. Parameter Settings for User Entity Instance: PhaseComparatorPorts:PPSRtcPhaseComparator
 56. Parameter Settings for User Entity Instance: PhaseComparatorPorts:SarPPSAdcPhaseComparator
 57. Parameter Settings for User Entity Instance: PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i
 58. Parameter Settings for User Entity Instance: RtcCounterPorts:RtcCounter
 59. Parameter Settings for User Entity Instance: DataMapperPorts:DataMapper
 60. Parameter Settings for User Entity Instance: SpiRegistersPorts:SpiRegistersExt
 61. Parameter Settings for User Entity Instance: SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus
 62. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378
 63. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv
 64. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi
 65. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot
 66. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i
 67. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i
 68. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i
 69. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i
 70. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i
 71. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i
 72. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i
 73. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i
 74. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i
 75. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i
 76. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i
 77. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i
 78. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i
 79. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i
 80. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i
 81. Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i
 82. Parameter Settings for User Entity Instance: SpiDacPorts:ClkDac_i
 83. Parameter Settings for User Entity Instance: SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi
 84. Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart
 85. Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv
 86. Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo
 87. Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i
 88. Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart
 89. Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo
 90. Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
 91. Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv
 92. Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart
 93. Parameter Settings for User Entity Instance: UartRxFifo:UsbUart
 94. Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|UartRx:Uart
 95. Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
 96. Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo
 97. Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i
 98. Parameter Settings for User Entity Instance: UartRxFifo:ZigUart
 99. Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|UartRx:Uart
100. Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
101. Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo
102. Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i
103. Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart
104. Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo
105. Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
106. Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv
107. Parameter Settings for User Entity Instance: UartRxFifo:AClkUart
108. Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|UartRx:Uart
109. Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
110. Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo
111. Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i
112. Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart
113. Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo
114. Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
115. Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv
116. Parameter Settings for User Entity Instance: UartRxFifo:XMTUart
117. Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|UartRx:Uart
118. Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
119. Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo
120. Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i
121. Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart
122. Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo
123. Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
124. Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv
125. Parameter Settings for User Entity Instance: gated_fifo:SpiTxUartFifo
126. Parameter Settings for User Entity Instance: gated_fifo:SpiTxUartFifo|fifo:fifo_i
127. Parameter Settings for User Entity Instance: gated_fifo:SpiRxUartFifo
128. Parameter Settings for User Entity Instance: gated_fifo:SpiRxUartFifo|fifo:fifo_i
129. Parameter Settings for User Entity Instance: ZBusAddrTxPorts:ZBusAddrOutUart
130. Parameter Settings for User Entity Instance: ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv
131. Parameter Settings for User Entity Instance: UartRx:ZBusAddrInUart
132. Parameter Settings for User Entity Instance: UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv
133. Parameter Settings for User Entity Instance: ZBusPorts:ZBus_i
134. Parameter Settings for User Entity Instance: ZBusPorts:ZBus_i|SpiMasterPorts:Spi
135. Parameter Settings for User Entity Instance: ClockDividerPorts:DcDcClkDivider
136. Parameter Settings for Inferred Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
137. Parameter Settings for Inferred Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
138. Parameter Settings for Inferred Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
139. Parameter Settings for Inferred Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
140. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
141. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
142. Parameter Settings for Inferred Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
143. Parameter Settings for Inferred Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
144. Parameter Settings for Inferred Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
145. Parameter Settings for Inferred Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
146. Parameter Settings for Inferred Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0
147. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
148. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
149. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
150. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
151. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
152. Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0
153. altpll Parameter Settings by Entity Instance
154. lpm_shiftreg Parameter Settings by Entity Instance
155. altsyncram Parameter Settings by Entity Instance
156. Port Connectivity Checks: "ZBusPorts:ZBus_i"
157. Port Connectivity Checks: "UartRx:ZBusAddrInUart|UartRxRaw:Uart"
158. Port Connectivity Checks: "UartRx:ZBusAddrInUart"
159. Port Connectivity Checks: "ZBusAddrTxPorts:ZBusAddrOutUart"
160. Port Connectivity Checks: "gated_fifo:SpiTxUartFifo"
161. Port Connectivity Checks: "UartTxFifo:XMTOutUart"
162. Port Connectivity Checks: "UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart"
163. Port Connectivity Checks: "UartRxFifo:XMTUart|UartRx:Uart"
164. Port Connectivity Checks: "UartRxFifo:XMTUart"
165. Port Connectivity Checks: "UartTxFifo:AClkOutUart"
166. Port Connectivity Checks: "UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart"
167. Port Connectivity Checks: "UartRxFifo:AClkUart|UartRx:Uart"
168. Port Connectivity Checks: "UartRxFifo:AClkUart"
169. Port Connectivity Checks: "UartTxFifo:ZigOutUart"
170. Port Connectivity Checks: "UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart"
171. Port Connectivity Checks: "UartRxFifo:ZigUart|UartRx:Uart"
172. Port Connectivity Checks: "UartRxFifo:ZigUart"
173. Port Connectivity Checks: "UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart"
174. Port Connectivity Checks: "UartRxFifo:UsbUart|UartRx:Uart"
175. Port Connectivity Checks: "UartRxFifo:UsbUart"
176. Port Connectivity Checks: "UartTxFifoParity:GpsOutUart"
177. Port Connectivity Checks: "UartRxFifoParity:GpsUart|UartRxParity:Uart"
178. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i"
179. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i"
180. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i"
181. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i"
182. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i"
183. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i"
184. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i"
185. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi"
186. Port Connectivity Checks: "ltc2378fifoPorts:ltc2378"
187. Port Connectivity Checks: "SpiRegistersPorts:SpiRegistersExt"
188. Port Connectivity Checks: "DataMapperPorts:DataMapper"
189. Port Connectivity Checks: "RtcCounterPorts:RtcCounter"
190. Port Connectivity Checks: "PPSCountPorts:PPSAccumulator"
191. Port Connectivity Checks: "OneShotPorts:BootupReset"
192. Port Connectivity Checks: "ClockMultiplierPorts:UartPll"
193. Port Connectivity Checks: "ClockMultiplierPorts:MasterPll"
194. Post-Synthesis Netlist Statistics for Top Partition
195. Elapsed Time Per Partition
196. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 28 15:34:05 2022       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; MountainOperator                            ;
; Top-level Entity Name              ; MountainOperatorPorts                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,600                                       ;
;     Total combinational functions  ; 2,741                                       ;
;     Dedicated logic registers      ; 2,079                                       ;
; Total registers                    ; 2079                                        ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 280,576                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                     ; Setting               ; Default Value      ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                     ; 10M08DAF256I7G        ;                    ;
; Top-level entity name                                                      ; MountainOperatorPorts ; MountainOperator   ;
; Family name                                                                ; Max 10                ; Cyclone V          ;
; Use smart compilation                                                      ; Off                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                                ; Off                   ; Off                ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                ;
; Preserve fewer node names                                                  ; On                    ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                  ; Auto               ;
; Safe State Machine                                                         ; Off                   ; Off                ;
; Extract Verilog State Machines                                             ; On                    ; On                 ;
; Extract VHDL State Machines                                                ; On                    ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                 ;
; Parallel Synthesis                                                         ; On                    ; On                 ;
; DSP Block Balancing                                                        ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                         ; On                    ; On                 ;
; Power-Up Don't Care                                                        ; On                    ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                ;
; Remove Duplicate Registers                                                 ; On                    ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                        ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                ;
; Optimization Technique                                                     ; Balanced              ; Balanced           ;
; Carry Chain Length                                                         ; 70                    ; 70                 ;
; Auto Carry Chains                                                          ; On                    ; On                 ;
; Auto Open-Drain Pins                                                       ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                ;
; Auto ROM Replacement                                                       ; On                    ; On                 ;
; Auto RAM Replacement                                                       ; On                    ; On                 ;
; Auto DSP Block Replacement                                                 ; On                    ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                    ; On                 ;
; Strict RAM Replacement                                                     ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                          ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                ;
; Auto RAM Block Balancing                                                   ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                      ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                    ; On                    ; On                 ;
; Report Parameter Settings                                                  ; On                    ; On                 ;
; Report Source Assignments                                                  ; On                    ; On                 ;
; Report Connectivity Checks                                                 ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                          ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                ;
; Clock MUX Protection                                                       ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                ;
; Block Design Naming                                                        ; Auto                  ; Auto               ;
; SDC constraint protection                                                  ; Off                   ; Off                ;
; Synthesis Effort                                                           ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                 ;
; Synthesis Seed                                                             ; 1                     ; 1                  ;
+----------------------------------------------------------------------------+-----------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; Main.vhd                                                   ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd                 ;         ;
; DataMapper.vhd                                             ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/DataMapper.vhd           ;         ;
; ../BuildNumber.vhd                                         ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd                  ;         ;
; ../../../../../include/xilinx/DnaRegisterAltera.vhd        ; yes             ; User Wizard-Generated File   ; /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd                                        ;         ;
; ../../../../../include/xilinx/IOBufP2Generic.vhd           ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/IOBufP2Generic.vhd                                           ;         ;
; ../../../../../include/xilinx/ZBusAddrTx.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/ZBusAddrTx.vhd                                               ;         ;
; ../../../../../include/xilinx/VariableClockDivider.vhd     ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/VariableClockDivider.vhd                                     ;         ;
; ../../../../../include/xilinx/UartTxFifoParity.vhd         ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartTxFifoParity.vhd                                         ;         ;
; ../../../../../include/xilinx/UartTxFifo.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartTxFifo.vhd                                               ;         ;
; ../../../../../include/xilinx/UartTxParity.vhd             ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartTxParity.vhd                                             ;         ;
; ../../../../../include/xilinx/UartTx.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartTx.vhd                                                   ;         ;
; ../../../../../include/xilinx/UartRxRaw.vhd                ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartRxRaw.vhd                                                ;         ;
; ../../../../../include/xilinx/UartRxParity.vhd             ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartRxParity.vhd                                             ;         ;
; ../../../../../include/xilinx/UartRxFifoParity.vhd         ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartRxFifoParity.vhd                                         ;         ;
; ../../../../../include/xilinx/UartRxFifo.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartRxFifo.vhd                                               ;         ;
; ../../../../../include/xilinx/ltc2378fifo.vhd              ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/ltc2378fifo.vhd                                              ;         ;
; ../../../../../include/xilinx/UartRx.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/UartRx.vhd                                                   ;         ;
; ../../../../../include/xilinx/SpiRegisters.vhd             ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/SpiRegisters.vhd                                             ;         ;
; ../../../../../include/xilinx/SpiMaster.vhd                ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/SpiMaster.vhd                                                ;         ;
; ../../../../../include/xilinx/SpiBus.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/SpiBus.vhd                                                   ;         ;
; ../../../../../include/xilinx/RtcCounter.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/RtcCounter.vhd                                               ;         ;
; ../../../../../include/xilinx/PPSCount.vhd                 ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/PPSCount.vhd                                                 ;         ;
; ../../../../../include/xilinx/PhaseComparator.vhd          ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/PhaseComparator.vhd                                          ;         ;
; ../../../../../include/xilinx/OneShot.vhd                  ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/OneShot.vhd                                                  ;         ;
; ../../../../../include/xilinx/IBufP3.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/IBufP3.vhd                                                   ;         ;
; ../../../../../include/xilinx/IBufP2.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/IBufP2.vhd                                                   ;         ;
; ../../../../../include/xilinx/gated_fifo.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/gated_fifo.vhd                                               ;         ;
; ../../../../../include/xilinx/fifo_gen.vhd                 ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/fifo_gen.vhd                                                 ;         ;
; ../../../../../include/xilinx/ClockDivider.vhd             ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/ClockDivider.vhd                                             ;         ;
; ../../../../../include/xilinx/ClockMultiplierAltera.vhd    ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd                                    ;         ;
; ../../../../../include/xilinx/SpiDac.vhd                   ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/SpiDac.vhd                                                   ;         ;
; /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v ; yes             ; User Verilog HDL File        ; /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v                                        ;         ;
; ../../../../../include/xilinx/ZBus.vhd                     ; yes             ; User VHDL File               ; /home/summer/projects/include/xilinx/ZBus.vhd                                                     ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal151.inc                                             ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/aglobal151.inc                                  ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/PLL2_altpll.v                                           ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v         ;         ;
; db/PLL2_altpll1.v                                          ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v        ;         ;
; a_graycounter.tdf                                          ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf                               ;         ;
; db/a_graycounter_3ag.tdf                                   ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/a_graycounter_3ag.tdf ;         ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;         ;
; lpm_constant.inc                                           ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_constant.inc                                ;         ;
; dffeea.inc                                                 ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/dffeea.inc                                      ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                                 ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_m4d1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_m4d1.tdf   ;         ;
; db/altsyncram_oad1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_oad1.tdf   ;         ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,600                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 2741                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 1286                                                                                            ;
;     -- 3 input functions                    ; 512                                                                                             ;
;     -- <=2 input functions                  ; 943                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 1995                                                                                            ;
;     -- arithmetic mode                      ; 746                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 2079                                                                                            ;
;     -- Dedicated logic registers            ; 2079                                                                                            ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 112                                                                                             ;
; Total memory bits                           ; 280576                                                                                          ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1878                                                                                            ;
; Total fan-out                               ; 18785                                                                                           ;
; Average fan-out                             ; 3.60                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MountainOperatorPorts                              ; 2741 (16)         ; 2079 (0)     ; 280576      ; 0          ; 0            ; 0       ; 0         ; 112  ; 0            ; 0          ; |MountainOperatorPorts                                                                                                                                    ; work         ;
;    |ClockDividerPorts:DcDcClkDivider|               ; 9 (9)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockDividerPorts:DcDcClkDivider                                                                                                   ; work         ;
;    |ClockMultiplierPorts:MasterPll|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll                                                                                                     ; work         ;
;       |altpll:altpll_analog|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog                                                                                ; work         ;
;          |PLL2_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated                                                     ; work         ;
;    |ClockMultiplierPorts:UartPll|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll                                                                                                       ; work         ;
;       |altpll:altpll_analog|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog                                                                                  ; work         ;
;          |PLL2_altpll1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated                                                      ; work         ;
;    |DataMapperPorts:DataMapper|                     ; 683 (683)         ; 389 (389)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DataMapperPorts:DataMapper                                                                                                         ; work         ;
;    |DnaRegisterPorts:DnaRegister|                   ; 56 (2)            ; 111 (34)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister                                                                                                       ; work         ;
;       |altchip_id:DNA_i|                            ; 54 (10)           ; 77 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i                                                                                      ; work         ;
;          |a_graycounter:gen_cntr|                   ; 12 (0)            ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr                                                               ; work         ;
;             |a_graycounter_3ag:auto_generated|      ; 12 (12)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated                              ; work         ;
;          |lpm_shiftreg:shift_reg|                   ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg                                                               ; work         ;
;    |IBufP2Ports:IBufCE|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufCE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufDacMiso|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufDacMiso                                                                                                            ; work         ;
;    |IBufP2Ports:IBufMosiExt|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufMosiExt                                                                                                            ; work         ;
;    |IBufP2Ports:IBufOE|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufOE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufPPS|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufPPS                                                                                                                ; work         ;
;    |IBufP2Ports:IBufSarAdcMiso|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSarAdcMiso                                                                                                         ; work         ;
;    |IBufP2Ports:IBufSarAdcnDrdy|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSarAdcnDrdy                                                                                                        ; work         ;
;    |IBufP2Ports:IBufSckExt|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSckExt                                                                                                             ; work         ;
;    |IBufP2Ports:IBufWE|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufWE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufZBusMiso|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufZBusMiso                                                                                                           ; work         ;
;    |IBufP2Ports:IBufnCsExt|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufnCsExt                                                                                                             ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i|    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i|  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i                                                                                      ; work         ;
;    |OneShotPorts:BootupReset|                       ; 14 (14)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|OneShotPorts:BootupReset                                                                                                           ; work         ;
;    |PPSCountPorts:PPSAccumulator|                   ; 68 (68)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PPSCountPorts:PPSAccumulator                                                                                                       ; work         ;
;    |PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|   ; 0 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i                                                                                       ; work         ;
;       |IBufP3Ports:IBUF_A|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A                                                                    ; work         ;
;    |PhaseComparatorPorts:PPSRtcPhaseComparator|     ; 143 (143)         ; 68 (65)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator                                                                                         ; work         ;
;       |IBufP3Ports:IBUF_B|                          ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_B                                                                      ; work         ;
;    |PhaseComparatorPorts:SarPPSAdcPhaseComparator|  ; 143 (143)         ; 68 (65)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator                                                                                      ; work         ;
;       |IBufP3Ports:IBUF_B|                          ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_B                                                                   ; work         ;
;    |RtcCounterPorts:RtcCounter|                     ; 88 (88)           ; 53 (53)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|RtcCounterPorts:RtcCounter                                                                                                         ; work         ;
;    |SpiDacPorts:ClkDac_i|                           ; 73 (4)            ; 69 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|SpiDacPorts:ClkDac_i                                                                                                               ; work         ;
;       |SpiMasterPorts:Spi|                          ; 69 (69)           ; 50 (50)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi                                                                                            ; work         ;
;    |SpiRegistersPorts:SpiRegistersExt|              ; 55 (20)           ; 54 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt                                                                                                  ; work         ;
;       |SpiBusPorts:SpiBus|                          ; 35 (35)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus                                                                               ; work         ;
;    |UartRx:ZBusAddrInUart|                          ; 45 (0)            ; 34 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart                                                                                                              ; work         ;
;       |ClockDividerPorts:UartClkDiv|                ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncRxd|                      ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|IBufP2Ports:ClkSyncRxd                                                                                       ; work         ;
;       |UartRxRaw:Uart|                              ; 34 (34)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|UartRxRaw:Uart                                                                                               ; work         ;
;    |UartRxFifo:AClkUart|                            ; 84 (0)            ; 72 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart                                                                                                                ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|IBufP2Ports:ClkSyncWrite                                                                                       ; work         ;
;       |UartRx:Uart|                                 ; 38 (0)            ; 31 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart                                                                                                    ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                       ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                             ; work         ;
;          |UartRxRaw:Uart|                           ; 34 (34)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart                                                                                     ; work         ;
;       |gated_fifo:UartFifo|                         ; 46 (2)            ; 39 (4)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo                                                                                            ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 35 (35)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                           ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                            ; work         ;
;    |UartRxFifo:UsbUart|                             ; 82 (0)            ; 70 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 36 (0)            ; 29 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 34 (34)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 46 (2)            ; 39 (4)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 35 (35)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifo:XMTUart|                             ; 86 (0)            ; 73 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 40 (0)            ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 6 (6)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 34 (34)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 46 (2)            ; 39 (4)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 35 (35)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifo:ZigUart|                             ; 85 (0)            ; 71 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 39 (0)            ; 30 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 3 (3)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 36 (36)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 46 (2)            ; 39 (4)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 35 (35)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifoParity:GpsUart|                       ; 91 (0)            ; 75 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart                                                                                                           ; work         ;
;       |ClockDividerPorts:UartClkDiv|                ; 9 (9)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv                                                                              ; work         ;
;       |IBufP2Ports:ClkSyncRxd|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncRxd                                                                                    ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncWrite                                                                                  ; work         ;
;       |UartRxParity:Uart|                           ; 36 (36)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|UartRxParity:Uart                                                                                         ; work         ;
;       |gated_fifo:UartFifo|                         ; 46 (2)            ; 39 (4)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo                                                                                       ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 35 (35)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i                                                                           ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                      ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                       ; work         ;
;    |UartTxFifo:AClkOutUart|                         ; 86 (11)           ; 70 (10)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart                                                                                                             ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv                                                                               ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufStartTx                                                                                     ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufTxInProgress_i                                                                              ; work         ;
;       |UartTx:UartTxUart|                           ; 18 (18)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|UartTx:UartTxUart                                                                                           ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 47 (3)            ; 41 (5)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo                                                                                       ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 36 (36)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                           ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                      ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                       ; work         ;
;    |UartTxFifo:XMTOutUart|                          ; 87 (11)           ; 71 (10)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart                                                                                                              ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 11 (11)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv                                                                                ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufStartTx                                                                                      ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufTxInProgress_i                                                                               ; work         ;
;       |UartTx:UartTxUart|                           ; 18 (18)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|UartTx:UartTxUart                                                                                            ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 47 (3)            ; 41 (5)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo                                                                                        ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 36 (36)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                            ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                       ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                        ; work         ;
;    |UartTxFifo:ZigOutUart|                          ; 86 (12)           ; 71 (10)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart                                                                                                              ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 9 (9)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv                                                                                ; work         ;
;       |IBufP2Ports:IBufCts|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufCts                                                                                          ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufStartTx                                                                                      ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufTxInProgress_i                                                                               ; work         ;
;       |UartTx:UartTxUart|                           ; 18 (18)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|UartTx:UartTxUart                                                                                            ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 47 (3)            ; 41 (5)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo                                                                                        ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)           ; 36 (36)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                            ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                       ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                        ; work         ;
;    |UartTxFifoParity:GpsOutUart|                    ; 87 (11)           ; 66 (10)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart                                                                                                        ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 14 (14)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv                                                                          ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufStartTx                                                                                ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufTxInProgress_i                                                                         ; work         ;
;       |UartTxParity:UartTxUart|                     ; 23 (23)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart                                                                                ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 39 (3)            ; 33 (5)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo                                                                                  ; work         ;
;          |fifo:fifo_i|                              ; 36 (36)           ; 28 (28)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                      ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                 ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                  ; work         ;
;    |ZBusAddrTxPorts:ZBusAddrOutUart|                ; 44 (11)           ; 29 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart                                                                                                    ; work         ;
;       |ClockDividerPorts:ZBusAddrTxdClockDiv|       ; 15 (15)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv                                                              ; work         ;
;       |UartTx:ZBusAddrOutUart|                      ; 18 (18)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart                                                                             ; work         ;
;    |ZBusPorts:ZBus_i|                               ; 55 (4)            ; 42 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ZBusPorts:ZBus_i                                                                                                                   ; work         ;
;       |SpiMasterPorts:Spi|                          ; 51 (51)           ; 31 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ZBusPorts:ZBus_i|SpiMasterPorts:Spi                                                                                                ; work         ;
;    |gated_fifo:SpiRxUartFifo|                       ; 23 (1)            ; 21 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|gated_fifo:SpiRxUartFifo                                                                                                           ; work         ;
;       |fifo:fifo_i|                                 ; 22 (22)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|gated_fifo:SpiRxUartFifo|fifo:fifo_i                                                                                               ; work         ;
;    |gated_fifo:SpiTxUartFifo|                       ; 23 (1)            ; 20 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|gated_fifo:SpiTxUartFifo                                                                                                           ; work         ;
;       |fifo:fifo_i|                                 ; 22 (22)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|gated_fifo:SpiTxUartFifo|fifo:fifo_i                                                                                               ; work         ;
;    |ltc2378fifoPorts:ltc2378|                       ; 428 (227)         ; 295 (190)    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378                                                                                                           ; work         ;
;       |OneShotPorts:SpiEnableDelayOneShot|          ; 2 (2)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot                                                                        ; work         ;
;       |SpiMasterPorts:Spi|                          ; 57 (57)           ; 31 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi                                                                                        ; work         ;
;       |VariableClockDividerPorts:clk_div_adcconv|   ; 76 (76)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv                                                                 ; work         ;
;       |gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|   ; 64 (2)            ; 53 (2)       ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 62 (62)           ; 51 (51)      ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|   ; 2 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 2 (2)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|   ; 0 (0)             ; 2 (2)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxCurrentState                                                                 ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+-----------------------------+
; Name                            ; ZBusAddrTxCurrentState.Transmit ; ZBusAddrTxCurrentState.Loaded ; ZBusAddrTxCurrentState.Load ; ZBusAddrTxCurrentState.Idle ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+-----------------------------+
; ZBusAddrTxCurrentState.Idle     ; 0                               ; 0                             ; 0                           ; 0                           ;
; ZBusAddrTxCurrentState.Load     ; 0                               ; 0                             ; 1                           ; 1                           ;
; ZBusAddrTxCurrentState.Loaded   ; 0                               ; 1                             ; 0                           ; 1                           ;
; ZBusAddrTxCurrentState.Transmit ; 1                               ; 0                             ; 0                           ; 1                           ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxNextState                                                     ;
+------------------------------+------------------------------+----------------------------+--------------------------+--------------------------+
; Name                         ; ZBusAddrTxNextState.Transmit ; ZBusAddrTxNextState.Loaded ; ZBusAddrTxNextState.Load ; ZBusAddrTxNextState.Idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+--------------------------+
; ZBusAddrTxNextState.Idle     ; 0                            ; 0                          ; 0                        ; 0                        ;
; ZBusAddrTxNextState.Load     ; 0                            ; 0                          ; 1                        ; 1                        ;
; ZBusAddrTxNextState.Loaded   ; 0                            ; 1                          ; 0                        ; 1                        ;
; ZBusAddrTxNextState.Transmit ; 1                            ; 0                          ; 0                        ; 1                        ;
+------------------------------+------------------------------+----------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:XMTOutUart|CurrentState                                    ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; Name                   ; CurrentState.Tx ; CurrentState.WaitAck ; CurrentState.StartRead ; CurrentState.Idle ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; CurrentState.Idle      ; 0               ; 0                    ; 0                      ; 0                 ;
; CurrentState.StartRead ; 0               ; 0                    ; 1                      ; 1                 ;
; CurrentState.WaitAck   ; 0               ; 1                    ; 0                      ; 1                 ;
; CurrentState.Tx        ; 1               ; 0                    ; 0                      ; 1                 ;
+------------------------+-----------------+----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:XMTOutUart|NextState                        ;
+---------------------+--------------+-------------------+---------------------+----------------+
; Name                ; NextState.Tx ; NextState.WaitAck ; NextState.StartRead ; NextState.Idle ;
+---------------------+--------------+-------------------+---------------------+----------------+
; NextState.Idle      ; 0            ; 0                 ; 0                   ; 0              ;
; NextState.StartRead ; 0            ; 0                 ; 1                   ; 1              ;
; NextState.WaitAck   ; 0            ; 1                 ; 0                   ; 1              ;
; NextState.Tx        ; 1            ; 0                 ; 0                   ; 1              ;
+---------------------+--------------+-------------------+---------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:AClkOutUart|CurrentState                                   ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; Name                   ; CurrentState.Tx ; CurrentState.WaitAck ; CurrentState.StartRead ; CurrentState.Idle ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; CurrentState.Idle      ; 0               ; 0                    ; 0                      ; 0                 ;
; CurrentState.StartRead ; 0               ; 0                    ; 1                      ; 1                 ;
; CurrentState.WaitAck   ; 0               ; 1                    ; 0                      ; 1                 ;
; CurrentState.Tx        ; 1               ; 0                    ; 0                      ; 1                 ;
+------------------------+-----------------+----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:AClkOutUart|NextState                       ;
+---------------------+--------------+-------------------+---------------------+----------------+
; Name                ; NextState.Tx ; NextState.WaitAck ; NextState.StartRead ; NextState.Idle ;
+---------------------+--------------+-------------------+---------------------+----------------+
; NextState.Idle      ; 0            ; 0                 ; 0                   ; 0              ;
; NextState.StartRead ; 0            ; 0                 ; 1                   ; 1              ;
; NextState.WaitAck   ; 0            ; 1                 ; 0                   ; 1              ;
; NextState.Tx        ; 1            ; 0                 ; 0                   ; 1              ;
+---------------------+--------------+-------------------+---------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:ZigOutUart|CurrentState                                    ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; Name                   ; CurrentState.Tx ; CurrentState.WaitAck ; CurrentState.StartRead ; CurrentState.Idle ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; CurrentState.Idle      ; 0               ; 0                    ; 0                      ; 0                 ;
; CurrentState.StartRead ; 0               ; 0                    ; 1                      ; 1                 ;
; CurrentState.WaitAck   ; 0               ; 1                    ; 0                      ; 1                 ;
; CurrentState.Tx        ; 1               ; 0                    ; 0                      ; 1                 ;
+------------------------+-----------------+----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifo:ZigOutUart|NextState                        ;
+---------------------+--------------+-------------------+---------------------+----------------+
; Name                ; NextState.Tx ; NextState.WaitAck ; NextState.StartRead ; NextState.Idle ;
+---------------------+--------------+-------------------+---------------------+----------------+
; NextState.Idle      ; 0            ; 0                 ; 0                   ; 0              ;
; NextState.StartRead ; 0            ; 0                 ; 1                   ; 1              ;
; NextState.WaitAck   ; 0            ; 1                 ; 0                   ; 1              ;
; NextState.Tx        ; 1            ; 0                 ; 0                   ; 1              ;
+---------------------+--------------+-------------------+---------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|CurrentState                              ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; Name                   ; CurrentState.Tx ; CurrentState.WaitAck ; CurrentState.StartRead ; CurrentState.Idle ;
+------------------------+-----------------+----------------------+------------------------+-------------------+
; CurrentState.Idle      ; 0               ; 0                    ; 0                      ; 0                 ;
; CurrentState.StartRead ; 0               ; 0                    ; 1                      ; 1                 ;
; CurrentState.WaitAck   ; 0               ; 1                    ; 0                      ; 1                 ;
; CurrentState.Tx        ; 1               ; 0                    ; 0                      ; 1                 ;
+------------------------+-----------------+----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|NextState                  ;
+---------------------+--------------+-------------------+---------------------+----------------+
; Name                ; NextState.Tx ; NextState.WaitAck ; NextState.StartRead ; NextState.Idle ;
+---------------------+--------------+-------------------+---------------------+----------------+
; NextState.Idle      ; 0            ; 0                 ; 0                   ; 0              ;
; NextState.StartRead ; 0            ; 0                 ; 1                   ; 1              ;
; NextState.WaitAck   ; 0            ; 1                 ; 0                   ; 1              ;
; NextState.Tx        ; 1            ; 0                 ; 0                   ; 1              ;
+---------------------+--------------+-------------------+---------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|NextState                                                                                                                                                                                       ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+-----------------------+---------------------------+---------------------------+------------------------+----------------------------+------------------+
; Name                        ; NextState.WaitNextWriteByte ; NextState.WriteByteToRam ; NextState.LatchWriteByte ; NextState.ReadingByte ; NextState.WaitNewReadByte ; NextState.ReadByteFromRam ; NextState.LatchAddress ; NextState.WaitLatchAddress ; NextState.WaitCs ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+-----------------------+---------------------------+---------------------------+------------------------+----------------------------+------------------+
; NextState.WaitCs            ; 0                           ; 0                        ; 0                        ; 0                     ; 0                         ; 0                         ; 0                      ; 0                          ; 0                ;
; NextState.WaitLatchAddress  ; 0                           ; 0                        ; 0                        ; 0                     ; 0                         ; 0                         ; 0                      ; 1                          ; 1                ;
; NextState.LatchAddress      ; 0                           ; 0                        ; 0                        ; 0                     ; 0                         ; 0                         ; 1                      ; 0                          ; 1                ;
; NextState.ReadByteFromRam   ; 0                           ; 0                        ; 0                        ; 0                     ; 0                         ; 1                         ; 0                      ; 0                          ; 1                ;
; NextState.WaitNewReadByte   ; 0                           ; 0                        ; 0                        ; 0                     ; 1                         ; 0                         ; 0                      ; 0                          ; 1                ;
; NextState.ReadingByte       ; 0                           ; 0                        ; 0                        ; 1                     ; 0                         ; 0                         ; 0                      ; 0                          ; 1                ;
; NextState.LatchWriteByte    ; 0                           ; 0                        ; 1                        ; 0                     ; 0                         ; 0                         ; 0                      ; 0                          ; 1                ;
; NextState.WriteByteToRam    ; 0                           ; 1                        ; 0                        ; 0                     ; 0                         ; 0                         ; 0                      ; 0                          ; 1                ;
; NextState.WaitNextWriteByte ; 1                           ; 0                        ; 0                        ; 0                     ; 0                         ; 0                         ; 0                      ; 0                          ; 1                ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+-----------------------+---------------------------+---------------------------+------------------------+----------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|CurrentState                                                                                                                                                                                                                  ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------+------------------------------+---------------------------+-------------------------------+---------------------+
; Name                           ; CurrentState.WaitNextWriteByte ; CurrentState.WriteByteToRam ; CurrentState.LatchWriteByte ; CurrentState.ReadingByte ; CurrentState.WaitNewReadByte ; CurrentState.ReadByteFromRam ; CurrentState.LatchAddress ; CurrentState.WaitLatchAddress ; CurrentState.WaitCs ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------+------------------------------+---------------------------+-------------------------------+---------------------+
; CurrentState.WaitCs            ; 0                              ; 0                           ; 0                           ; 0                        ; 0                            ; 0                            ; 0                         ; 0                             ; 0                   ;
; CurrentState.WaitLatchAddress  ; 0                              ; 0                           ; 0                           ; 0                        ; 0                            ; 0                            ; 0                         ; 1                             ; 1                   ;
; CurrentState.LatchAddress      ; 0                              ; 0                           ; 0                           ; 0                        ; 0                            ; 0                            ; 1                         ; 0                             ; 1                   ;
; CurrentState.ReadByteFromRam   ; 0                              ; 0                           ; 0                           ; 0                        ; 0                            ; 1                            ; 0                         ; 0                             ; 1                   ;
; CurrentState.WaitNewReadByte   ; 0                              ; 0                           ; 0                           ; 0                        ; 1                            ; 0                            ; 0                         ; 0                             ; 1                   ;
; CurrentState.ReadingByte       ; 0                              ; 0                           ; 0                           ; 1                        ; 0                            ; 0                            ; 0                         ; 0                             ; 1                   ;
; CurrentState.LatchWriteByte    ; 0                              ; 0                           ; 1                           ; 0                        ; 0                            ; 0                            ; 0                         ; 0                             ; 1                   ;
; CurrentState.WriteByteToRam    ; 0                              ; 1                           ; 0                           ; 0                        ; 0                            ; 0                            ; 0                         ; 0                             ; 1                   ;
; CurrentState.WaitNextWriteByte ; 1                              ; 0                           ; 0                           ; 0                        ; 0                            ; 0                            ; 0                         ; 0                             ; 1                   ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------+------------------------------+---------------------------+-------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; UartTxFifo:XMTOutUart|IBufP2Ports:IBufCts|Temp1                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; UartTxFifo:AClkOutUart|IBufP2Ports:IBufCts|Temp1                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufCts|Temp1                                        ; Stuck at GND due to stuck port data_in                                                                   ;
; DataMapperPorts:DataMapper|GpsFifoReset                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; UartTxFifo:XMTOutUart|IBufP2Ports:IBufCts|O                                                  ; Stuck at GND due to stuck port data_in                                                                   ;
; UartTxFifo:AClkOutUart|IBufP2Ports:IBufCts|O                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufCts|O                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|written                   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|written                   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|readed                    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|readed                    ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A|Temp2                        ; Merged with IBufP2Ports:IBufPPS|O                                                                        ;
; PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_A|Temp2                          ; Merged with IBufP2Ports:IBufPPS|O                                                                        ;
; PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_A|Temp2                       ; Merged with IBufP2Ports:IBufPPS|O                                                                        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|full_r        ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|empty_r       ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r       ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A|Temp1                        ; Merged with IBufP2Ports:IBufPPS|Temp1                                                                    ;
; PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_A|Temp1                          ; Merged with IBufP2Ports:IBufPPS|Temp1                                                                    ;
; PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_A|Temp1                       ; Merged with IBufP2Ports:IBufPPS|Temp1                                                                    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[11] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[10] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[9]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[8]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[7]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[6]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[5]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[4]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[3]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[2]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[1]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[0]  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|counter_r[12] ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|re_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|re_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|we_i                      ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|we_i                      ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|waddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[0]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[1]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[2]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[3]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[4]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[5]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[6]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[7]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[8]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[9]    ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[10]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ; Merged with ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|raddr_r[11]   ;
; PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_A|O                              ; Merged with PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A|O                            ;
; PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_A|O                           ; Merged with PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A|O                            ;
; gated_fifo:SpiRxUartFifo|we_i                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; gated_fifo:SpiRxUartFifo|written                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[0..7]                                           ; Stuck at GND due to stuck port clock_enable                                                              ;
; gated_fifo:SpiTxUartFifo|re_i                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; gated_fifo:SpiTxUartFifo|readed                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|LastPeriodWritten                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|LastPeriod                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|PeriodEdge                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|LastDuty                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; ltc2378fifoPorts:ltc2378|DutyEdge                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|Temp1                        ; Stuck at GND due to stuck port data_in                                                                   ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[0..7]                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|Temp2                        ; Stuck at GND due to stuck port data_in                                                                   ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|O                            ; Stuck at GND due to stuck port data_in                                                                   ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[0..31]                                    ; Stuck at GND due to stuck port clock_enable                                                              ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|DeltaLatched                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[0]                                              ; Merged with gated_fifo:SpiRxUartFifo|fifo:fifo_i|counter_r[0]                                            ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[1..7]                                           ; Lost fanout                                                                                              ;
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[0..31]                                  ; Lost fanout                                                                                              ;
; SpiRegistersPorts:SpiRegistersExt|NextState.ReadingByte                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; SpiRegistersPorts:SpiRegistersExt|CurrentState.ReadingByte                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; SpiRegistersPorts:SpiRegistersExt|ChangedAddr                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; SpiRegistersPorts:SpiRegistersExt|DataToMiso[7]                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; Total Number of Removed Registers = 421                                                      ;                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                ;
+-----------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+-----------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|Temp1 ; Stuck at GND              ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|Temp2, ;
;                                                                       ; due to stuck port data_in ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B|O,     ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[31],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[30],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[29],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[28],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[27],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[26],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[25],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[24],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[23],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[22],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[21],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[20],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[19],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[18],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[17],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[16],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[15],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[14],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[13],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[12],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[11],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[10],                ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[9],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[8],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[7],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[6],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[5],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[4],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[3],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[2],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[1],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta[0],                 ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|DeltaLatched,             ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[31],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[30],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[29],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[28],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[27],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[26],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[25],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[24],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[23],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[22],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[21],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[20],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[19],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[18],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[17],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[16],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[15],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[14],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[13],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[12],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[11],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[10],              ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[9],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[8],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[7],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[6],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[5],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[4],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[3],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[2],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[1],               ;
;                                                                       ;                           ; PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|Delta_i[0]                ;
; gated_fifo:SpiRxUartFifo|we_i                                         ; Stuck at GND              ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[7],                       ;
;                                                                       ; due to stuck port data_in ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[6],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[5],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[4],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[3],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[2],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[1],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|waddr_r[0],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[2],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[1],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[0],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[3],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[4],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[5],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[6],                        ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|data_r[7]                         ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[7]                       ; Lost Fanouts              ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[5],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[4],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[3],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[2],                       ;
;                                                                       ;                           ; gated_fifo:SpiRxUartFifo|fifo:fifo_i|raddr_r[1]                        ;
; SpiRegistersPorts:SpiRegistersExt|NextState.ReadingByte               ; Stuck at GND              ; SpiRegistersPorts:SpiRegistersExt|CurrentState.ReadingByte,            ;
;                                                                       ; due to stuck port data_in ; SpiRegistersPorts:SpiRegistersExt|ChangedAddr                          ;
; UartTxFifo:XMTOutUart|IBufP2Ports:IBufCts|Temp1                       ; Stuck at GND              ; UartTxFifo:XMTOutUart|IBufP2Ports:IBufCts|O                            ;
;                                                                       ; due to stuck port data_in ;                                                                        ;
; UartTxFifo:AClkOutUart|IBufP2Ports:IBufCts|Temp1                      ; Stuck at GND              ; UartTxFifo:AClkOutUart|IBufP2Ports:IBufCts|O                           ;
;                                                                       ; due to stuck port data_in ;                                                                        ;
; UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufCts|Temp1                 ; Stuck at GND              ; UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufCts|O                      ;
;                                                                       ; due to stuck port data_in ;                                                                        ;
; ltc2378fifoPorts:ltc2378|LastPeriod                                   ; Stuck at GND              ; ltc2378fifoPorts:ltc2378|PeriodEdge                                    ;
;                                                                       ; due to stuck port data_in ;                                                                        ;
; ltc2378fifoPorts:ltc2378|LastDuty                                     ; Stuck at GND              ; ltc2378fifoPorts:ltc2378|DutyEdge                                      ;
;                                                                       ; due to stuck port data_in ;                                                                        ;
+-----------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2079  ;
; Number of registers using Synchronous Clear  ; 202   ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 1041  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1330  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; DataMapperPorts:DataMapper|RadioPower_i                                                ; 3       ;
; UartTxFifo:ZigOutUart|UartTx:UartTxUart|TxD                                            ; 1       ;
; DataMapperPorts:DataMapper|SDPower_i                                                   ; 2       ;
; UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|TxD                                ; 1       ;
; UartTxFifo:AClkOutUart|UartTx:UartTxUart|TxD                                           ; 1       ;
; SpiDacPorts:ClkDac_i|SpiRst                                                            ; 56      ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Sck_i                                          ; 6       ;
; ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|Sck_i                                      ; 7       ;
; ltc2378fifoPorts:ltc2378|SpiRst                                                        ; 4       ;
; DataMapperPorts:DataMapper|AdcGain_i[2]                                                ; 2       ;
; UartTxFifo:XMTOutUart|UartTx:UartTxUart|TxD                                            ; 1       ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|empty_r ; 6       ;
; RtcCounterPorts:RtcCounter|LastPPS                                                     ; 6       ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|empty_r                             ; 4       ;
; UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|BitCnt[1]                          ; 11      ;
; UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|BitCnt[2]                          ; 11      ;
; UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|BitCnt[3]                          ; 11      ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|SpiBitPos[4]                                   ; 3       ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[5]                                          ; 4       ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[3]                                          ; 4       ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[2]                                          ; 4       ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[1]                                          ; 4       ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[0]                                          ; 4       ;
; ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|SpiBitPos[3]                               ; 14      ;
; ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|SpiBitPos[4]                               ; 5       ;
; ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot|shot_i                     ; 33      ;
; DataMapperPorts:DataMapper|SarSamplesPerSecond_i[10]                                   ; 2       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[9]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[8]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[7]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[6]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[5]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[4]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[3]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[2]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[1]                                    ; 3       ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[0]                                    ; 3       ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|empty_r                        ; 4       ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|empty_r                  ; 5       ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|empty_r                       ; 4       ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|empty_r                        ; 4       ;
; ltc2378fifoPorts:ltc2378|SampleLatched                                                 ; 4       ;
; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Sck_i                                              ; 7       ;
; ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart|TxD                             ; 2       ;
; DataMapperPorts:DataMapper|SpiExtAddr_i[0]                                             ; 2       ;
; DataMapperPorts:DataMapper|ForcedPeriod_i                                              ; 1       ;
; DataMapperPorts:DataMapper|SpiExtAddr_i[1]                                             ; 2       ;
; DataMapperPorts:DataMapper|ForcedDuty_i                                                ; 1       ;
; DataMapperPorts:DataMapper|SpiExtAddr_i[2]                                             ; 2       ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|empty_r                       ; 6       ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|empty_r                             ; 4       ;
; DataMapperPorts:DataMapper|DutyOff_i                                                   ; 1       ;
; DataMapperPorts:DataMapper|DutyTriggerEither_i                                         ; 1       ;
; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|SpiBitPos[3]                                       ; 4       ;
; ZBusPorts:ZBus_i|SpiRst                                                                ; 36      ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|empty_r                            ; 3       ;
; PPSCountPorts:PPSAccumulator|InvalidatePPSCount                                        ; 32      ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|empty_r                             ; 4       ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[1]                      ; 16      ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[0]                      ; 17      ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[2]                      ; 12      ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|BitPosAdvanced                    ; 2       ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|LastSck                           ; 5       ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|empty_r                                           ; 1       ;
; Total number of inverted registers = 64                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                             ; Type ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|data_r[0..7]                        ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0                        ; RAM  ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|data_r[0..7]                  ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0                  ; RAM  ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|data_r[0..7]                       ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0                       ; RAM  ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|data_r[0..7]                        ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0                        ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|data_r[0..7]                             ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0                             ; RAM  ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|data_r[0..7]                            ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0                            ; RAM  ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|data_r[0..7]                             ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0                             ; RAM  ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|data_r[0..7]                             ; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0                             ; RAM  ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|data_r[0..7]                       ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0                       ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|data_r[0..7] ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MountainOperatorPorts|PPSCountPorts:PPSAccumulator|PPSAccum_i[19]                      ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |MountainOperatorPorts|RtcCounterPorts:RtcCounter|ClockDivider[10]                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |MountainOperatorPorts|RtcCounterPorts:RtcCounter|Seconds_i[6]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator|Delta_i[26]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator|Delta_i[20]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MountainOperatorPorts|RtcCounterPorts:RtcCounter|Milliseconds_i[2]                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|UartTx:UartTxUart|BitCnt[2]                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|UartTx:UartTxUart|BitCnt[3]               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|UartTx:UartTxUart|BitCnt[2]                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart|BitCnt[2] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|Address_i[0]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 0 LEs                ; 21 LEs                 ; Yes        ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|DataToMiso[6]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|UartRxRaw:Uart|\RxProc:BitPos[0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|UartRxParity:Uart|\RxProc:BitPos[3]     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|BitCnt[3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|UartRxRaw:Uart|Mux1                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart|Mux0               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart|Mux0               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart|Mux3              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart|Mux0               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|UartRxParity:Uart|Mux0                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|Selector4                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|Selector2                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|Selector2                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|Selector2                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|Selector5                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |MountainOperatorPorts ;
+------------+---------+------+-----------------------------------+
; Assignment ; Value   ; From ; To                                ;
+------------+---------+------+-----------------------------------+
; LOCATION   ; Pin_B5  ; -    ; RamBusAddress[15]                 ;
; LOCATION   ; Pin_A5  ; -    ; RamBusAddress[14]                 ;
; LOCATION   ; Pin_B6  ; -    ; RamBusAddress[13]                 ;
; LOCATION   ; Pin_A6  ; -    ; RamBusAddress[12]                 ;
; LOCATION   ; Pin_B7  ; -    ; RamBusAddress[11]                 ;
; LOCATION   ; Pin_A7  ; -    ; RamBusAddress[10]                 ;
; LOCATION   ; Pin_A8  ; -    ; RamBusAddress[9]                  ;
; LOCATION   ; Pin_B9  ; -    ; RamBusAddress[8]                  ;
; LOCATION   ; Pin_B1  ; -    ; RamBusAddress[7]                  ;
; LOCATION   ; Pin_C1  ; -    ; RamBusAddress[6]                  ;
; LOCATION   ; Pin_B2  ; -    ; RamBusAddress[5]                  ;
; LOCATION   ; Pin_B3  ; -    ; RamBusAddress[4]                  ;
; LOCATION   ; Pin_C3  ; -    ; RamBusAddress[3]                  ;
; LOCATION   ; Pin_C4  ; -    ; RamBusAddress[2]                  ;
; LOCATION   ; Pin_C6  ; -    ; RamBusAddress[1]                  ;
; LOCATION   ; Pin_D9  ; -    ; RamBusAddress[0]                  ;
; LOCATION   ; Pin_P4  ; -    ; RamBusData[15]                    ;
; LOCATION   ; Pin_P2  ; -    ; RamBusData[14]                    ;
; LOCATION   ; Pin_R1  ; -    ; RamBusData[13]                    ;
; LOCATION   ; Pin_R2  ; -    ; RamBusData[12]                    ;
; LOCATION   ; Pin_T2  ; -    ; RamBusData[11]                    ;
; LOCATION   ; Pin_R3  ; -    ; RamBusData[10]                    ;
; LOCATION   ; Pin_T3  ; -    ; RamBusData[9]                     ;
; LOCATION   ; Pin_R4  ; -    ; RamBusData[8]                     ;
; LOCATION   ; Pin_T4  ; -    ; RamBusData[7]                     ;
; LOCATION   ; Pin_P5  ; -    ; RamBusData[6]                     ;
; LOCATION   ; Pin_R5  ; -    ; RamBusData[5]                     ;
; LOCATION   ; Pin_T5  ; -    ; RamBusData[4]                     ;
; LOCATION   ; Pin_P6  ; -    ; RamBusData[3]                     ;
; LOCATION   ; Pin_R6  ; -    ; RamBusData[2]                     ;
; LOCATION   ; Pin_T6  ; -    ; RamBusData[1]                     ;
; LOCATION   ; Pin_R7  ; -    ; RamBusData[0]                     ;
; LOCATION   ; Pin_F12 ; -    ; RamBusnCs[2]                      ;
; LOCATION   ; Pin_F10 ; -    ; RamBusnCs[1]                      ;
; LOCATION   ; Pin_E10 ; -    ; RamBusnCs[0]                      ;
; LOCATION   ; Pin_K12 ; -    ; AdcGainMux[5]                     ;
; LOCATION   ; Pin_K11 ; -    ; AdcGainMux[4]                     ;
; LOCATION   ; Pin_J12 ; -    ; AdcGainMux[3]                     ;
; LOCATION   ; Pin_J15 ; -    ; AdcGainMux[2]                     ;
; LOCATION   ; Pin_J11 ; -    ; AdcGainMux[1]                     ;
; LOCATION   ; Pin_G11 ; -    ; AdcGainMux[0]                     ;
; LOCATION   ; Pin_J5  ; -    ; RstuC                             ;
; LOCATION   ; Pin_C14 ; -    ; TxduC0                            ;
; LOCATION   ; Pin_D14 ; -    ; RxduC0                            ;
; LOCATION   ; Pin_H6  ; -    ; TxduC1                            ;
; LOCATION   ; Pin_H5  ; -    ; RxduC1                            ;
; LOCATION   ; Pin_A10 ; -    ; ArmMosi                           ;
; LOCATION   ; Pin_A12 ; -    ; ArmSck                            ;
; LOCATION   ; Pin_A11 ; -    ; ArmMiso                           ;
; LOCATION   ; Pin_F11 ; -    ; X0                                ;
; LOCATION   ; Pin_A13 ; -    ; X1                                ;
; LOCATION   ; Pin_C12 ; -    ; X2                                ;
; LOCATION   ; Pin_G2  ; -    ; UConnuC                           ;
; LOCATION   ; Pin_A3  ; -    ; RamBusWE                          ;
; LOCATION   ; Pin_C2  ; -    ; RamBusOE                          ;
; LOCATION   ; Pin_P15 ; -    ; TxdUsb                            ;
; LOCATION   ; Pin_N14 ; -    ; RxdUsb                            ;
; LOCATION   ; Pin_T8  ; -    ; UsbConn                           ;
; LOCATION   ; Pin_T15 ; -    ; UsbSw                             ;
; LOCATION   ; Pin_N1  ; -    ; RstZig                            ;
; LOCATION   ; Pin_L2  ; -    ; RxdZig                            ;
; LOCATION   ; Pin_M2  ; -    ; TxdZig                            ;
; LOCATION   ; Pin_K2  ; -    ; CtsZig                            ;
; LOCATION   ; Pin_L1  ; -    ; RtsZig                            ;
; LOCATION   ; Pin_R8  ; -    ; SyncDCDC                          ;
; LOCATION   ; Pin_T11 ; -    ; PwrSD                             ;
; LOCATION   ; Pin_F9  ; -    ; PwrRadio                          ;
; LOCATION   ; Pin_M3  ; -    ; VCXO                              ;
; LOCATION   ; Pin_M11 ; -    ; TxdGps                            ;
; LOCATION   ; Pin_L12 ; -    ; RxdGps                            ;
; LOCATION   ; Pin_K14 ; -    ; PpsGps                            ;
; LOCATION   ; Pin_L11 ; -    ; TxdAClk                           ;
; LOCATION   ; Pin_J14 ; -    ; RxdAClk                           ;
; LOCATION   ; Pin_J6  ; -    ; nCsClk                            ;
; LOCATION   ; Pin_K6  ; -    ; SckClk                            ;
; LOCATION   ; Pin_P1  ; -    ; MosiClk                           ;
; LOCATION   ; Pin_N2  ; -    ; MisoClk                           ;
; LOCATION   ; Pin_M15 ; -    ; SarAdcTrig                        ;
; LOCATION   ; Pin_N16 ; -    ; SarAdcSck                         ;
; LOCATION   ; Pin_M14 ; -    ; SarAdcMiso                        ;
; LOCATION   ; Pin_M16 ; -    ; SarAdcnCs                         ;
; LOCATION   ; Pin_L16 ; -    ; SarAdcnDrdy                       ;
; LOCATION   ; Pin_B16 ; -    ; ChopperMuxPos                     ;
; LOCATION   ; Pin_C16 ; -    ; ChopperMuxNeg                     ;
; LOCATION   ; Pin_R14 ; -    ; SckSpiExt                         ;
; LOCATION   ; Pin_T14 ; -    ; MosiSpiExt                        ;
; LOCATION   ; Pin_P14 ; -    ; MisoSpiExt                        ;
; LOCATION   ; Pin_P10 ; -    ; nCsSpiExt0                        ;
; LOCATION   ; Pin_R11 ; -    ; nCsSpiExt1                        ;
; LOCATION   ; Pin_P11 ; -    ; nCsSpiExt2                        ;
; LOCATION   ; Pin_T12 ; -    ; GpsRxdSpiExt                      ;
; LOCATION   ; Pin_R10 ; -    ; GpsPpsSpiExt                      ;
; LOCATION   ; Pin_L9  ; -    ; SckAux                            ;
; LOCATION   ; Pin_M10 ; -    ; MosiAux                           ;
; LOCATION   ; Pin_L10 ; -    ; MisoAux                           ;
; LOCATION   ; Pin_M9  ; -    ; nCs0Aux                           ;
; LOCATION   ; Pin_L7  ; -    ; nCs1Aux                           ;
; LOCATION   ; Pin_L8  ; -    ; nCs2Aux                           ;
; LOCATION   ; Pin_M7  ; -    ; PeriodAux                         ;
; LOCATION   ; Pin_R9  ; -    ; DutyAux                           ;
; LOCATION   ; Pin_F4  ; -    ; ZPeriod                           ;
; LOCATION   ; Pin_F5  ; -    ; ZDuty                             ;
; LOCATION   ; Pin_J3  ; -    ; TxdXMT                            ;
; LOCATION   ; Pin_J2  ; -    ; RxdXMT                            ;
; LOCATION   ; Pin_N4  ; -    ; LedR                              ;
; LOCATION   ; Pin_N3  ; -    ; LedG                              ;
; LOCATION   ; Pin_T13 ; -    ; TP3                               ;
; LOCATION   ; Pin_T7  ; -    ; TP4                               ;
; LOCATION   ; Pin_M1  ; -    ; TP5                               ;
; LOCATION   ; Pin_J1  ; -    ; TP6                               ;
; LOCATION   ; Pin_R16 ; -    ; TP7                               ;
; LOCATION   ; Pin_A9  ; -    ; TP8                               ;
+------------+---------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll ;
+------------------+---------+------------------------------------------------+
; Parameter Name   ; Value   ; Type                                           ;
+------------------+---------+------------------------------------------------+
; clock_divider    ; 1       ; Signed Integer                                 ;
; clock_multiplier ; 6       ; Signed Integer                                 ;
; clock_freq_khz   ; 16777.7 ; Signed Float                                   ;
+------------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll|altpll:altpll_analog ;
+-------------------------------+------------------------+-----------------------------------------+
; Parameter Name                ; Value                  ; Type                                    ;
+-------------------------------+------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 59603                  ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                                 ;
; LOCK_LOW                      ; 1                      ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                 ;
; BANDWIDTH                     ; 0                      ; Untyped                                 ;
; BANDWIDTH_TYPE                ; LOW                    ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                     ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                 ;
; VCO_MIN                       ; 0                      ; Untyped                                 ;
; VCO_MAX                       ; 0                      ; Untyped                                 ;
; VCO_CENTER                    ; 0                      ; Untyped                                 ;
; PFD_MIN                       ; 0                      ; Untyped                                 ;
; PFD_MAX                       ; 0                      ; Untyped                                 ;
; M_INITIAL                     ; 0                      ; Untyped                                 ;
; M                             ; 0                      ; Untyped                                 ;
; N                             ; 1                      ; Untyped                                 ;
; M2                            ; 1                      ; Untyped                                 ;
; N2                            ; 1                      ; Untyped                                 ;
; SS                            ; 1                      ; Untyped                                 ;
; C0_HIGH                       ; 0                      ; Untyped                                 ;
; C1_HIGH                       ; 0                      ; Untyped                                 ;
; C2_HIGH                       ; 0                      ; Untyped                                 ;
; C3_HIGH                       ; 0                      ; Untyped                                 ;
; C4_HIGH                       ; 0                      ; Untyped                                 ;
; C5_HIGH                       ; 0                      ; Untyped                                 ;
; C6_HIGH                       ; 0                      ; Untyped                                 ;
; C7_HIGH                       ; 0                      ; Untyped                                 ;
; C8_HIGH                       ; 0                      ; Untyped                                 ;
; C9_HIGH                       ; 0                      ; Untyped                                 ;
; C0_LOW                        ; 0                      ; Untyped                                 ;
; C1_LOW                        ; 0                      ; Untyped                                 ;
; C2_LOW                        ; 0                      ; Untyped                                 ;
; C3_LOW                        ; 0                      ; Untyped                                 ;
; C4_LOW                        ; 0                      ; Untyped                                 ;
; C5_LOW                        ; 0                      ; Untyped                                 ;
; C6_LOW                        ; 0                      ; Untyped                                 ;
; C7_LOW                        ; 0                      ; Untyped                                 ;
; C8_LOW                        ; 0                      ; Untyped                                 ;
; C9_LOW                        ; 0                      ; Untyped                                 ;
; C0_INITIAL                    ; 0                      ; Untyped                                 ;
; C1_INITIAL                    ; 0                      ; Untyped                                 ;
; C2_INITIAL                    ; 0                      ; Untyped                                 ;
; C3_INITIAL                    ; 0                      ; Untyped                                 ;
; C4_INITIAL                    ; 0                      ; Untyped                                 ;
; C5_INITIAL                    ; 0                      ; Untyped                                 ;
; C6_INITIAL                    ; 0                      ; Untyped                                 ;
; C7_INITIAL                    ; 0                      ; Untyped                                 ;
; C8_INITIAL                    ; 0                      ; Untyped                                 ;
; C9_INITIAL                    ; 0                      ; Untyped                                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                                 ;
; C0_PH                         ; 0                      ; Untyped                                 ;
; C1_PH                         ; 0                      ; Untyped                                 ;
; C2_PH                         ; 0                      ; Untyped                                 ;
; C3_PH                         ; 0                      ; Untyped                                 ;
; C4_PH                         ; 0                      ; Untyped                                 ;
; C5_PH                         ; 0                      ; Untyped                                 ;
; C6_PH                         ; 0                      ; Untyped                                 ;
; C7_PH                         ; 0                      ; Untyped                                 ;
; C8_PH                         ; 0                      ; Untyped                                 ;
; C9_PH                         ; 0                      ; Untyped                                 ;
; L0_HIGH                       ; 1                      ; Untyped                                 ;
; L1_HIGH                       ; 1                      ; Untyped                                 ;
; G0_HIGH                       ; 1                      ; Untyped                                 ;
; G1_HIGH                       ; 1                      ; Untyped                                 ;
; G2_HIGH                       ; 1                      ; Untyped                                 ;
; G3_HIGH                       ; 1                      ; Untyped                                 ;
; E0_HIGH                       ; 1                      ; Untyped                                 ;
; E1_HIGH                       ; 1                      ; Untyped                                 ;
; E2_HIGH                       ; 1                      ; Untyped                                 ;
; E3_HIGH                       ; 1                      ; Untyped                                 ;
; L0_LOW                        ; 1                      ; Untyped                                 ;
; L1_LOW                        ; 1                      ; Untyped                                 ;
; G0_LOW                        ; 1                      ; Untyped                                 ;
; G1_LOW                        ; 1                      ; Untyped                                 ;
; G2_LOW                        ; 1                      ; Untyped                                 ;
; G3_LOW                        ; 1                      ; Untyped                                 ;
; E0_LOW                        ; 1                      ; Untyped                                 ;
; E1_LOW                        ; 1                      ; Untyped                                 ;
; E2_LOW                        ; 1                      ; Untyped                                 ;
; E3_LOW                        ; 1                      ; Untyped                                 ;
; L0_INITIAL                    ; 1                      ; Untyped                                 ;
; L1_INITIAL                    ; 1                      ; Untyped                                 ;
; G0_INITIAL                    ; 1                      ; Untyped                                 ;
; G1_INITIAL                    ; 1                      ; Untyped                                 ;
; G2_INITIAL                    ; 1                      ; Untyped                                 ;
; G3_INITIAL                    ; 1                      ; Untyped                                 ;
; E0_INITIAL                    ; 1                      ; Untyped                                 ;
; E1_INITIAL                    ; 1                      ; Untyped                                 ;
; E2_INITIAL                    ; 1                      ; Untyped                                 ;
; E3_INITIAL                    ; 1                      ; Untyped                                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                                 ;
; L0_PH                         ; 0                      ; Untyped                                 ;
; L1_PH                         ; 0                      ; Untyped                                 ;
; G0_PH                         ; 0                      ; Untyped                                 ;
; G1_PH                         ; 0                      ; Untyped                                 ;
; G2_PH                         ; 0                      ; Untyped                                 ;
; G3_PH                         ; 0                      ; Untyped                                 ;
; E0_PH                         ; 0                      ; Untyped                                 ;
; E1_PH                         ; 0                      ; Untyped                                 ;
; E2_PH                         ; 0                      ; Untyped                                 ;
; E3_PH                         ; 0                      ; Untyped                                 ;
; M_PH                          ; 0                      ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                 ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                          ;
+-------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:UartPll ;
+------------------+---------+----------------------------------------------+
; Parameter Name   ; Value   ; Type                                         ;
+------------------+---------+----------------------------------------------+
; clock_divider    ; 8       ; Signed Integer                               ;
; clock_multiplier ; 7       ; Signed Integer                               ;
; clock_freq_khz   ; 16777.7 ; Signed Float                                 ;
+------------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:UartPll|altpll:altpll_analog ;
+-------------------------------+------------------------+---------------------------------------+
; Parameter Name                ; Value                  ; Type                                  ;
+-------------------------------+------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                               ;
; PLL_TYPE                      ; AUTO                   ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 59603                  ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                               ;
; LOCK_HIGH                     ; 1                      ; Untyped                               ;
; LOCK_LOW                      ; 1                      ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                               ;
; SKIP_VCO                      ; OFF                    ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                               ;
; BANDWIDTH                     ; 0                      ; Untyped                               ;
; BANDWIDTH_TYPE                ; LOW                    ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                               ;
; DOWN_SPREAD                   ; 0                      ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                     ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 7                      ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 8                      ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                               ;
; DPA_DIVIDER                   ; 0                      ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                               ;
; VCO_MIN                       ; 0                      ; Untyped                               ;
; VCO_MAX                       ; 0                      ; Untyped                               ;
; VCO_CENTER                    ; 0                      ; Untyped                               ;
; PFD_MIN                       ; 0                      ; Untyped                               ;
; PFD_MAX                       ; 0                      ; Untyped                               ;
; M_INITIAL                     ; 0                      ; Untyped                               ;
; M                             ; 0                      ; Untyped                               ;
; N                             ; 1                      ; Untyped                               ;
; M2                            ; 1                      ; Untyped                               ;
; N2                            ; 1                      ; Untyped                               ;
; SS                            ; 1                      ; Untyped                               ;
; C0_HIGH                       ; 0                      ; Untyped                               ;
; C1_HIGH                       ; 0                      ; Untyped                               ;
; C2_HIGH                       ; 0                      ; Untyped                               ;
; C3_HIGH                       ; 0                      ; Untyped                               ;
; C4_HIGH                       ; 0                      ; Untyped                               ;
; C5_HIGH                       ; 0                      ; Untyped                               ;
; C6_HIGH                       ; 0                      ; Untyped                               ;
; C7_HIGH                       ; 0                      ; Untyped                               ;
; C8_HIGH                       ; 0                      ; Untyped                               ;
; C9_HIGH                       ; 0                      ; Untyped                               ;
; C0_LOW                        ; 0                      ; Untyped                               ;
; C1_LOW                        ; 0                      ; Untyped                               ;
; C2_LOW                        ; 0                      ; Untyped                               ;
; C3_LOW                        ; 0                      ; Untyped                               ;
; C4_LOW                        ; 0                      ; Untyped                               ;
; C5_LOW                        ; 0                      ; Untyped                               ;
; C6_LOW                        ; 0                      ; Untyped                               ;
; C7_LOW                        ; 0                      ; Untyped                               ;
; C8_LOW                        ; 0                      ; Untyped                               ;
; C9_LOW                        ; 0                      ; Untyped                               ;
; C0_INITIAL                    ; 0                      ; Untyped                               ;
; C1_INITIAL                    ; 0                      ; Untyped                               ;
; C2_INITIAL                    ; 0                      ; Untyped                               ;
; C3_INITIAL                    ; 0                      ; Untyped                               ;
; C4_INITIAL                    ; 0                      ; Untyped                               ;
; C5_INITIAL                    ; 0                      ; Untyped                               ;
; C6_INITIAL                    ; 0                      ; Untyped                               ;
; C7_INITIAL                    ; 0                      ; Untyped                               ;
; C8_INITIAL                    ; 0                      ; Untyped                               ;
; C9_INITIAL                    ; 0                      ; Untyped                               ;
; C0_MODE                       ; BYPASS                 ; Untyped                               ;
; C1_MODE                       ; BYPASS                 ; Untyped                               ;
; C2_MODE                       ; BYPASS                 ; Untyped                               ;
; C3_MODE                       ; BYPASS                 ; Untyped                               ;
; C4_MODE                       ; BYPASS                 ; Untyped                               ;
; C5_MODE                       ; BYPASS                 ; Untyped                               ;
; C6_MODE                       ; BYPASS                 ; Untyped                               ;
; C7_MODE                       ; BYPASS                 ; Untyped                               ;
; C8_MODE                       ; BYPASS                 ; Untyped                               ;
; C9_MODE                       ; BYPASS                 ; Untyped                               ;
; C0_PH                         ; 0                      ; Untyped                               ;
; C1_PH                         ; 0                      ; Untyped                               ;
; C2_PH                         ; 0                      ; Untyped                               ;
; C3_PH                         ; 0                      ; Untyped                               ;
; C4_PH                         ; 0                      ; Untyped                               ;
; C5_PH                         ; 0                      ; Untyped                               ;
; C6_PH                         ; 0                      ; Untyped                               ;
; C7_PH                         ; 0                      ; Untyped                               ;
; C8_PH                         ; 0                      ; Untyped                               ;
; C9_PH                         ; 0                      ; Untyped                               ;
; L0_HIGH                       ; 1                      ; Untyped                               ;
; L1_HIGH                       ; 1                      ; Untyped                               ;
; G0_HIGH                       ; 1                      ; Untyped                               ;
; G1_HIGH                       ; 1                      ; Untyped                               ;
; G2_HIGH                       ; 1                      ; Untyped                               ;
; G3_HIGH                       ; 1                      ; Untyped                               ;
; E0_HIGH                       ; 1                      ; Untyped                               ;
; E1_HIGH                       ; 1                      ; Untyped                               ;
; E2_HIGH                       ; 1                      ; Untyped                               ;
; E3_HIGH                       ; 1                      ; Untyped                               ;
; L0_LOW                        ; 1                      ; Untyped                               ;
; L1_LOW                        ; 1                      ; Untyped                               ;
; G0_LOW                        ; 1                      ; Untyped                               ;
; G1_LOW                        ; 1                      ; Untyped                               ;
; G2_LOW                        ; 1                      ; Untyped                               ;
; G3_LOW                        ; 1                      ; Untyped                               ;
; E0_LOW                        ; 1                      ; Untyped                               ;
; E1_LOW                        ; 1                      ; Untyped                               ;
; E2_LOW                        ; 1                      ; Untyped                               ;
; E3_LOW                        ; 1                      ; Untyped                               ;
; L0_INITIAL                    ; 1                      ; Untyped                               ;
; L1_INITIAL                    ; 1                      ; Untyped                               ;
; G0_INITIAL                    ; 1                      ; Untyped                               ;
; G1_INITIAL                    ; 1                      ; Untyped                               ;
; G2_INITIAL                    ; 1                      ; Untyped                               ;
; G3_INITIAL                    ; 1                      ; Untyped                               ;
; E0_INITIAL                    ; 1                      ; Untyped                               ;
; E1_INITIAL                    ; 1                      ; Untyped                               ;
; E2_INITIAL                    ; 1                      ; Untyped                               ;
; E3_INITIAL                    ; 1                      ; Untyped                               ;
; L0_MODE                       ; BYPASS                 ; Untyped                               ;
; L1_MODE                       ; BYPASS                 ; Untyped                               ;
; G0_MODE                       ; BYPASS                 ; Untyped                               ;
; G1_MODE                       ; BYPASS                 ; Untyped                               ;
; G2_MODE                       ; BYPASS                 ; Untyped                               ;
; G3_MODE                       ; BYPASS                 ; Untyped                               ;
; E0_MODE                       ; BYPASS                 ; Untyped                               ;
; E1_MODE                       ; BYPASS                 ; Untyped                               ;
; E2_MODE                       ; BYPASS                 ; Untyped                               ;
; E3_MODE                       ; BYPASS                 ; Untyped                               ;
; L0_PH                         ; 0                      ; Untyped                               ;
; L1_PH                         ; 0                      ; Untyped                               ;
; G0_PH                         ; 0                      ; Untyped                               ;
; G1_PH                         ; 0                      ; Untyped                               ;
; G2_PH                         ; 0                      ; Untyped                               ;
; G3_PH                         ; 0                      ; Untyped                               ;
; E0_PH                         ; 0                      ; Untyped                               ;
; E1_PH                         ; 0                      ; Untyped                               ;
; E2_PH                         ; 0                      ; Untyped                               ;
; E3_PH                         ; 0                      ; Untyped                               ;
; M_PH                          ; 0                      ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                               ;
; CLK0_COUNTER                  ; G0                     ; Untyped                               ;
; CLK1_COUNTER                  ; G0                     ; Untyped                               ;
; CLK2_COUNTER                  ; G0                     ; Untyped                               ;
; CLK3_COUNTER                  ; G0                     ; Untyped                               ;
; CLK4_COUNTER                  ; G0                     ; Untyped                               ;
; CLK5_COUNTER                  ; G0                     ; Untyped                               ;
; CLK6_COUNTER                  ; E0                     ; Untyped                               ;
; CLK7_COUNTER                  ; E1                     ; Untyped                               ;
; CLK8_COUNTER                  ; E2                     ; Untyped                               ;
; CLK9_COUNTER                  ; E3                     ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                               ;
; M_TIME_DELAY                  ; 0                      ; Untyped                               ;
; N_TIME_DELAY                  ; 0                      ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                               ;
; VCO_POST_SCALE                ; 0                      ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                               ;
; CBXI_PARAMETER                ; PLL2_altpll1           ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                               ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                        ;
+-------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i          ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; DEVICE_FAMILY  ; MAX 10                                                           ; String          ;
; ID_VALUE       ; 1111111111111111111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; ID_VALUE_STR   ; ffffffffffffffff                                                 ; String          ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                      ;
; WIDTH          ; 7                 ; Signed Integer                                                               ;
; CBXI_PARAMETER ; a_graycounter_3ag ; Untyped                                                                      ;
+----------------+-------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg ;
+------------------------+--------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                            ;
+------------------------+--------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64     ; Signed Integer                                                                  ;
; LPM_DIRECTION          ; RIGHT  ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                         ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                  ;
+------------------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OneShotPorts:BootupReset ;
+-----------------------+-----------+-----------------------------------+
; Parameter Name        ; Value     ; Type                              ;
+-----------------------+-----------+-----------------------------------+
; clock_freqhz          ; 100663296 ; Signed Integer                    ;
; delay_seconds         ; 1.0E-05   ; Signed Float                      ;
; shot_rst_state        ; '0'       ; Enumerated                        ;
; shot_pretrigger_state ; '0'       ; Enumerated                        ;
+-----------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPSCountPorts:PPSAccumulator ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; PPS_ACCUM_CYCLES ; 1     ; Signed Integer                                 ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PhaseComparatorPorts:PPSRtcPhaseComparator ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; max_clock_bits_delta ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PhaseComparatorPorts:SarPPSAdcPhaseComparator ;
+----------------------+-------+-------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                        ;
+----------------------+-------+-------------------------------------------------------------+
; max_clock_bits_delta ; 32    ; Signed Integer                                              ;
+----------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; max_clock_bits_delta ; 32    ; Signed Integer                                             ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RtcCounterPorts:RtcCounter ;
+----------------+-----------+--------------------------------------------+
; Parameter Name ; Value     ; Type                                       ;
+----------------+-----------+--------------------------------------------+
; clock_freq     ; 100663296 ; Signed Integer                             ;
+----------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMapperPorts:DataMapper ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; ram_address_bits ; 17    ; Signed Integer                               ;
; fifo_bits        ; 8     ; Signed Integer                               ;
; mux_address_bits ; 4     ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiRegistersPorts:SpiRegistersExt ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH_BYTES    ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; width_bytes              ; 1                                                                ; Signed Integer  ;
; free_run                 ; 1                                                                ; Signed Integer  ;
; DATA_FROM_MOSI_RST_STATE ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378 ;
+-----------------+--------------------------+--------------------------+
; Parameter Name  ; Value                    ; Type                     ;
+-----------------+--------------------------+--------------------------+
; DEBUG_MISO_DATA ; 000000000000000000000000 ; Unsigned Binary          ;
+-----------------+--------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; width_bits       ; 16    ; Signed Integer                                                                       ;
; divout_rst_state ; '0'   ; Enumerated                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; clock_divider  ; 0     ; Signed Integer                                                  ;
; byte_width     ; 3     ; Signed Integer                                                  ;
; cpol           ; '0'   ; Enumerated                                                      ;
; CPHA           ; '0'   ; Enumerated                                                      ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot ;
+-----------------------+-----------+----------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                 ;
+-----------------------+-----------+----------------------------------------------------------------------+
; clock_freqhz          ; 100000000 ; Signed Integer                                                       ;
; delay_seconds         ; 3.0E-08   ; Signed Float                                                         ;
; shot_rst_state        ; '1'       ; Enumerated                                                           ;
; shot_pretrigger_state ; '1'       ; Enumerated                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                         ;
; depth_bits     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                                     ;
; depth_bits     ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacPorts:ClkDac_i ;
+---------------------+-----------+---------------------------------+
; Parameter Name      ; Value     ; Type                            ;
+---------------------+-----------+---------------------------------+
; master_clock_freqhz ; 100663296 ; Signed Integer                  ;
+---------------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; clock_divider  ; 1006  ; Signed Integer                                              ;
; byte_width     ; 2     ; Signed Integer                                              ;
; cpol           ; '0'   ; Enumerated                                                  ;
; CPHA           ; '0'   ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart ;
+-------------------+----------+----------------------------------------+
; Parameter Name    ; Value    ; Type                                   ;
+-------------------+----------+----------------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                         ;
; fifo_bits         ; 8        ; Signed Integer                         ;
; baudrate          ; 9600     ; Signed Integer                         ;
+-------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; clock_divider    ; 96    ; Signed Integer                                                          ;
; divout_rst_state ; '0'   ; Enumerated                                                              ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                   ;
; depth_bits     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                               ;
; depth_bits     ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart ;
+-------------------+----------+-------------------------------------------+
; Parameter Name    ; Value    ; Type                                      ;
+-------------------+----------+-------------------------------------------+
; parity_even       ; '0'      ; Enumerated                                ;
; uart_clock_freqhz ; 14680064 ; Signed Integer                            ;
; fifo_bits         ; 8        ; Signed Integer                            ;
; baudrate          ; 9600     ; Signed Integer                            ;
+-------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                        ;
; depth_bits     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                                    ;
; depth_bits     ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; clock_divider    ; 1530  ; Signed Integer                                                              ;
; divout_rst_state ; '0'   ; Enumerated                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; parity_even    ; '0'   ; Enumerated                                                              ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:UsbUart ;
+-------------------+----------+----------------------------------+
; Parameter Name    ; Value    ; Type                             ;
+-------------------+----------+----------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                   ;
; fifo_bits         ; 8        ; Signed Integer                   ;
; baudrate          ; 230400   ; Signed Integer                   ;
+-------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|UartRx:Uart ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clock_freqhz   ; 14680064 ; Signed Integer                                  ;
; baudrate       ; 230400   ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; clock_divider    ; 4     ; Signed Integer                                                                ;
; divout_rst_state ; '0'   ; Enumerated                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                             ;
; depth_bits     ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                         ;
; depth_bits     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:ZigUart ;
+-------------------+----------+----------------------------------+
; Parameter Name    ; Value    ; Type                             ;
+-------------------+----------+----------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                   ;
; fifo_bits         ; 8        ; Signed Integer                   ;
; baudrate          ; 115200   ; Signed Integer                   ;
+-------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|UartRx:Uart ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clock_freqhz   ; 14680064 ; Signed Integer                                  ;
; baudrate       ; 115200   ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; clock_divider    ; 8     ; Signed Integer                                                                ;
; divout_rst_state ; '0'   ; Enumerated                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                             ;
; depth_bits     ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                         ;
; depth_bits     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart ;
+-------------------+----------+-------------------------------------+
; Parameter Name    ; Value    ; Type                                ;
+-------------------+----------+-------------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                      ;
; fifo_bits         ; 8        ; Signed Integer                      ;
; baudrate          ; 115200   ; Signed Integer                      ;
+-------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                  ;
; depth_bits     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                              ;
; depth_bits     ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; clock_divider    ; 128   ; Signed Integer                                                        ;
; divout_rst_state ; '0'   ; Enumerated                                                            ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:AClkUart ;
+-------------------+----------+-----------------------------------+
; Parameter Name    ; Value    ; Type                              ;
+-------------------+----------+-----------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                    ;
; fifo_bits         ; 8        ; Signed Integer                    ;
; baudrate          ; 57600    ; Signed Integer                    ;
+-------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|UartRx:Uart ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clock_freqhz   ; 14680064 ; Signed Integer                                   ;
; baudrate       ; 57600    ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------+
; clock_divider    ; 16    ; Signed Integer                                                                 ;
; divout_rst_state ; '0'   ; Enumerated                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                              ;
; depth_bits     ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                          ;
; depth_bits     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart ;
+-------------------+----------+--------------------------------------+
; Parameter Name    ; Value    ; Type                                 ;
+-------------------+----------+--------------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                       ;
; fifo_bits         ; 8        ; Signed Integer                       ;
; baudrate          ; 57600    ; Signed Integer                       ;
+-------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                   ;
; depth_bits     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                               ;
; depth_bits     ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv ;
+------------------+-------+------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                   ;
+------------------+-------+------------------------------------------------------------------------+
; clock_divider    ; 255   ; Signed Integer                                                         ;
; divout_rst_state ; '0'   ; Enumerated                                                             ;
+------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:XMTUart ;
+-------------------+----------+----------------------------------+
; Parameter Name    ; Value    ; Type                             ;
+-------------------+----------+----------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                   ;
; fifo_bits         ; 8        ; Signed Integer                   ;
; baudrate          ; 38400    ; Signed Integer                   ;
+-------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|UartRx:Uart ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clock_freqhz   ; 14680064 ; Signed Integer                                  ;
; baudrate       ; 38400    ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; clock_divider    ; 24    ; Signed Integer                                                                ;
; divout_rst_state ; '0'   ; Enumerated                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                             ;
; depth_bits     ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                         ;
; depth_bits     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart ;
+-------------------+----------+-------------------------------------+
; Parameter Name    ; Value    ; Type                                ;
+-------------------+----------+-------------------------------------+
; uart_clock_freqhz ; 14680064 ; Signed Integer                      ;
; fifo_bits         ; 8        ; Signed Integer                      ;
; baudrate          ; 38400    ; Signed Integer                      ;
+-------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                  ;
; depth_bits     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                                              ;
; depth_bits     ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; clock_divider    ; 383   ; Signed Integer                                                        ;
; divout_rst_state ; '0'   ; Enumerated                                                            ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gated_fifo:SpiTxUartFifo ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width_bits     ; 8     ; Signed Integer                               ;
; depth_bits     ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gated_fifo:SpiTxUartFifo|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                           ;
; depth_bits     ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gated_fifo:SpiRxUartFifo ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width_bits     ; 8     ; Signed Integer                               ;
; depth_bits     ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gated_fifo:SpiRxUartFifo|fifo:fifo_i ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width_bits     ; 8     ; Signed Integer                                           ;
; depth_bits     ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ZBusAddrTxPorts:ZBusAddrOutUart ;
+---------------------+-----------+--------------------------------------------+
; Parameter Name      ; Value     ; Type                                       ;
+---------------------+-----------+--------------------------------------------+
; master_clock_freqhz ; 100663296 ; Signed Integer                             ;
+---------------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; clock_divider    ; 2622  ; Signed Integer                                                                          ;
; divout_rst_state ; '0'   ; Enumerated                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRx:ZBusAddrInUart ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; clock_freqhz   ; 100663296 ; Signed Integer                        ;
; baudrate       ; 38400     ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv ;
+------------------+-------+----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                 ;
+------------------+-------+----------------------------------------------------------------------+
; clock_divider    ; 164   ; Signed Integer                                                       ;
; divout_rst_state ; '0'   ; Enumerated                                                           ;
+------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ZBusPorts:ZBus_i ;
+---------------------+-----------+-----------------------------+
; Parameter Name      ; Value     ; Type                        ;
+---------------------+-----------+-----------------------------+
; master_clock_freqhz ; 100663296 ; Signed Integer              ;
+---------------------+-----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ZBusPorts:ZBus_i|SpiMasterPorts:Spi ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; clock_divider  ; 201   ; Signed Integer                                          ;
; byte_width     ; 1     ; Signed Integer                                          ;
; cpol           ; '0'   ; Enumerated                                              ;
; CPHA           ; '0'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDividerPorts:DcDcClkDivider ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; clock_divider    ; 96    ; Signed Integer                                     ;
; divout_rst_state ; '0'   ; Enumerated                                         ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_m4d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_oad1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 2                                                   ;
; Entity Instance               ; ClockMultiplierPorts:MasterPll|altpll:altpll_analog ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 59603                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
; Entity Instance               ; ClockMultiplierPorts:UartPll|altpll:altpll_analog   ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 59603                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                    ;
; Entity Instance            ; DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg ;
;     -- LPM_WIDTH           ; 64                                                                   ;
;     -- LPM_DIRECTION       ; RIGHT                                                                ;
+----------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                                  ;
; Entity Instance                           ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZBusPorts:ZBus_i"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ncs           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zbusreadready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "UartRx:ZBusAddrInUart|UartRxRaw:Uart" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRx:ZBusAddrInUart"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxcomplete ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uartclk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZBusAddrTxPorts:ZBusAddrOutUart"                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; sendingzbusaddr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gated_fifo:SpiTxUartFifo"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartTxFifo:XMTOutUart"                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txinprogress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cts          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bitclockout  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:XMTUart|UartRx:Uart"                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uartclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:XMTUart"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxcomplete ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartTxFifo:AClkOutUart"                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txinprogress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cts          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bitclockout  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:AClkUart|UartRx:Uart"                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uartclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:AClkUart"                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxcomplete ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartTxFifo:ZigOutUart"                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txinprogress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; bitclockout  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:ZigUart|UartRx:Uart"                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uartclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:ZigUart"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxcomplete ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:UsbUart|UartRx:Uart"                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uartclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifo:UsbUart"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxcomplete ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartTxFifoParity:GpsOutUart"                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txinprogress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cts          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bitclockout  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "UartRxFifoParity:GpsUart|UartRxParity:Uart" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi" ;
+------------+-------+----------+-----------------------------------------+
; Port       ; Type  ; Severity ; Details                                 ;
+------------+-------+----------+-----------------------------------------+
; datatomosi ; Input ; Info     ; Stuck at GND                            ;
+------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ltc2378fifoPorts:ltc2378"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; mosidbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpiRegistersPorts:SpiRegistersExt"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bytecomplete ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; addrlatched  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ncsack       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; datatowrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; datawritereq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; datareadreq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; watchstate   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMapperPorts:DataMapper"                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; datareadack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; datawriteack       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; syncperiodduty     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; resetsynccompleted ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dutyoff            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; settimehi          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; settimelo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; latchrtchi         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; latchrtclo         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; spiextinuse[7..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; uartmux            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; spitxuartreaddata  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; readspitxuart      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; spitxuartreadack   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; spirxuartwritedata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; writespirxuart     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; forcepnd           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; forcedperiod       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; forcedduty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; syncsummary        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; desynccompleted    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RtcCounterPorts:RtcCounter"                                                                                                                        ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; generatepps ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPSCountPorts:PPSAccumulator"                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ppscounter[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "OneShotPorts:BootupReset" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; rst  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockMultiplierPorts:UartPll"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockMultiplierPorts:MasterPll"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------+---------------------------+
; Type                    ; Count                     ;
+-------------------------+---------------------------+
; boundary_port           ; 112                       ;
; cycloneiii_ff           ; 2079                      ;
;     CLR                 ; 400                       ;
;     CLR SCLR            ; 78                        ;
;     CLR SLD             ; 6                         ;
;     ENA                 ; 709                       ;
;     ENA CLR             ; 461                       ;
;     ENA CLR SCLR        ; 74                        ;
;     ENA CLR SLD         ; 22                        ;
;     ENA SCLR            ; 33                        ;
;     ENA SLD             ; 31                        ;
;     SCLR                ; 17                        ;
;     SLD                 ; 1                         ;
;     plain               ; 247                       ;
; cycloneiii_io_obuf      ; 32                        ;
; cycloneiii_lcell_comb   ; 2756                      ;
;     arith               ; 746                       ;
;         2 data inputs   ; 544                       ;
;         3 data inputs   ; 202                       ;
;     normal              ; 2010                      ;
;         0 data inputs   ; 2                         ;
;         1 data inputs   ; 98                        ;
;         2 data inputs   ; 314                       ;
;         3 data inputs   ; 310                       ;
;         4 data inputs   ; 1286                      ;
; cycloneiii_pll          ; 2                         ;
; cycloneiii_ram_block    ; 136                       ;
; fiftyfivenm_chipidblock ; 1                         ;
;                         ;                           ;
; Max LUT depth           ; 9.00                      ;
; Average LUT depth       ; 3.35                      ;
+-------------------------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Feb 28 15:33:47 2022
Info: Command: quartus_map --read_settings_files=on --source=Main.vhd --source=DataMapper.vhd --source=../BuildNumber.vhd --source=../../../../../include/xilinx/DnaRegisterAltera.vhd --source=../../../../../include/xilinx/IOBufP3Generic.vhd --source=../../../../../include/xilinx/IOBufP2Generic.vhd --source=../../../../../include/xilinx/ZBusAddrTx.vhd --source=../../../../../include/xilinx/VariableClockDivider.vhd --source=../../../../../include/xilinx/UartTxFifoParity.vhd --source=../../../../../include/xilinx/UartTxFifo.vhd --source=../../../../../include/xilinx/UartTxParity.vhd --source=../../../../../include/xilinx/UartTx.vhd --source=../../../../../include/xilinx/UartRxRaw.vhd --source=../../../../../include/xilinx/UartRxParity.vhd --source=../../../../../include/xilinx/UartRxFifoParity.vhd --source=../../../../../include/xilinx/UartRxFifo.vhd --source=../../../../../include/xilinx/ltc2378fifo.vhd --source=../../../../../include/xilinx/UartRx.vhd --source=../../../../../include/xilinx/SRamSlaveBus.vhd --source=../../../../../include/xilinx/SpiRegisters.vhd --source=../../../../../include/xilinx/SpiMaster.vhd --source=../../../../../include/xilinx/SpiBus.vhd --source=../../../../../include/xilinx/RtcCounter.vhd --source=../../../../../include/xilinx/RamBus.vhd --source=../../../../../include/xilinx/PPSCount.vhd --source=../../../../../include/xilinx/PhaseComparator.vhd --source=../../../../../include/xilinx/OneShot.vhd --source=../../../../../include/xilinx/IBufP3.vhd --source=../../../../../include/xilinx/IBufP2.vhd --source=../../../../../include/xilinx/gated_fifo.vhd --source=../../../../../include/xilinx/fifo_gen.vhd --source=../../../../../include/xilinx/fifo_fram.vhd --source=../../../../../include/xilinx/ClockDivider.vhd --source=../../../../../include/xilinx/ClockMultiplierAltera.vhd --source=../../../../../include/xilinx/SpiDac.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v --source=../../../../../include/xilinx/ZBus.vhd MountainOperator
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file Main.vhd
    Info (12022): Found design unit 1: MountainOperatorPorts-MountainOperator File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 138
    Info (12023): Found entity 1: MountainOperatorPorts File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file DataMapper.vhd
    Info (12022): Found design unit 1: DataMapperPorts-DataMapper File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/DataMapper.vhd Line: 180
    Info (12023): Found entity 1: DataMapperPorts File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/DataMapper.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd
    Info (12022): Found design unit 1: BuildNumberPorts-BuildNumber File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd Line: 20
    Info (12023): Found entity 1: BuildNumberPorts File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd
    Info (12022): Found design unit 1: DnaRegisterPorts-aDnaRegister File: /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd Line: 29
    Info (12023): Found entity 1: DnaRegisterPorts File: /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IOBufP3Generic.vhd
    Info (12022): Found design unit 1: IOBufP3Ports-IOBufP3 File: /home/summer/projects/include/xilinx/IOBufP3Generic.vhd Line: 23
    Info (12023): Found entity 1: IOBufP3Ports File: /home/summer/projects/include/xilinx/IOBufP3Generic.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IOBufP2Generic.vhd
    Info (12022): Found design unit 1: IOBufP2Ports-IOBufP2 File: /home/summer/projects/include/xilinx/IOBufP2Generic.vhd Line: 23
    Info (12023): Found entity 1: IOBufP2Ports File: /home/summer/projects/include/xilinx/IOBufP2Generic.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ZBusAddrTx.vhd
    Info (12022): Found design unit 1: ZBusAddrTxPorts-ZBusAddrTx File: /home/summer/projects/include/xilinx/ZBusAddrTx.vhd Line: 28
    Info (12023): Found entity 1: ZBusAddrTxPorts File: /home/summer/projects/include/xilinx/ZBusAddrTx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/VariableClockDivider.vhd
    Info (12022): Found design unit 1: VariableClockDividerPorts-VariableClockDivider File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 28
    Info (12023): Found entity 1: VariableClockDividerPorts File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxFifoParity.vhd
    Info (12022): Found design unit 1: UartTxFifoParity-implementation File: /home/summer/projects/include/xilinx/UartTxFifoParity.vhd Line: 39
    Info (12023): Found entity 1: UartTxFifoParity File: /home/summer/projects/include/xilinx/UartTxFifoParity.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxFifo.vhd
    Info (12022): Found design unit 1: UartTxFifo-implementation File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 38
    Info (12023): Found entity 1: UartTxFifo File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxParity.vhd
    Info (12022): Found design unit 1: UartTxParity-Behaviour File: /home/summer/projects/include/xilinx/UartTxParity.vhd Line: 21
    Info (12023): Found entity 1: UartTxParity File: /home/summer/projects/include/xilinx/UartTxParity.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTx.vhd
    Info (12022): Found design unit 1: UartTx-Behaviour File: /home/summer/projects/include/xilinx/UartTx.vhd Line: 17
    Info (12023): Found entity 1: UartTx File: /home/summer/projects/include/xilinx/UartTx.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxRaw.vhd
    Info (12022): Found design unit 1: UartRxRaw-Behaviour File: /home/summer/projects/include/xilinx/UartRxRaw.vhd Line: 20
    Info (12023): Found entity 1: UartRxRaw File: /home/summer/projects/include/xilinx/UartRxRaw.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxParity.vhd
    Info (12022): Found design unit 1: UartRxParity-Behaviour File: /home/summer/projects/include/xilinx/UartRxParity.vhd Line: 17
    Info (12023): Found entity 1: UartRxParity File: /home/summer/projects/include/xilinx/UartRxParity.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxFifoParity.vhd
    Info (12022): Found design unit 1: UartRxFifoParity-implementation File: /home/summer/projects/include/xilinx/UartRxFifoParity.vhd Line: 39
    Info (12023): Found entity 1: UartRxFifoParity File: /home/summer/projects/include/xilinx/UartRxFifoParity.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxFifo.vhd
    Info (12022): Found design unit 1: UartRxFifo-implementation File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 42
    Info (12023): Found entity 1: UartRxFifo File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ltc2378fifo.vhd
    Info (12022): Found design unit 1: ltc2378fifoPorts-ltc2378fifo File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 77
    Info (12023): Found entity 1: ltc2378fifoPorts File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRx.vhd
    Info (12022): Found design unit 1: UartRx-implementation File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 27
    Info (12023): Found entity 1: UartRx File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SRamSlaveBus.vhd
    Info (12022): Found design unit 1: SRamSlaveBusPorts-SRamSlaveBus File: /home/summer/projects/include/xilinx/SRamSlaveBus.vhd Line: 40
    Info (12023): Found entity 1: SRamSlaveBusPorts File: /home/summer/projects/include/xilinx/SRamSlaveBus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiRegisters.vhd
    Info (12022): Found design unit 1: SpiRegistersPorts-SpiRegisters File: /home/summer/projects/include/xilinx/SpiRegisters.vhd Line: 58
    Info (12023): Found entity 1: SpiRegistersPorts File: /home/summer/projects/include/xilinx/SpiRegisters.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiMaster.vhd
    Info (12022): Found design unit 1: SpiMasterPorts-SpiMaster File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 41
    Info (12023): Found entity 1: SpiMasterPorts File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiBus.vhd
    Info (12022): Found design unit 1: SpiBusPorts-SpiBus File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 31
    Info (12023): Found entity 1: SpiBusPorts File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/RtcCounter.vhd
    Info (12022): Found design unit 1: RtcCounterPorts-RtcCounter File: /home/summer/projects/include/xilinx/RtcCounter.vhd Line: 36
    Info (12023): Found entity 1: RtcCounterPorts File: /home/summer/projects/include/xilinx/RtcCounter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/RamBus.vhd
    Info (12022): Found design unit 1: RamBusPorts-RamBus File: /home/summer/projects/include/xilinx/RamBus.vhd Line: 47
    Info (12023): Found entity 1: RamBusPorts File: /home/summer/projects/include/xilinx/RamBus.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/PPSCount.vhd
    Info (12022): Found design unit 1: PPSCountPorts-PPSCount File: /home/summer/projects/include/xilinx/PPSCount.vhd Line: 30
    Info (12023): Found entity 1: PPSCountPorts File: /home/summer/projects/include/xilinx/PPSCount.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/PhaseComparator.vhd
    Info (12022): Found design unit 1: PhaseComparatorPorts-PhaseComparatorr File: /home/summer/projects/include/xilinx/PhaseComparator.vhd Line: 28
    Info (12023): Found entity 1: PhaseComparatorPorts File: /home/summer/projects/include/xilinx/PhaseComparator.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/OneShot.vhd
    Info (12022): Found design unit 1: OneShotPorts-OneShot File: /home/summer/projects/include/xilinx/OneShot.vhd Line: 27
    Info (12023): Found entity 1: OneShotPorts File: /home/summer/projects/include/xilinx/OneShot.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IBufP3.vhd
    Info (12022): Found design unit 1: IBufP3Ports-IBufP3 File: /home/summer/projects/include/xilinx/IBufP3.vhd Line: 21
    Info (12023): Found entity 1: IBufP3Ports File: /home/summer/projects/include/xilinx/IBufP3.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IBufP2.vhd
    Info (12022): Found design unit 1: IBufP2Ports-IBufP2 File: /home/summer/projects/include/xilinx/IBufP2.vhd Line: 21
    Info (12023): Found entity 1: IBufP2Ports File: /home/summer/projects/include/xilinx/IBufP2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/gated_fifo.vhd
    Info (12022): Found design unit 1: gated_fifo-rtl File: /home/summer/projects/include/xilinx/gated_fifo.vhd Line: 31
    Info (12023): Found entity 1: gated_fifo File: /home/summer/projects/include/xilinx/gated_fifo.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/fifo_gen.vhd
    Info (12022): Found design unit 1: fifo-rtl File: /home/summer/projects/include/xilinx/fifo_gen.vhd Line: 40
    Info (12023): Found entity 1: fifo File: /home/summer/projects/include/xilinx/fifo_gen.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/fifo_fram.vhd
    Info (12022): Found design unit 1: fifo_fram-rtl File: /home/summer/projects/include/xilinx/fifo_fram.vhd Line: 48
    Info (12023): Found entity 1: fifo_fram File: /home/summer/projects/include/xilinx/fifo_fram.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ClockDivider.vhd
    Info (12022): Found design unit 1: ClockDividerPorts-ClockDivider File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 26
    Info (12023): Found entity 1: ClockDividerPorts File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd
    Info (12022): Found design unit 1: ClockMultiplierPorts-aClockMultiplier File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 30
    Info (12023): Found entity 1: ClockMultiplierPorts File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiDac.vhd
    Info (12022): Found design unit 1: SpiDacPorts-SpiDac File: /home/summer/projects/include/xilinx/SpiDac.vhd Line: 45
    Info (12023): Found entity 1: SpiDacPorts File: /home/summer/projects/include/xilinx/SpiDac.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v
    Info (12023): Found entity 1: altchip_id File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ZBus.vhd
    Info (12022): Found design unit 1: ZBusPorts-ZBus File: /home/summer/projects/include/xilinx/ZBus.vhd Line: 46
    Info (12023): Found entity 1: ZBusPorts File: /home/summer/projects/include/xilinx/ZBus.vhd Line: 21
Info (12127): Elaborating entity "MountainOperatorPorts" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Main.vhd(110): used implicit default value for signal "PeriodAux" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 110
Warning (10541): VHDL Signal Declaration warning at Main.vhd(111): used implicit default value for signal "DutyAux" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at Main.vhd(115): used implicit default value for signal "ZPeriod" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at Main.vhd(116): used implicit default value for signal "ZDuty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1093): object "ResetSyncCompleted" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1093
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1118): object "GpsOutTxdInProgress" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1118
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1148): object "DataWriteAck" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1148
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1151): object "DataReadAck" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1151
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1161): object "ExtDataToWrite" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1161
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1162): object "ExtDataWriteReq" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1162
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1163): used implicit default value for signal "ExtDataWriteAck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1163
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1164): used implicit default value for signal "ExtDataFromRead" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1164
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1165): object "ExtDataReadReq" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1165
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1166): used implicit default value for signal "ExtDataReadAck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1166
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1167): object "ExtByteComplete" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1167
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1168): object "ExtAddressLatched" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1168
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1176): object "UartMux" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1176
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1196): object "SyncPeriodDuty" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1196
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1198): used implicit default value for signal "PeriodDutySynced" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1198
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1199): used implicit default value for signal "TxPeriod_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1199
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1200): used implicit default value for signal "TxDuty_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1200
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1201): used implicit default value for signal "TxPeriod_i_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1201
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1203): object "DutyOff" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1203
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1205): object "ForcePnD" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1205
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1206): object "ForcedPeriod" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1206
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1207): object "ForcedDuty" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1207
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1214): object "SpiTxUartReadData" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1214
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1216): used implicit default value for signal "ReadSpiTxUart" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1216
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1217): object "SpiTxUartReadAck" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1217
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1224): used implicit default value for signal "SpiRxUartWriteData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1224
Warning (10541): VHDL Signal Declaration warning at Main.vhd(1227): used implicit default value for signal "WriteSpiRxUart" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1227
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1236): object "ZBusAddrIsOutgoing" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1236
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1245): object "ZigOutTxdInProgress" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1245
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1261): object "AClkOutTxdInProgress" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1261
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1277): object "XMTOutTxdInProgress" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1277
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1305): object "SarAdcMosiDbg_i" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1305
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1318): object "nCsZBus_i" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1318
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1322): object "ZBusReadReady" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1322
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(1324): object "SyncSummary" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1324
Info (12128): Elaborating entity "BuildNumberPorts" for hierarchy "BuildNumberPorts:BuildNumber" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1331
Info (12128): Elaborating entity "ClockMultiplierPorts" for hierarchy "ClockMultiplierPorts:MasterPll" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1337
Info (12128): Elaborating entity "altpll" for hierarchy "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
Info (12133): Instantiated megafunction "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" with the following parameter: File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "59603"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v Line: 31
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated" File: /usr/local/altera/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ClockMultiplierPorts" for hierarchy "ClockMultiplierPorts:UartPll" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1350
Info (12128): Elaborating entity "altpll" for hierarchy "ClockMultiplierPorts:UartPll|altpll:altpll_analog" File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "ClockMultiplierPorts:UartPll|altpll:altpll_analog" File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
Info (12133): Instantiated megafunction "ClockMultiplierPorts:UartPll|altpll:altpll_analog" with the following parameter: File: /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd Line: 103
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "59603"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL2_altpll1.v
    Info (12023): Found entity 1: PLL2_altpll1 File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 31
Info (12128): Elaborating entity "PLL2_altpll1" for hierarchy "ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated" File: /usr/local/altera/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DnaRegisterPorts" for hierarchy "DnaRegisterPorts:DnaRegister" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1364
Info (12128): Elaborating entity "altchip_id" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i" File: /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd Line: 52
Info (12128): Elaborating entity "a_graycounter" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
Info (12130): Elaborated megafunction instantiation "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
Info (12133): Instantiated megafunction "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" with the following parameter: File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
    Info (12134): Parameter "width" = "7"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3ag.tdf
    Info (12023): Found entity 1: a_graycounter_3ag File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/a_graycounter_3ag.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3ag" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated" File: /usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
Info (12130): Elaborated megafunction instantiation "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
Info (12133): Instantiated megafunction "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" with the following parameter: File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "64"
Info (12128): Elaborating entity "OneShotPorts" for hierarchy "OneShotPorts:BootupReset" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1376
Info (12128): Elaborating entity "IBufP2Ports" for hierarchy "IBufP2Ports:IBufPPS" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1399
Info (12128): Elaborating entity "PPSCountPorts" for hierarchy "PPSCountPorts:PPSAccumulator" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1414
Warning (10036): Verilog HDL or VHDL warning at PPSCount.vhd(35): object "PPSAccumCycles" assigned a value but never read File: /home/summer/projects/include/xilinx/PPSCount.vhd Line: 35
Info (12128): Elaborating entity "PhaseComparatorPorts" for hierarchy "PhaseComparatorPorts:PPSRtcPhaseComparator" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1424
Info (12128): Elaborating entity "IBufP3Ports" for hierarchy "PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_A" File: /home/summer/projects/include/xilinx/PhaseComparator.vhd Line: 51
Info (12128): Elaborating entity "RtcCounterPorts" for hierarchy "RtcCounterPorts:RtcCounter" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1462
Info (12128): Elaborating entity "IOBufP2Ports" for hierarchy "IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1529
Info (12128): Elaborating entity "DataMapperPorts" for hierarchy "DataMapperPorts:DataMapper" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1577
Info (12128): Elaborating entity "SpiRegistersPorts" for hierarchy "SpiRegistersPorts:SpiRegistersExt" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1780
Info (12128): Elaborating entity "SpiBusPorts" for hierarchy "SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus" File: /home/summer/projects/include/xilinx/SpiRegisters.vhd Line: 108
Info (12128): Elaborating entity "ltc2378fifoPorts" for hierarchy "ltc2378fifoPorts:ltc2378" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1818
Info (12128): Elaborating entity "VariableClockDividerPorts" for hierarchy "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv" File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 219
Info (12128): Elaborating entity "SpiMasterPorts" for hierarchy "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi" File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 238
Warning (10445): VHDL Subtype or Type Declaration warning at SpiMaster.vhd(45): subtype or type has null range File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 45
Warning (10296): VHDL warning at SpiMaster.vhd(76): ignored assignment of value to null range File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 76
Warning (10296): VHDL warning at SpiMaster.vhd(93): ignored assignment of value to null range File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 93
Warning (10296): VHDL warning at SpiMaster.vhd(100): ignored assignment of value to null range File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 100
Info (12128): Elaborating entity "OneShotPorts" for hierarchy "ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot" File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 258
Info (12128): Elaborating entity "gated_fifo" for hierarchy "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i" File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 277
Info (12128): Elaborating entity "fifo" for hierarchy "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i" File: /home/summer/projects/include/xilinx/gated_fifo.vhd Line: 60
Info (12128): Elaborating entity "SpiDacPorts" for hierarchy "SpiDacPorts:ClkDac_i" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1922
Info (12128): Elaborating entity "SpiMasterPorts" for hierarchy "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi" File: /home/summer/projects/include/xilinx/SpiDac.vhd Line: 84
Info (12128): Elaborating entity "UartRxFifoParity" for hierarchy "UartRxFifoParity:GpsUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1961
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRxFifoParity.vhd Line: 107
Info (12128): Elaborating entity "UartRxParity" for hierarchy "UartRxFifoParity:GpsUart|UartRxParity:Uart" File: /home/summer/projects/include/xilinx/UartRxFifoParity.vhd Line: 139
Info (12128): Elaborating entity "gated_fifo" for hierarchy "UartRxFifoParity:GpsUart|gated_fifo:UartFifo" File: /home/summer/projects/include/xilinx/UartRxFifoParity.vhd Line: 160
Info (12128): Elaborating entity "fifo" for hierarchy "UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i" File: /home/summer/projects/include/xilinx/gated_fifo.vhd Line: 60
Info (12128): Elaborating entity "UartTxFifoParity" for hierarchy "UartTxFifoParity:GpsOutUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 1982
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv" File: /home/summer/projects/include/xilinx/UartTxFifoParity.vhd Line: 153
Info (12128): Elaborating entity "UartTxParity" for hierarchy "UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart" File: /home/summer/projects/include/xilinx/UartTxFifoParity.vhd Line: 175
Info (12128): Elaborating entity "UartRxFifo" for hierarchy "UartRxFifo:UsbUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2019
Info (12128): Elaborating entity "UartRx" for hierarchy "UartRxFifo:UsbUart|UartRx:Uart" File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 109
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 70
Info (12128): Elaborating entity "UartRxRaw" for hierarchy "UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 95
Info (12128): Elaborating entity "UartRxFifo" for hierarchy "UartRxFifo:ZigUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2063
Info (12128): Elaborating entity "UartRx" for hierarchy "UartRxFifo:ZigUart|UartRx:Uart" File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 109
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 70
Info (12128): Elaborating entity "UartTxFifo" for hierarchy "UartTxFifo:ZigOutUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2092
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv" File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 148
Info (12128): Elaborating entity "UartTx" for hierarchy "UartTxFifo:ZigOutUart|UartTx:UartTxUart" File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 170
Info (12128): Elaborating entity "UartRxFifo" for hierarchy "UartRxFifo:AClkUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2124
Info (12128): Elaborating entity "UartRx" for hierarchy "UartRxFifo:AClkUart|UartRx:Uart" File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 109
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 70
Info (12128): Elaborating entity "UartTxFifo" for hierarchy "UartTxFifo:AClkOutUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2146
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv" File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 148
Info (12128): Elaborating entity "UartRxFifo" for hierarchy "UartRxFifo:XMTUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2176
Info (12128): Elaborating entity "UartRx" for hierarchy "UartRxFifo:XMTUart|UartRx:Uart" File: /home/summer/projects/include/xilinx/UartRxFifo.vhd Line: 109
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 70
Info (12128): Elaborating entity "UartTxFifo" for hierarchy "UartTxFifo:XMTOutUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2197
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv" File: /home/summer/projects/include/xilinx/UartTxFifo.vhd Line: 148
Info (12128): Elaborating entity "ZBusAddrTxPorts" for hierarchy "ZBusAddrTxPorts:ZBusAddrOutUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2271
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv" File: /home/summer/projects/include/xilinx/ZBusAddrTx.vhd Line: 68
Info (12128): Elaborating entity "UartRx" for hierarchy "UartRx:ZBusAddrInUart" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2286
Info (12128): Elaborating entity "ClockDividerPorts" for hierarchy "UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv" File: /home/summer/projects/include/xilinx/UartRx.vhd Line: 70
Info (12128): Elaborating entity "ZBusPorts" for hierarchy "ZBusPorts:ZBus_i" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 2307
Info (12128): Elaborating entity "SpiMasterPorts" for hierarchy "ZBusPorts:ZBus_i|SpiMasterPorts:Spi" File: /home/summer/projects/include/xilinx/ZBus.vhd Line: 85
Info (13014): Ignored 8 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4d1.tdf
    Info (12023): Found entity 1: altsyncram_m4d1 File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_m4d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oad1.tdf
    Info (12023): Found entity 1: altsyncram_oad1 File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_oad1.tdf Line: 28
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SckSpiExt" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 92
    Warning (13035): Inserted always-enabled tri-state buffer between "MosiSpiExt" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 93
    Warning (13035): Inserted always-enabled tri-state buffer between "nCsSpiExt0" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 95
    Warning (13035): Inserted always-enabled tri-state buffer between "nCsSpiExt1" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 96
    Warning (13035): Inserted always-enabled tri-state buffer between "nCsSpiExt2" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 97
    Warning (13035): Inserted always-enabled tri-state buffer between "GpsRxdSpiExt" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 98
    Warning (13035): Inserted always-enabled tri-state buffer between "GpsPpsSpiExt" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 99
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "TP3" is fed by GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 129
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SckSpiExt" is moved to its source File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 92
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "MosiSpiExt" is moved to its source File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 93
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "nCsSpiExt0" is moved to its source File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 95
Info (13000): Registers with preset signals will power-up high File: /home/summer/projects/include/xilinx/UartTx.vhd Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Mosi_i" is converted into an equivalent circuit using register "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Mosi_i~_emulated" and latch "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Mosi_i~1" File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[14]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[14]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[14]~1" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[13]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[13]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[13]~5" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[12]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[12]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[12]~9" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[11]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[11]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[11]~13" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[10]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[10]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[10]~17" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[9]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[9]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[9]~21" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[8]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[8]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[8]~25" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[7]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[7]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[7]~29" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[6]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[6]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[6]~33" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[5]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[5]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[5]~37" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[4]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[4]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[4]~41" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[3]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[3]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[3]~45" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[2]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[2]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[2]~49" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[1]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[1]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[1]~53" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[0]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[0]~_emulated" and latch "ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[0]~57" File: /home/summer/projects/include/xilinx/VariableClockDivider.vhd Line: 47
    Warning (13310): Register "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[23]" is converted into an equivalent circuit using register "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[23]~_emulated" and latch "ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[23]~1" File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Warning (13310): Register "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Mosi_i" is converted into an equivalent circuit using register "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Mosi_i~_emulated" and latch "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Mosi_i~1" File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|Miso" is converted into an equivalent circuit using register "SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|Miso~_emulated" and latch "SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|Miso~1" File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 22
    Warning (13310): Register "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]" is converted into an equivalent circuit using register "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]~_emulated" and latch "ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]~1" File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]" is converted into an equivalent circuit using register "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]~_emulated" and latch "SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]~1" File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SckSpiExt~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 92
    Warning (13010): Node "MosiSpiExt~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 93
    Warning (13010): Node "nCsSpiExt0~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 95
    Warning (13010): Node "nCsSpiExt1~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 96
    Warning (13010): Node "nCsSpiExt2~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 97
    Warning (13010): Node "GpsRxdSpiExt~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 98
    Warning (13010): Node "GpsPpsSpiExt~synth" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 99
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ArmMiso" is stuck at VCC File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 20
    Warning (13410): Pin "PeriodAux" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 110
    Warning (13410): Pin "DutyAux" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 111
    Warning (13410): Pin "ZPeriod" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 115
    Warning (13410): Pin "ZDuty" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 116
    Warning (13410): Pin "TP5" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 131
    Warning (13410): Pin "TP6" is stuck at GND File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 132
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register ltc2378fifoPorts:ltc2378|WriteEnable will power up to Low File: /home/summer/projects/include/xilinx/ltc2378fifo.vhd Line: 444
    Critical Warning (18010): Register SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|SpiBitPos[4] will power up to High File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Critical Warning (18010): Register ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|SpiBitPos[4] will power up to High File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Critical Warning (18010): Register ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|SpiBitPos[3] will power up to High File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Critical Warning (18010): Register ZBusPorts:ZBus_i|SpiMasterPorts:Spi|SpiBitPos[3] will power up to High File: /home/summer/projects/include/xilinx/SpiMaster.vhd Line: 80
    Critical Warning (18010): Register PPSCountPorts:PPSAccumulator|InvalidatePPSCount will power up to High File: /home/summer/projects/include/xilinx/PPSCount.vhd Line: 33
    Critical Warning (18010): Register SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[2] will power up to High File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 68
    Critical Warning (18010): Register SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[1] will power up to High File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 68
    Critical Warning (18010): Register SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|SpiBitPos[0] will power up to High File: /home/summer/projects/include/xilinx/SpiBus.vhd Line: 68
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ArmMosi" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 18
    Warning (15610): No output dependent on input pin "ArmSck" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 19
    Warning (15610): No output dependent on input pin "RamBusnCs[1]" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 30
    Warning (15610): No output dependent on input pin "RamBusnCs[2]" File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 30
Info (21057): Implemented 3862 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3611 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 1232 megabytes
    Info: Processing ended: Mon Feb 28 15:34:05 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:30


