============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Tue Nov  7 00:05:45 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-5007 WARNING: identifier 'cnt' is used before its declaration in ../../RTL/fpga_top.v(33)
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_adc_ad7928/clk driven by BUFG (180 clock/control pins, 1 other pins).
SYN-4019 : Net clk_25m_dup_1 is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_25m_dup_1 is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_adc_ad7928/clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model TOP.
RUN-1001 : There are total 508 instances
RUN-0007 : 217 luts, 173 seqs, 81 mslices, 18 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 363 nets have 2 pins
RUN-1001 : 142 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     129     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     44      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 506 instances, 217 luts, 173 seqs, 99 slices, 21 macros(99 instances: 81 mslices 18 lslices)
PHY-0007 : Cell area utilization is 7%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63407.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 37199.6, overlap = 0
PHY-3002 : Step(2): len = 24046.4, overlap = 0
PHY-3002 : Step(3): len = 17246.1, overlap = 0
PHY-3002 : Step(4): len = 13813.3, overlap = 0
PHY-3002 : Step(5): len = 12930.4, overlap = 0
PHY-3002 : Step(6): len = 11243.8, overlap = 0
PHY-3002 : Step(7): len = 9497.7, overlap = 13.6875
PHY-3002 : Step(8): len = 8649.2, overlap = 20.875
PHY-3002 : Step(9): len = 7780.7, overlap = 23.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000831659
PHY-3002 : Step(10): len = 7684.2, overlap = 6.875
PHY-3002 : Step(11): len = 7089.5, overlap = 5.1875
PHY-3002 : Step(12): len = 6996.2, overlap = 5.5625
PHY-3002 : Step(13): len = 7003.6, overlap = 6.09375
PHY-3002 : Step(14): len = 6354.5, overlap = 8.25
PHY-3002 : Step(15): len = 6319, overlap = 8.25
PHY-3002 : Step(16): len = 6223.5, overlap = 8.46875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00166332
PHY-3002 : Step(17): len = 6184.7, overlap = 8.28125
PHY-3002 : Step(18): len = 6022.2, overlap = 8.28125
PHY-3002 : Step(19): len = 6068.5, overlap = 8.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00332663
PHY-3002 : Step(20): len = 5858.2, overlap = 8.75
PHY-3002 : Step(21): len = 5848.1, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59855e-06
PHY-3002 : Step(22): len = 5622.7, overlap = 26.4688
PHY-3002 : Step(23): len = 5622.7, overlap = 26.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19709e-06
PHY-3002 : Step(24): len = 5754.4, overlap = 26.6875
PHY-3002 : Step(25): len = 5754.4, overlap = 26.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83942e-05
PHY-3002 : Step(26): len = 5936.3, overlap = 23.7188
PHY-3002 : Step(27): len = 6023.9, overlap = 23.7188
PHY-3002 : Step(28): len = 6118.1, overlap = 22.5938
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20435e-05
PHY-3002 : Step(29): len = 6066.3, overlap = 43.8125
PHY-3002 : Step(30): len = 6066.3, overlap = 43.8125
PHY-3002 : Step(31): len = 6029.3, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.4087e-05
PHY-3002 : Step(32): len = 6485.8, overlap = 35.1875
PHY-3002 : Step(33): len = 6625, overlap = 34
PHY-3002 : Step(34): len = 6973.5, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8174e-05
PHY-3002 : Step(35): len = 6807.6, overlap = 33.25
PHY-3002 : Step(36): len = 7005.8, overlap = 32.5312
PHY-3002 : Step(37): len = 7237.2, overlap = 31.2188
PHY-3002 : Step(38): len = 7212.9, overlap = 29.7188
PHY-3002 : Step(39): len = 7405.3, overlap = 29.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.63481e-05
PHY-3002 : Step(40): len = 7309.2, overlap = 30.1562
PHY-3002 : Step(41): len = 7290.2, overlap = 30.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000174353
PHY-3002 : Step(42): len = 7386.5, overlap = 29.9062
PHY-3002 : Step(43): len = 7461.1, overlap = 29.8125
PHY-3002 : Step(44): len = 7716.6, overlap = 28.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000348706
PHY-3002 : Step(45): len = 7760.1, overlap = 28.9688
PHY-3002 : Step(46): len = 7795.7, overlap = 29.4062
PHY-3002 : Step(47): len = 7884.5, overlap = 28.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00059857
PHY-3002 : Step(48): len = 7957.4, overlap = 28.4375
PHY-3002 : Step(49): len = 7957.4, overlap = 28.4375
PHY-3002 : Step(50): len = 7985.4, overlap = 27.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000968486
PHY-3002 : Step(51): len = 8030.9, overlap = 27.2812
PHY-3002 : Step(52): len = 8113.8, overlap = 26.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00156701
PHY-3002 : Step(53): len = 8128.1, overlap = 26.9062
PHY-3002 : Step(54): len = 8154.9, overlap = 27.0938
PHY-3002 : Step(55): len = 8266.1, overlap = 25.0938
PHY-3002 : Step(56): len = 8337.6, overlap = 24.7812
PHY-3002 : Step(57): len = 8355.9, overlap = 24.8125
PHY-3002 : Step(58): len = 8362.6, overlap = 24.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00307687
PHY-3002 : Step(59): len = 8376.3, overlap = 24.7812
PHY-3002 : Step(60): len = 8417, overlap = 25.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00497838
PHY-3002 : Step(61): len = 8438.3, overlap = 25.1562
PHY-3002 : Step(62): len = 8498, overlap = 24.4062
PHY-3002 : Step(63): len = 8609.9, overlap = 24.2812
PHY-3002 : Step(64): len = 8650.7, overlap = 24.125
PHY-3002 : Step(65): len = 8652.8, overlap = 23.625
PHY-3002 : Step(66): len = 8652.1, overlap = 23.6562
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 23.66 peak overflow 0.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/567.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11704, over cnt = 49(0%), over = 118, worst = 7
PHY-1001 : End global iterations;  0.040754s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.19, top5 = 15.45, top10 = 11.59, top15 = 9.09.
PHY-1001 : End incremental global routing;  0.062915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2218, tnet num: 565, tinst num: 506, tnode num: 2806, tedge num: 3468.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.161038s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.231634s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.2%)

OPT-1001 : Current memory(MB): used = 145, reserve = 114, peak = 145.
OPT-1001 : End physical optimization;  0.236558s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 217 LUT to BLE ...
SYN-4008 : Packed 217 LUT and 103 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4005 : Packed 46 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 241/359 primitive instances ...
PHY-3001 : End packing;  0.017551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-1001 : Populate physical database on model TOP.
RUN-1001 : There are total 247 instances
RUN-1001 : 114 mslices, 114 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 272 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 245 instances, 228 slices, 21 macros(99 instances: 81 mslices 18 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : After packing: Len = 8803.2, Over = 25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73377e-05
PHY-3002 : Step(67): len = 8076.3, overlap = 28.5
PHY-3002 : Step(68): len = 8051.5, overlap = 28
PHY-3002 : Step(69): len = 7839.5, overlap = 29.5
PHY-3002 : Step(70): len = 7556.1, overlap = 29.5
PHY-3002 : Step(71): len = 7565.6, overlap = 29.75
PHY-3002 : Step(72): len = 7599.9, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46753e-05
PHY-3002 : Step(73): len = 7867.2, overlap = 31.5
PHY-3002 : Step(74): len = 7988.7, overlap = 30.75
PHY-3002 : Step(75): len = 8157.9, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149351
PHY-3002 : Step(76): len = 8306.7, overlap = 27
PHY-3002 : Step(77): len = 8363.7, overlap = 26.25
PHY-3002 : Step(78): len = 8615.9, overlap = 25.75
PHY-3002 : Step(79): len = 8744.1, overlap = 25
PHY-3002 : Step(80): len = 8789, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000298701
PHY-3002 : Step(81): len = 8915.5, overlap = 25.25
PHY-3002 : Step(82): len = 8945.8, overlap = 24.75
PHY-3002 : Step(83): len = 9065.4, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000597403
PHY-3002 : Step(84): len = 9205, overlap = 23.5
PHY-3002 : Step(85): len = 9317.8, overlap = 23.5
PHY-3002 : Step(86): len = 9418.1, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.085530s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (54.8%)

PHY-3001 : Trial Legalized: Len = 10730.7
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000591657
PHY-3002 : Step(87): len = 10079.5, overlap = 2.5
PHY-3002 : Step(88): len = 9610.3, overlap = 6.25
PHY-3002 : Step(89): len = 9532.2, overlap = 7.5
PHY-3002 : Step(90): len = 9466.4, overlap = 8.75
PHY-3002 : Step(91): len = 9368.7, overlap = 9.5
PHY-3002 : Step(92): len = 9273.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101369
PHY-3002 : Step(93): len = 9305.9, overlap = 11
PHY-3002 : Step(94): len = 9316.9, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00202738
PHY-3002 : Step(95): len = 9349.5, overlap = 11.75
PHY-3002 : Step(96): len = 9356.5, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003559s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10044.7, Over = 0
PHY-3001 : End spreading;  0.001566s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10044.7, Over = 0
RUN-1003 : finish command "place" in  2.759676s wall, 0.593750s user + 0.406250s system = 1.000000s CPU (36.2%)

RUN-1004 : used memory is 138 MB, reserved memory is 106 MB, peak memory is 146 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 114 mslices, 114 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 272 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1865, tnet num: 470, tinst num: 245, tnode num: 2298, tedge num: 3055.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 114 mslices, 114 lslices, 14 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 427 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 13216, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 13288, over cnt = 19(0%), over = 23, worst = 3
PHY-1002 : len = 13552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057474s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (27.2%)

PHY-1001 : Congestion index: top1 = 23.47, top5 = 16.15, top10 = 12.24, top15 = 9.67.
PHY-1001 : End global routing;  0.075655s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (20.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 169, reserve = 137, peak = 174.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_adc_ad7928/clk will be merged with clock pll_inst/clk0_buf
PHY-1001 : Current memory(MB): used = 259, reserve = 229, peak = 259.
PHY-1001 : End build detailed router design. 1.734927s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (61.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 6248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.113893s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.2%)

PHY-1001 : Current memory(MB): used = 269, reserve = 240, peak = 269.
PHY-1001 : End phase 1; 0.115784s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 79% nets.
PHY-1022 : len = 41096, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 270, reserve = 240, peak = 270.
PHY-1001 : End initial routed; 0.363520s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.8%)

PHY-1001 : Current memory(MB): used = 270, reserve = 240, peak = 270.
PHY-1001 : End phase 2; 0.363567s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 41048, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.010416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 41040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.006800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.dsm_rst[0]
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.062523s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.0%)

PHY-1001 : Current memory(MB): used = 277, reserve = 247, peak = 277.
PHY-1001 : End phase 3; 0.115429s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.6%)

PHY-1003 : Routed, final wirelength = 41040
PHY-1001 : Current memory(MB): used = 277, reserve = 247, peak = 277.
PHY-1001 : End export database. 0.002866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  2.429854s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (55.3%)

RUN-1003 : finish command "route" in  2.673745s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (54.9%)

RUN-1004 : used memory is 244 MB, reserved memory is 214 MB, peak memory is 277 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP Device: SF1S60CG121I***

IO Statistics
#IO                        14
  #input                    3
  #output                  10
  #inout                    1

Utilization Statistics
#lut                      415   out of   5824    7.13%
#reg                      173   out of   5824    2.97%
#le                       439
  #lut only               266   out of    439   60.59%
  #reg only                24   out of    439    5.47%
  #lut&reg                149   out of    439   33.94%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       14   out of     55   25.45%
  #ireg                     0
  #oreg                     7
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        pll_inst/clk0_buf    GCLK               pll                pll_inst/pll_inst.clkc0    112
#2        clk_25m_dup_1        GCLK               io                 clk_25m_syn_2.di           1


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
    rstn        INPUT         J2        LVCMOS18          N/A           NONE        NONE     
  spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
    led0       OUTPUT        A10        LVCMOS18           8            NONE        OREG     
   pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  i2c_sda       INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------+
|Instance         |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------+
|top              |TOP               |439    |316     |99      |181     |0       |0       |
|  pll_inst       |pll               |0      |0       |0       |0       |0       |0       |
|  u_adc_ad7928   |adc_ad7928        |43     |39      |4       |23      |0       |0       |
|  u_as5600_read  |i2c_register_read |243    |158     |80      |34      |0       |0       |
|  u_uart_monitor |uart_monitor      |105    |101     |3       |88      |0       |0       |
+-----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       257   
    #2          2        93   
    #3          3        28   
    #4          4        17   
    #5        5-10       40   
    #6        11-50      18   
    #7       101-500     1    
  Average     2.79            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 245
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 472, pip num: 3943
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 421 valid insts, and 12674 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.175266s wall, 3.828125s user + 0.031250s system = 3.859375s CPU (328.4%)

RUN-1004 : used memory is 244 MB, reserved memory is 214 MB, peak memory is 427 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231107_000545.log"
