classdef Arria10SoCDDR4<soc.intelcomp.DDR
    properties
    end

    methods
        function obj=Arria10SoCDDR4(varargin)

            obj.Size=2^31;


            obj.Configuration={...
            'topEntity','system_top',...
            'memPL_addr','0x00000000',...
            'memPL_range','0',...
            };

            if nargin>0
                obj.Configuration=varargin;
            end


            obj.addClk('pl_ddr4.pll_ref_clk_clock_sink','InputClk')
            obj.addRst('pl_ddr4.global_reset_reset_sink','InputRst');


            obj.ClkOutput.source='pl_ddr4.emif_usr_clk_clock_source';
            obj.ClkOutput.freq='266.66675';
            obj.RstnOutput.source='pl_ddr4.emif_usr_reset_reset_source';

            obj.addAXI4Slave('mm_bridge.s0','memPL','memPL',obj.Configuration.memPL_addr);


            obj.Instance=[...
            'add_instance pl_ddr4 altera_emif \n',...
            'set_instance_parameter_value pl_ddr4 {PROTOCOL_ENUM} {PROTOCOL_DDR4}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_CONFIG_ENUM} {CONFIG_PHY_AND_HARD_CTRL}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_MEM_CLK_FREQ_MHZ} {1066.667}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_DEFAULT_REF_CLK_FREQ} {FALSE}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_REF_CLK_FREQ_MHZ} {133.333}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_RATE_ENUM} {RATE_QUARTER}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_SPEEDBIN_ENUM} {DDR4_SPEEDBIN_2400}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_FORMAT_ENUM} {MEM_FORMAT_UDIMM}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_IO_VOLTAGE} {1.2}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_DEFAULT_IO} {FALSE}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_NUM_OF_DIMMS} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_RANKS_PER_DIMM} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_DISCRETE_CS_WIDTH} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_CK_WIDTH} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_DQ_WIDTH} {72}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_DQ_PER_DQS} {8}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_BANK_ADDR_WIDTH} {2}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_BANK_GROUP_WIDTH} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_COL_ADDR_WIDTH} {10}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_ROW_ADDR_WIDTH} {15}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_DM_EN} {TRUE}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TCL} {18}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_WTCL} {14}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TIH_PS} {95}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TIH_DC_MV} {75}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TIS_PS} {60}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TIS_AC_MV} {100}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDIVW_TOTAL_UI} {0.2}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_VDIVW_TOTAL} {136}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDQSQ_UI} {0.16}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TQH_UI} {0.76}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDVWP_UI} {0.69}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TQSH_CYC} {0.38}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDQSCK_PS} {165}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDQSS_CYC} {0.27}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDSH_CYC} {0.18}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TDSS_CYC} {0.18}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TWLH_PS} {108.0}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TWLS_PS} {108.0}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TINIT_US} {500}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TMRD_CK_CYC} {8}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRAS_NS} {32.0}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRCD_NS} {15}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRP_NS} {15}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TREFI_US} {7.8}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRFC_NS} {260}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TWR_NS} {15}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TWTR_L_CYC} {9}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TWTR_S_CYC} {3}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TFAW_NS} {30}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRRD_L_CYC} {8}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TRRD_S_CYC} {7}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TCCD_L_CYC} {6}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_TCCD_S_CYC} {4}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_RDIMM_CONFIG} {0}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_LRDIMM_EXTENDED_CONFIG} {0}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_AC_IO_STD_ENUM} {IO_STD_SSTL_12}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_CK_IO_STD_ENUM} {IO_STD_SSTL_12}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_DATA_IO_STD_ENUM} {IO_STD_POD_12}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_AC_MODE_ENUM} {OUT_OCT_40_CAL}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_CK_MODE_ENUM} {OUT_OCT_40_CAL}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_RZQ_IO_STD_ENUM} {IO_STD_CMOS_12}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_DATA_OUT_MODE_ENUM} {OUT_OCT_48_CAL}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_DATA_IN_MODE_ENUM} {IN_OCT_60_CAL}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM} {IO_STD_LVDS}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_ALERT_N_PLACEMENT_ENUM} {DDR4_ALERT_N_PLACEMENT_DATA_LANES}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_ALERT_N_DQS_GROUP} {8}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_READ_PREAMBLE} {2}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_WRITE_PREAMBLE} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_RTT_WR_ENUM} {DDR4_RTT_WR_ODT_DISABLED}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_DRV_STR_ENUM} {DDR4_DRV_STR_RZQ_7}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_RTT_NOM_ENUM} {DDR4_RTT_NOM_RZQ_4}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_PING_PONG_EN} {FALSE}\n',...
            'set_instance_parameter_value pl_ddr4 {PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {MEM_DDR4_READ_DBI} {1}\n',...
            'set_instance_parameter_value pl_ddr4 {DIAG_DDR4_SKIP_CA_LEVEL} {0}\n',...
            'set_instance_parameter_value pl_ddr4 {EX_DESIGN_GUI_DDR4_GEN_SYNTH} {TRUE}\n',...
            'set_instance_parameter_value pl_ddr4 {DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_JTAG}\n',...
            'set_instance_parameter_value pl_ddr4 {EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT} {TARGET_DEV_KIT_A10_SOC_DDR4}\n',...
            'set_instance_parameter_value pl_ddr4 {EX_DESIGN_GUI_DDR4_PREV_PRESET} {TARGET_DEV_KIT_A10_SOC_DDR4}\n',...
            'set_instance_parameter_value pl_ddr4 {CTRL_DDR4_ECC_EN} {1}\n',...
            'add_interface ddr4_interrupt conduit end\n',...
            'set_interface_property ddr4_interrupt EXPORT_OF pl_ddr4.ctrl_ecc_user_interrupt_conduit_end_0\n',...
            'add_interface ddr4_mem conduit end\n',...
            'set_interface_property ddr4_mem EXPORT_OF pl_ddr4.mem_conduit_end\n',...
            'add_interface ddr4_oct conduit end\n',...
            'set_interface_property ddr4_oct EXPORT_OF pl_ddr4.oct_conduit_end\n',...
            'add_interface ddr4_pll_ref_clk clock sink\n',...
            'set_interface_property ddr4_pll_ref_clk EXPORT_OF pl_ddr4.pll_ref_clk_clock_sink\n',...
            'add_interface ddr4_status conduit end\n',...
            'set_interface_property ddr4_status EXPORT_OF pl_ddr4.status_conduit_end\n',...
            'add_instance mm_bridge altera_avalon_mm_bridge\n',...
            'set_instance_parameter_value mm_bridge {USE_AUTO_ADDRESS_WIDTH} {1}\n',...
            'add_connection mm_bridge.m0 pl_ddr4.ctrl_amm_avalon_slave_0\n',...
            'set_connection_parameter_value mm_bridge.m0/pl_ddr4.ctrl_amm_avalon_slave_0 arbitrationPriority {1}\n',...
            'set_connection_parameter_value mm_bridge.m0/pl_ddr4.ctrl_amm_avalon_slave_0 baseAddress {0x0000}\n',...
            'set_connection_parameter_value mm_bridge.m0/pl_ddr4.ctrl_amm_avalon_slave_0 defaultConnection {0}\n',...
            'add_connection pl_ddr4.emif_usr_clk_clock_source mm_bridge.clk\n',...
'add_connection pl_ddr4.emif_usr_reset_reset_source mm_bridge.reset\n'...
            ];
            obj.Constraint=[...
            'set_location_assignment PIN_AK1 -to ddr4_mem_mem_ck[0]\n',...
            'set_location_assignment PIN_AK2 -to ddr4_mem_mem_ck_n[0]\n',...
            'set_location_assignment PIN_AN3 -to ddr4_mem_mem_a[0]\n',...
            'set_location_assignment PIN_AM4 -to ddr4_mem_mem_a[1]\n',...
            'set_location_assignment PIN_AL3 -to ddr4_mem_mem_a[2]\n',...
            'set_location_assignment PIN_AL4 -to ddr4_mem_mem_a[3]\n',...
            'set_location_assignment PIN_AL5 -to ddr4_mem_mem_a[4]\n',...
            'set_location_assignment PIN_AK5 -to ddr4_mem_mem_a[5]\n',...
            'set_location_assignment PIN_AK6 -to ddr4_mem_mem_a[6]\n',...
            'set_location_assignment PIN_AJ6 -to ddr4_mem_mem_a[7]\n',...
            'set_location_assignment PIN_AK3 -to ddr4_mem_mem_a[8]\n',...
            'set_location_assignment PIN_AJ4 -to ddr4_mem_mem_a[9]\n',...
            'set_location_assignment PIN_AJ5 -to ddr4_mem_mem_a[10]\n',...
            'set_location_assignment PIN_AH6 -to ddr4_mem_mem_a[11]\n',...
            'set_location_assignment PIN_AG7 -to ddr4_mem_mem_a[12]\n',...
            'set_location_assignment PIN_AJ3 -to ddr4_mem_mem_a[13]\n',...
            'set_location_assignment PIN_AH3 -to ddr4_mem_mem_a[14]\n',...
            'set_location_assignment PIN_AF7 -to ddr4_mem_mem_a[15]\n',...
            'set_location_assignment PIN_AE7 -to ddr4_mem_mem_a[16]\n',...
            'set_location_assignment PIN_AL2 -to ddr4_mem_mem_act_n[0]\n',...
            'set_location_assignment PIN_AF9 -to ddr4_mem_mem_alert_n[0]\n',...
            'set_location_assignment PIN_AF5 -to ddr4_mem_mem_ba[0]\n',...
            'set_location_assignment PIN_AH4 -to ddr4_mem_mem_ba[1]\n',...
            'set_location_assignment PIN_AG4 -to ddr4_mem_mem_bg[0]\n',...
            'set_location_assignment PIN_AM1 -to ddr4_mem_mem_cke[0]\n',...
            'set_location_assignment PIN_AM2 -to ddr4_mem_mem_cs_n[0]\n',...
            'set_location_assignment PIN_AR1 -to ddr4_mem_mem_odt[0]\n',...
            'set_location_assignment PIN_AH2 -to ddr4_mem_mem_par[0]\n',...
            'set_location_assignment PIN_AN2 -to ddr4_mem_mem_reset_n[0]\n',...
            'set_location_assignment PIN_AG9 -to ddr4_mem_mem_dqs[0]\n',...
            'set_location_assignment PIN_AG10 -to ddr4_mem_mem_dqs_n[0]\n',...
            'set_location_assignment PIN_AN7 -to ddr4_mem_mem_dqs[1]\n',...
            'set_location_assignment PIN_AM7 -to ddr4_mem_mem_dqs_n[1]\n',...
            'set_location_assignment PIN_AR5 -to ddr4_mem_mem_dqs[2]\n',...
            'set_location_assignment PIN_AP6 -to ddr4_mem_mem_dqs_n[2]\n',...
            'set_location_assignment PIN_AW6 -to ddr4_mem_mem_dqs[3]\n',...
            'set_location_assignment PIN_AV6 -to ddr4_mem_mem_dqs_n[3]\n',...
            'set_location_assignment PIN_AA7 -to ddr4_mem_mem_dqs[4]\n',...
            'set_location_assignment PIN_AA8 -to ddr4_mem_mem_dqs_n[4]\n',...
            'set_location_assignment PIN_AE5 -to ddr4_mem_mem_dqs[5]\n',...
            'set_location_assignment PIN_AE6 -to ddr4_mem_mem_dqs_n[5]\n',...
            'set_location_assignment PIN_AA2 -to ddr4_mem_mem_dqs[6]\n',...
            'set_location_assignment PIN_AA3 -to ddr4_mem_mem_dqs_n[6]\n',...
            'set_location_assignment PIN_AH1 -to ddr4_mem_mem_dqs[7]\n',...
            'set_location_assignment PIN_AG1 -to ddr4_mem_mem_dqs_n[7]\n',...
            'set_location_assignment PIN_AF8 -to ddr4_mem_mem_dqs[8]\n',...
            'set_location_assignment PIN_AE8 -to ddr4_mem_mem_dqs_n[8]\n',...
            'set_location_assignment PIN_AG12 -to ddr4_mem_mem_dq[0]\n',...
            'set_location_assignment PIN_AJ9 -to ddr4_mem_mem_dq[1]\n',...
            'set_location_assignment PIN_AH9 -to ddr4_mem_mem_dq[2]\n',...
            'set_location_assignment PIN_AF12 -to ddr4_mem_mem_dq[3]\n',...
            'set_location_assignment PIN_AH11 -to ddr4_mem_mem_dq[4]\n',...
            'set_location_assignment PIN_AG11 -to ddr4_mem_mem_dq[5]\n',...
            'set_location_assignment PIN_AJ8 -to ddr4_mem_mem_dq[6]\n',...
            'set_location_assignment PIN_AJ11 -to ddr4_mem_mem_dq[7]\n',...
            'set_location_assignment PIN_AK8 -to ddr4_mem_mem_dq[8]\n',...
            'set_location_assignment PIN_AL8 -to ddr4_mem_mem_dq[9]\n',...
            'set_location_assignment PIN_AK10 -to ddr4_mem_mem_dq[10]\n',...
            'set_location_assignment PIN_AL9 -to ddr4_mem_mem_dq[11]\n',...
            'set_location_assignment PIN_AN6 -to ddr4_mem_mem_dq[12]\n',...
            'set_location_assignment PIN_AK7 -to ddr4_mem_mem_dq[13]\n',...
            'set_location_assignment PIN_AM9 -to ddr4_mem_mem_dq[14]\n',...
            'set_location_assignment PIN_AL7 -to ddr4_mem_mem_dq[15]\n',...
            'set_location_assignment PIN_AR3 -to ddr4_mem_mem_dq[16]\n',...
            'set_location_assignment PIN_AU2 -to ddr4_mem_mem_dq[17]\n',...
            'set_location_assignment PIN_AP4 -to ddr4_mem_mem_dq[18]\n',...
            'set_location_assignment PIN_AP3 -to ddr4_mem_mem_dq[19]\n',...
            'set_location_assignment PIN_AN4 -to ddr4_mem_mem_dq[20]\n',...
            'set_location_assignment PIN_AU1 -to ddr4_mem_mem_dq[21]\n',...
            'set_location_assignment PIN_AP5 -to ddr4_mem_mem_dq[22]\n',...
            'set_location_assignment PIN_AT3 -to ddr4_mem_mem_dq[23]\n',...
            'set_location_assignment PIN_AU4 -to ddr4_mem_mem_dq[24]\n',...
            'set_location_assignment PIN_AW5 -to ddr4_mem_mem_dq[25]\n',...
            'set_location_assignment PIN_AU5 -to ddr4_mem_mem_dq[26]\n',...
            'set_location_assignment PIN_AV4 -to ddr4_mem_mem_dq[27]\n',...
            'set_location_assignment PIN_AW4 -to ddr4_mem_mem_dq[28]\n',...
            'set_location_assignment PIN_AR6 -to ddr4_mem_mem_dq[29]\n',...
            'set_location_assignment PIN_AR7 -to ddr4_mem_mem_dq[30]\n',...
            'set_location_assignment PIN_AT5 -to ddr4_mem_mem_dq[31]\n',...
            'set_location_assignment PIN_Y8 -to ddr4_mem_mem_dq[32]\n',...
            'set_location_assignment PIN_AB11 -to ddr4_mem_mem_dq[33]\n',...
            'set_location_assignment PIN_AB10 -to ddr4_mem_mem_dq[34]\n',...
            'set_location_assignment PIN_AB9 -to ddr4_mem_mem_dq[35]\n',...
            'set_location_assignment PIN_W8 -to ddr4_mem_mem_dq[36]\n',...
            'set_location_assignment PIN_Y10 -to ddr4_mem_mem_dq[37]\n',...
            'set_location_assignment PIN_AA9 -to ddr4_mem_mem_dq[38]\n',...
            'set_location_assignment PIN_AB7 -to ddr4_mem_mem_dq[39]\n',...
            'set_location_assignment PIN_Y6 -to ddr4_mem_mem_dq[40]\n',...
            'set_location_assignment PIN_Y7 -to ddr4_mem_mem_dq[41]\n',...
            'set_location_assignment PIN_AA5 -to ddr4_mem_mem_dq[42]\n',...
            'set_location_assignment PIN_Y5 -to ddr4_mem_mem_dq[43]\n',...
            'set_location_assignment PIN_AD4 -to ddr4_mem_mem_dq[44]\n',...
            'set_location_assignment PIN_AC6 -to ddr4_mem_mem_dq[45]\n',...
            'set_location_assignment PIN_AD5 -to ddr4_mem_mem_dq[46]\n',...
            'set_location_assignment PIN_AB6 -to ddr4_mem_mem_dq[47]\n',...
            'set_location_assignment PIN_AB4 -to ddr4_mem_mem_dq[48]\n',...
            'set_location_assignment PIN_W1 -to ddr4_mem_mem_dq[49]\n',...
            'set_location_assignment PIN_Y1 -to ddr4_mem_mem_dq[50]\n',...
            'set_location_assignment PIN_AA4 -to ddr4_mem_mem_dq[51]\n',...
            'set_location_assignment PIN_Y3 -to ddr4_mem_mem_dq[52]\n',...
            'set_location_assignment PIN_AB1 -to ddr4_mem_mem_dq[53]\n',...
            'set_location_assignment PIN_Y2 -to ddr4_mem_mem_dq[54]\n',...
            'set_location_assignment PIN_AC4 -to ddr4_mem_mem_dq[55]\n',...
            'set_location_assignment PIN_AE3 -to ddr4_mem_mem_dq[56]\n',...
            'set_location_assignment PIN_AE2 -to ddr4_mem_mem_dq[57]\n',...
            'set_location_assignment PIN_AE1 -to ddr4_mem_mem_dq[58]\n',...
            'set_location_assignment PIN_AF3 -to ddr4_mem_mem_dq[59]\n',...
            'set_location_assignment PIN_AG2 -to ddr4_mem_mem_dq[60]\n',...
            'set_location_assignment PIN_AF2 -to ddr4_mem_mem_dq[61]\n',...
            'set_location_assignment PIN_AD3 -to ddr4_mem_mem_dq[62]\n',...
            'set_location_assignment PIN_AD1 -to ddr4_mem_mem_dq[63]\n',...
            'set_location_assignment PIN_AD9 -to ddr4_mem_mem_dq[64]\n',...
            'set_location_assignment PIN_AE10 -to ddr4_mem_mem_dq[65]\n',...
            'set_location_assignment PIN_AC8 -to ddr4_mem_mem_dq[66]\n',...
            'set_location_assignment PIN_AC9 -to ddr4_mem_mem_dq[67]\n',...
            'set_location_assignment PIN_AD8 -to ddr4_mem_mem_dq[68]\n',...
            'set_location_assignment PIN_AC11 -to ddr4_mem_mem_dq[69]\n',...
            'set_location_assignment PIN_AD10 -to ddr4_mem_mem_dq[70]\n',...
            'set_location_assignment PIN_AF10 -to ddr4_mem_mem_dq[71]\n',...
            'set_location_assignment PIN_AH8 -to ddr4_mem_mem_dbi_n[0]\n',...
            'set_location_assignment PIN_AM6 -to ddr4_mem_mem_dbi_n[1]\n',...
            'set_location_assignment PIN_AM5 -to ddr4_mem_mem_dbi_n[2]\n',...
            'set_location_assignment PIN_AT4 -to ddr4_mem_mem_dbi_n[3]\n',...
            'set_location_assignment PIN_AA10 -to ddr4_mem_mem_dbi_n[4]\n',...
            'set_location_assignment PIN_AB5 -to ddr4_mem_mem_dbi_n[5]\n',...
            'set_location_assignment PIN_AB2 -to ddr4_mem_mem_dbi_n[6]\n',...
            'set_location_assignment PIN_AC1 -to ddr4_mem_mem_dbi_n[7]\n',...
            'set_location_assignment PIN_AE11 -to ddr4_mem_mem_dbi_n[8]\n',...
            'set_location_assignment PIN_AH7 -to ddr4_oct_oct_rzqin\n',...
            'set_location_assignment PIN_AV21 -to reset_reset_n\n',...
            'set_location_assignment PIN_AG5 -to ddr4_pll_ref_clk_clk\n',...
            'set_location_assignment PIN_AG6 -to "ddr4_pll_ref_clk_clk(n)"\n',...
            'set_location_assignment PIN_L12 -to ddr4_status_local_cal_fail\n',...
            'set_location_assignment PIN_B10 -to ddr4_status_local_cal_success\n',...
            'set_location_assignment PIN_D10 -to ddr4_interrupt_ctrl_ecc_user_interrupt\n',...
            'set_instance_assignment -name IO_STANDARD "1.8 V" -to ddr4_interrupt_ctrl_ecc_user_interrupt\n',...
            'set_instance_assignment -name IO_STANDARD "1.8 V" -to ddr4_status_local_cal_fail\n',...
            'set_instance_assignment -name IO_STANDARD "1.8 V" -to ddr4_status_local_cal_success\n',...
            'set_instance_assignment -name IO_STANDARD LVDS -to ddr4_pll_ref_clk_clk\n',...
'set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to ddr4_pll_ref_clk_clk -disable\n'...
            ];
        end
    end
end

