
UEB_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011818  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  08011ab8  08011ab8  00021ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012108  08012108  00033c00  2**0
                  CONTENTS
  4 .ARM          00000000  08012108  08012108  00033c00  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012108  08012108  00033c00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012108  08012108  00022108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801210c  0801210c  0002210c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003c00  24000000  08012110  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002940  24003c00  08015d10  00033c00  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24006540  08015d10  00036540  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00033c00  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002296a  00000000  00000000  00033c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000468d  00000000  00000000  00056598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bf0  00000000  00000000  0005ac28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019f8  00000000  00000000  0005c818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003db97  00000000  00000000  0005e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023220  00000000  00000000  0009bda7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00178313  00000000  00000000  000befc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  002372da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088d8  00000000  00000000  0023732c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24003c00 	.word	0x24003c00
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011aa0 	.word	0x08011aa0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24003c04 	.word	0x24003c04
 80002dc:	08011aa0 	.word	0x08011aa0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_d2lz>:
 8000924:	b508      	push	{r3, lr}
 8000926:	4602      	mov	r2, r0
 8000928:	460b      	mov	r3, r1
 800092a:	ec43 2b17 	vmov	d7, r2, r3
 800092e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000936:	d403      	bmi.n	8000940 <__aeabi_d2lz+0x1c>
 8000938:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800093c:	f000 b80c 	b.w	8000958 <__aeabi_d2ulz>
 8000940:	eeb1 7b47 	vneg.f64	d7, d7
 8000944:	ec51 0b17 	vmov	r0, r1, d7
 8000948:	f000 f806 	bl	8000958 <__aeabi_d2ulz>
 800094c:	4240      	negs	r0, r0
 800094e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000952:	bd08      	pop	{r3, pc}
 8000954:	0000      	movs	r0, r0
	...

08000958 <__aeabi_d2ulz>:
 8000958:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000988 <__aeabi_d2ulz+0x30>
 800095c:	ec41 0b17 	vmov	d7, r0, r1
 8000960:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000990 <__aeabi_d2ulz+0x38>
 8000964:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000968:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800096c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000970:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000974:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000978:	ee16 1a10 	vmov	r1, s12
 800097c:	ee17 0a90 	vmov	r0, s15
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	f3af 8000 	nop.w
 8000988:	00000000 	.word	0x00000000
 800098c:	3df00000 	.word	0x3df00000
 8000990:	00000000 	.word	0x00000000
 8000994:	41f00000 	.word	0x41f00000

08000998 <ADC_Start>:
	}
}


void ADC_Start (void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
	while (!(ADC1->ISR & ADC_ISR_ADRDY)) ;
 800099c:	bf00      	nop
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <ADC_Start+0x34>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d0f9      	beq.n	800099e <ADC_Start+0x6>
	seqFlag = 0;
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <ADC_Start+0x38>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
	bufferFlag = 0;
 80009b0:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <ADC_Start+0x3c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
	ADC1->CR |= ADC_CR_ADSTART;										// cleared by Hardware after Start
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <ADC_Start+0x34>)
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	4a04      	ldr	r2, [pc, #16]	; (80009cc <ADC_Start+0x34>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6093      	str	r3, [r2, #8]
}
 80009c2:	bf00      	nop
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	40022000 	.word	0x40022000
 80009d0:	24003ec8 	.word	0x24003ec8
 80009d4:	24003ec4 	.word	0x24003ec4

080009d8 <ADCDMA_Init>:

void ADCDMA_Init (void)
 {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
 RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;								// Channel0
 80009dc:	4b38      	ldr	r3, [pc, #224]	; (8000ac0 <ADCDMA_Init+0xe8>)
 80009de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009e2:	4a37      	ldr	r2, [pc, #220]	; (8000ac0 <ADCDMA_Init+0xe8>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 DMA1_Stream0->CR &= ~DMA_SxCR_EN;
 80009ec:	4b35      	ldr	r3, [pc, #212]	; (8000ac4 <ADCDMA_Init+0xec>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a34      	ldr	r2, [pc, #208]	; (8000ac4 <ADCDMA_Init+0xec>)
 80009f2:	f023 0301 	bic.w	r3, r3, #1
 80009f6:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_MBURST;								// DMA_MemoryBurst = DMA_MemoryBurst_Single
 80009f8:	4b32      	ldr	r3, [pc, #200]	; (8000ac4 <ADCDMA_Init+0xec>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a31      	ldr	r2, [pc, #196]	; (8000ac4 <ADCDMA_Init+0xec>)
 80009fe:	f023 73c0 	bic.w	r3, r3, #25165824	; 0x1800000
 8000a02:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8000a04:	4b2f      	ldr	r3, [pc, #188]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a2e      	ldr	r2, [pc, #184]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a0a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000a0e:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR |= DMA_SxCR_MSIZE_1;								// 10 DMA_MemoryDataSize 32 bit
 8000a10:	4b2c      	ldr	r3, [pc, #176]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a2b      	ldr	r2, [pc, #172]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a1a:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR |= DMA_SxCR_MINC;									// DMA_MemoryIncrement enable
 8000a1c:	4b29      	ldr	r3, [pc, #164]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a28      	ldr	r2, [pc, #160]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a26:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_CIRC;								// DMA_Mode = DMA_Mode_Normal
 8000a28:	4b26      	ldr	r3, [pc, #152]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a25      	ldr	r2, [pc, #148]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a32:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->PAR = (uint32_t)(&(ADC1->DR));						// DMA_PeripheralBaseAddr
 8000a34:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a36:	4a24      	ldr	r2, [pc, #144]	; (8000ac8 <ADCDMA_Init+0xf0>)
 8000a38:	609a      	str	r2, [r3, #8]
 DMA1_Stream0->CR &= ~DMA_SxCR_PBURST;								// DMA_PeripheralBurst = DMA_PeripheralBurst_Single
 8000a3a:	4b22      	ldr	r3, [pc, #136]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a21      	ldr	r2, [pc, #132]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a40:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8000a44:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8000a46:	4b1f      	ldr	r3, [pc, #124]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a1e      	ldr	r2, [pc, #120]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a4c:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000a50:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR |= DMA_SxCR_PSIZE_1;								// 10 DMA_PeripheralDataSize 32 bit
 8000a52:	4b1c      	ldr	r3, [pc, #112]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a1b      	ldr	r2, [pc, #108]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a5c:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_PINC;								// DMA_PeripheralIncrement disable
 8000a5e:	4b19      	ldr	r3, [pc, #100]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a18      	ldr	r2, [pc, #96]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a68:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_PL;									// priority 0 nur eine DMA
 8000a6a:	4b16      	ldr	r3, [pc, #88]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a15      	ldr	r2, [pc, #84]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a70:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000a74:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR &= ~DMA_SxCR_DIR;									// DMA_DIR = DMA_DIR_PeripheralToMemory
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a7c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000a80:	6013      	str	r3, [r2, #0]
 DMA1_Stream0->CR |= DMA_SxCR_TCIE;									// transfer complete Interrupt enable
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a0f      	ldr	r2, [pc, #60]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a88:	f043 0310 	orr.w	r3, r3, #16
 8000a8c:	6013      	str	r3, [r2, #0]
 DMAMUX1_Channel0->CCR = 0x00000009;								// Channel0 ADC1
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <ADCDMA_Init+0xf4>)
 8000a90:	2209      	movs	r2, #9
 8000a92:	601a      	str	r2, [r3, #0]
 //DMA1_Stream0->NDTR = 3;											// DMA_BufferSize for every sequence
 DMA1_Stream0->NDTR = 300;	 										// DMA_BufferSize for full Buffer
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000a9a:	605a      	str	r2, [r3, #4]
 DMA1_Stream0->M0AR = (uint32_t)(&(buffer[0][0]));					// DMA_Memory0BaseAddr
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000a9e:	4a0c      	ldr	r2, [pc, #48]	; (8000ad0 <ADCDMA_Init+0xf8>)
 8000aa0:	60da      	str	r2, [r3, #12]
 DMA1->LIFCR = DMA_LIFCR_CTCIF0;
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <ADCDMA_Init+0xfc>)
 8000aa4:	2220      	movs	r2, #32
 8000aa6:	609a      	str	r2, [r3, #8]
 DMA1_Stream0->CR |= DMA_SxCR_EN; 									// Enable the DMA
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a05      	ldr	r2, [pc, #20]	; (8000ac4 <ADCDMA_Init+0xec>)
 8000aae:	f043 0301 	orr.w	r3, r3, #1
 8000ab2:	6013      	str	r3, [r2, #0]
 HAL_NVIC_EnableIRQ (DMA1_Stream0_IRQn);
 8000ab4:	200b      	movs	r0, #11
 8000ab6:	f004 f922 	bl	8004cfe <HAL_NVIC_EnableIRQ>
 }
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	58024400 	.word	0x58024400
 8000ac4:	40020010 	.word	0x40020010
 8000ac8:	40022040 	.word	0x40022040
 8000acc:	40020800 	.word	0x40020800
 8000ad0:	24003ecc 	.word	0x24003ecc
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <ADC_Init>:

void ADC_Init (void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
	ADCDMA_Init ();
 8000adc:	f7ff ff7c 	bl	80009d8 <ADCDMA_Init>
	ADC1->CR &= ~ADC_CR_ADEN;
 8000ae0:	4b60      	ldr	r3, [pc, #384]	; (8000c64 <ADC_Init+0x18c>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	4a5f      	ldr	r2, [pc, #380]	; (8000c64 <ADC_Init+0x18c>)
 8000ae6:	f023 0301 	bic.w	r3, r3, #1
 8000aea:	6093      	str	r3, [r2, #8]
	RCC->AHB4ENR |= RCC_AHB4ENR_GPIOAEN;							// enable clock for GPIO PA4 und PA6 ADC1 Channel 3 und 18
 8000aec:	4b5e      	ldr	r3, [pc, #376]	; (8000c68 <ADC_Init+0x190>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af2:	4a5d      	ldr	r2, [pc, #372]	; (8000c68 <ADC_Init+0x190>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	RCC->AHB4ENR |= RCC_AHB4ENR_GPIOCEN;							// enable clock for GPIO PC4 ADC1 Channel 4
 8000afc:	4b5a      	ldr	r3, [pc, #360]	; (8000c68 <ADC_Init+0x190>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	4a59      	ldr	r2, [pc, #356]	; (8000c68 <ADC_Init+0x190>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	RCC->AHB1ENR |= RCC_AHB1ENR_ADC12EN;              				// enable clock for ADC1
 8000b0c:	4b56      	ldr	r3, [pc, #344]	; (8000c68 <ADC_Init+0x190>)
 8000b0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b12:	4a55      	ldr	r2, [pc, #340]	; (8000c68 <ADC_Init+0x190>)
 8000b14:	f043 0320 	orr.w	r3, r3, #32
 8000b18:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	GPIOA->MODER |= 0x00003300;										// pin PA4 und PA6 analog Input
 8000b1c:	4b53      	ldr	r3, [pc, #332]	; (8000c6c <ADC_Init+0x194>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a52      	ldr	r2, [pc, #328]	; (8000c6c <ADC_Init+0x194>)
 8000b22:	f443 534c 	orr.w	r3, r3, #13056	; 0x3300
 8000b26:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= 0xFFFF00FF;        								// pin PA4 und PA6 no pull-up, no pull-down
 8000b28:	4b50      	ldr	r3, [pc, #320]	; (8000c6c <ADC_Init+0x194>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	4a4f      	ldr	r2, [pc, #316]	; (8000c6c <ADC_Init+0x194>)
 8000b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b32:	60d3      	str	r3, [r2, #12]
	GPIOC->MODER |= 0x00000300;                       				// pin PC4 analog Input
 8000b34:	4b4e      	ldr	r3, [pc, #312]	; (8000c70 <ADC_Init+0x198>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a4d      	ldr	r2, [pc, #308]	; (8000c70 <ADC_Init+0x198>)
 8000b3a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000b3e:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= 0xFFFFF0FF;        								// pin PC4 no pull-up, no pull-down
 8000b40:	4b4b      	ldr	r3, [pc, #300]	; (8000c70 <ADC_Init+0x198>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	4a4a      	ldr	r2, [pc, #296]	; (8000c70 <ADC_Init+0x198>)
 8000b46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b4a:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR &= ~ADC_CFGR_RES;									// 00: 16 bit resolution
 8000b4c:	4b45      	ldr	r3, [pc, #276]	; (8000c64 <ADC_Init+0x18c>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	4a44      	ldr	r2, [pc, #272]	; (8000c64 <ADC_Init+0x18c>)
 8000b52:	f023 031c 	bic.w	r3, r3, #28
 8000b56:	60d3      	str	r3, [r2, #12]
	//ADC1->CFGR |= ADC_CFGR_DISCEN;								// 1: discontinuous regular mode
	ADC1->CFGR &= ~ADC_CFGR_DISCEN;
 8000b58:	4b42      	ldr	r3, [pc, #264]	; (8000c64 <ADC_Init+0x18c>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	4a41      	ldr	r2, [pc, #260]	; (8000c64 <ADC_Init+0x18c>)
 8000b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b62:	60d3      	str	r3, [r2, #12]
	//ADC1->CFGR &= ~ADC_CFGR_CONT;
	ADC1->CFGR |= ADC_CFGR_CONT;									// continuous mode
 8000b64:	4b3f      	ldr	r3, [pc, #252]	; (8000c64 <ADC_Init+0x18c>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	4a3e      	ldr	r2, [pc, #248]	; (8000c64 <ADC_Init+0x18c>)
 8000b6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b6e:	60d3      	str	r3, [r2, #12]
	//ADC1->IER |= ADC_IER_EOCIE;									// Interrupt conversion is complete
	//ADC1->IER |= ADC_IER_EOSIE;									// Interrupt sequence is complete
	ADC1->IER |= ADC_IER_AWD1IE;	 								// Watchdog 1 interrupt enable
 8000b70:	4b3c      	ldr	r3, [pc, #240]	; (8000c64 <ADC_Init+0x18c>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	4a3b      	ldr	r2, [pc, #236]	; (8000c64 <ADC_Init+0x18c>)
 8000b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b7a:	6053      	str	r3, [r2, #4]

	WDHTR = overCurrentThreshold/amperePerDigits-bufferCalibrated1;
 8000b7c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000b80:	4b3c      	ldr	r3, [pc, #240]	; (8000c74 <ADC_Init+0x19c>)
 8000b82:	edd3 7a00 	vldr	s15, [r3]
 8000b86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000b8a:	4b3b      	ldr	r3, [pc, #236]	; (8000c78 <ADC_Init+0x1a0>)
 8000b8c:	edd3 7a00 	vldr	s15, [r3]
 8000b90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b98:	ee17 2a90 	vmov	r2, s15
 8000b9c:	4b37      	ldr	r3, [pc, #220]	; (8000c7c <ADC_Init+0x1a4>)
 8000b9e:	601a      	str	r2, [r3, #0]

	ADC1->HTR1 = WDHTR;	 											// Watchdog 1 high threshold
 8000ba0:	4a30      	ldr	r2, [pc, #192]	; (8000c64 <ADC_Init+0x18c>)
 8000ba2:	4b36      	ldr	r3, [pc, #216]	; (8000c7c <ADC_Init+0x1a4>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	6253      	str	r3, [r2, #36]	; 0x24
	ADC1->CFGR |= ADC_CFGR_AWD1EN;									// Watchdog 1 enable
 8000ba8:	4b2e      	ldr	r3, [pc, #184]	; (8000c64 <ADC_Init+0x18c>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	4a2d      	ldr	r2, [pc, #180]	; (8000c64 <ADC_Init+0x18c>)
 8000bae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bb2:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR &= ~ADC_CFGR_EXTEN;									// 00: extern Trigger disabled
 8000bb4:	4b2b      	ldr	r3, [pc, #172]	; (8000c64 <ADC_Init+0x18c>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	4a2a      	ldr	r2, [pc, #168]	; (8000c64 <ADC_Init+0x18c>)
 8000bba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000bbe:	60d3      	str	r3, [r2, #12]
	//ADC1->CFGR &= ~ADC_CFGR_DMNGT;								// 00: no DMA
	ADC1->CFGR |= ADC_CFGR_DMNGT;									// 11: DMA cicular mode
 8000bc0:	4b28      	ldr	r3, [pc, #160]	; (8000c64 <ADC_Init+0x18c>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	4a27      	ldr	r2, [pc, #156]	; (8000c64 <ADC_Init+0x18c>)
 8000bc6:	f043 0303 	orr.w	r3, r3, #3
 8000bca:	60d3      	str	r3, [r2, #12]
	//ADC1->CFGR |= ADC_CFGR_DMNGT_0;								// 01: DMA one shot
	ADC1->CFGR |= ADC_CFGR_OVRMOD;									// 1: last conversation
 8000bcc:	4b25      	ldr	r3, [pc, #148]	; (8000c64 <ADC_Init+0x18c>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	4a24      	ldr	r2, [pc, #144]	; (8000c64 <ADC_Init+0x18c>)
 8000bd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bd6:	60d3      	str	r3, [r2, #12]
	ADC1->IER &= ~ADC_IER_OVRIE;									// overrun Interrupt disabled
 8000bd8:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <ADC_Init+0x18c>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	4a21      	ldr	r2, [pc, #132]	; (8000c64 <ADC_Init+0x18c>)
 8000bde:	f023 0310 	bic.w	r3, r3, #16
 8000be2:	6053      	str	r3, [r2, #4]
	ADC1->SMPR2 = 0x00004800;										// 100: 32 cycles sampling time 32 cicles for Channel 3 und 4
 8000be4:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <ADC_Init+0x18c>)
 8000be6:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8000bea:	619a      	str	r2, [r3, #24]
	ADC1->SMPR2 |= 0x04000000;										// 100: 32 cycles sampling time 32 cicles for Channel 18
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <ADC_Init+0x18c>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a1c      	ldr	r2, [pc, #112]	; (8000c64 <ADC_Init+0x18c>)
 8000bf2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bf6:	6193      	str	r3, [r2, #24]
	//ADC1->PCSEL = 0x00000010;
	ADC1->PCSEL = 0x00040018;										// preselect Channel 4, 3, 18
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <ADC_Init+0x18c>)
 8000bfa:	4a21      	ldr	r2, [pc, #132]	; (8000c80 <ADC_Init+0x1a8>)
 8000bfc:	61da      	str	r2, [r3, #28]
	//ADC1->SQR1 = 0x00000100;
	ADC1->SQR1 = 0x00483102;										// Channel sequence assign to Channel 4, 3, 18
 8000bfe:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <ADC_Init+0x18c>)
 8000c00:	4a20      	ldr	r2, [pc, #128]	; (8000c84 <ADC_Init+0x1ac>)
 8000c02:	631a      	str	r2, [r3, #48]	; 0x30
	ADC12_COMMON->CCR &= ~ADC_CCR_PRESC;							// ADCLK not divided
 8000c04:	4b20      	ldr	r3, [pc, #128]	; (8000c88 <ADC_Init+0x1b0>)
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	4a1f      	ldr	r2, [pc, #124]	; (8000c88 <ADC_Init+0x1b0>)
 8000c0a:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8000c0e:	6093      	str	r3, [r2, #8]
	ADC12_COMMON->CCR |= 0x002C0000;								// ADCLK Clock div 256
 8000c10:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <ADC_Init+0x1b0>)
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	4a1c      	ldr	r2, [pc, #112]	; (8000c88 <ADC_Init+0x1b0>)
 8000c16:	f443 1330 	orr.w	r3, r3, #2883584	; 0x2c0000
 8000c1a:	6093      	str	r3, [r2, #8]
	//ADC12_COMMON->CCR |= 0x00240000;								// ADCLK Clock div 64
	ADC1->CR &= ~ADC_CR_DEEPPWD;									// no ADC power down
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <ADC_Init+0x18c>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	4a10      	ldr	r2, [pc, #64]	; (8000c64 <ADC_Init+0x18c>)
 8000c22:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000c26:	6093      	str	r3, [r2, #8]
	ADC1->CR |= ADC_CR_ADVREGEN;
 8000c28:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <ADC_Init+0x18c>)
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	4a0d      	ldr	r2, [pc, #52]	; (8000c64 <ADC_Init+0x18c>)
 8000c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c32:	6093      	str	r3, [r2, #8]
	while (!(ADC1->ISR & 0x00001000)) ;
 8000c34:	bf00      	nop
 8000c36:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <ADC_Init+0x18c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d0f9      	beq.n	8000c36 <ADC_Init+0x15e>
	ADC12_COMMON->CCR |= ADC_CCR_VREFEN;
 8000c42:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <ADC_Init+0x1b0>)
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	4a10      	ldr	r2, [pc, #64]	; (8000c88 <ADC_Init+0x1b0>)
 8000c48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c4c:	6093      	str	r3, [r2, #8]
	ADC1->CR |= ADC_CR_ADEN;										// AD Converter on
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <ADC_Init+0x18c>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <ADC_Init+0x18c>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6093      	str	r3, [r2, #8]
	HAL_NVIC_EnableIRQ (ADC_IRQn);
 8000c5a:	2012      	movs	r0, #18
 8000c5c:	f004 f84f 	bl	8004cfe <HAL_NVIC_EnableIRQ>
}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40022000 	.word	0x40022000
 8000c68:	58024400 	.word	0x58024400
 8000c6c:	58020000 	.word	0x58020000
 8000c70:	58020800 	.word	0x58020800
 8000c74:	2400001c 	.word	0x2400001c
 8000c78:	24000020 	.word	0x24000020
 8000c7c:	24003ebc 	.word	0x24003ebc
 8000c80:	00040018 	.word	0x00040018
 8000c84:	00483102 	.word	0x00483102
 8000c88:	40022300 	.word	0x40022300

08000c8c <setParameters>:


void setParameters(UEB_StatusType *ueb_status)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	if(ueb_status->status == UEB_INIT_FINISH) {
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d12f      	bne.n	8000cfc <setParameters+0x70>
		frequency = ueb_status->frequency;				//enter frequency of the 3-phase sine (range of values: 0.1Hz to 200Hz)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	4a19      	ldr	r2, [pc, #100]	; (8000d08 <setParameters+0x7c>)
 8000ca2:	6013      	str	r3, [r2, #0]
		v_bridge_uf = ueb_status->vccvoltage;			//enter the voltage that applies at "u_brueke_uf" (range of values: 10V to 60V)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	4a18      	ldr	r2, [pc, #96]	; (8000d0c <setParameters+0x80>)
 8000caa:	6013      	str	r3, [r2, #0]
		voltage_ref = ueb_status->outvoltage;				//enter your preferred voltage for the amplitude of the sine (range of Values: 1V to 0.95*"v_bridge_uf")
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	4a17      	ldr	r2, [pc, #92]	; (8000d10 <setParameters+0x84>)
 8000cb2:	6013      	str	r3, [r2, #0]
		rotationDirectionCW = ueb_status->rotationdirection;		//enter the direction of rotation, true -> clockwise; false -> counterclockwise
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	bf14      	ite	ne
 8000cbe:	2301      	movne	r3, #1
 8000cc0:	2300      	moveq	r3, #0
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <setParameters+0x88>)
 8000cc6:	701a      	strb	r2, [r3, #0]
		enableThirdHarmonic = ueb_status->thirdharmonic;	    //enter true, if you want to enable the third harmonic mode
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	7c1b      	ldrb	r3, [r3, #16]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	bf14      	ite	ne
 8000cd0:	2301      	movne	r3, #1
 8000cd2:	2300      	moveq	r3, #0
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4b10      	ldr	r3, [pc, #64]	; (8000d18 <setParameters+0x8c>)
 8000cd8:	701a      	strb	r2, [r3, #0]
		enableSoftstarter = ueb_status->softstart;		//enter true, if you want the motor to start slowly
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	7c5b      	ldrb	r3, [r3, #17]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	bf14      	ite	ne
 8000ce2:	2301      	movne	r3, #1
 8000ce4:	2300      	moveq	r3, #0
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <setParameters+0x90>)
 8000cea:	701a      	strb	r2, [r3, #0]
		softstarterDuration = ueb_status->softstartduration;		//enter duration of the softstarter ramp in seconds
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	695b      	ldr	r3, [r3, #20]
 8000cf0:	4a0b      	ldr	r2, [pc, #44]	; (8000d20 <setParameters+0x94>)
 8000cf2:	6013      	str	r3, [r2, #0]
	//	overCurrentThreshold = ueb_status->maxcurrent; 		//enter the allowed current in ampere (range of values: 0 to 10 Ampere)
		numberOfAveragedValues = ueb_status->averagenum;    //enter by how many current values you want to calculate the average
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	69db      	ldr	r3, [r3, #28]
 8000cf8:	4a0a      	ldr	r2, [pc, #40]	; (8000d24 <setParameters+0x98>)
 8000cfa:	6013      	str	r3, [r2, #0]
	//	pwmFrequency = ueb_status->pwmfrequency;
	}
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	24000000 	.word	0x24000000
 8000d0c:	24000004 	.word	0x24000004
 8000d10:	24000008 	.word	0x24000008
 8000d14:	24003e94 	.word	0x24003e94
 8000d18:	2400000c 	.word	0x2400000c
 8000d1c:	24003e95 	.word	0x24003e95
 8000d20:	24000010 	.word	0x24000010
 8000d24:	24000014 	.word	0x24000014

08000d28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b096      	sub	sp, #88	; 0x58
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d2e:	f002 fde5 	bl	80038fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d32:	f000 f883 	bl	8000e3c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d36:	f000 fc8f 	bl	8001658 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000d3a:	f000 fa81 	bl	8001240 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d3e:	f000 fb45 	bl	80013cc <MX_TIM2_Init>
  MX_TIM4_Init();
 8000d42:	f000 fbe3 	bl	800150c <MX_TIM4_Init>
  MX_ADC1_Init();
 8000d46:	f000 f98d 	bl	8001064 <MX_ADC1_Init>
  MX_IWDG1_Init();
 8000d4a:	f000 fa05 	bl	8001158 <MX_IWDG1_Init>
  MX_TIM5_Init();
 8000d4e:	f000 fc2d 	bl	80015ac <MX_TIM5_Init>
  MX_TIM3_Init();
 8000d52:	f000 fb8b 	bl	800146c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000d56:	f00c ffd1 	bl	800dcfc <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 8000d5a:	f000 fa1b 	bl	8001194 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);	//LED 3 turned on to see system resets in case of IWDG1(Watchdog)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2104      	movs	r1, #4
 8000d62:	482e      	ldr	r0, [pc, #184]	; (8000e1c <main+0xf4>)
 8000d64:	f004 f9ae 	bl	80050c4 <HAL_GPIO_WritePin>
  error = 3;
 8000d68:	4b2d      	ldr	r3, [pc, #180]	; (8000e20 <main+0xf8>)
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim4);					//Start TIM4
 8000d6e:	482d      	ldr	r0, [pc, #180]	; (8000e24 <main+0xfc>)
 8000d70:	f008 fca4 	bl	80096bc <HAL_TIM_Base_Start_IT>


  HAL_TIM_Base_Start_IT(&htim2);					//Start TIM2
 8000d74:	482c      	ldr	r0, [pc, #176]	; (8000e28 <main+0x100>)
 8000d76:	f008 fca1 	bl	80096bc <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start_IT(&htim3);					//Start TIM3
 8000d7a:	482c      	ldr	r0, [pc, #176]	; (8000e2c <main+0x104>)
 8000d7c:	f008 fc9e 	bl	80096bc <HAL_TIM_Base_Start_IT>
//  for ( int i = 0;  i < 50; ++ i) //1195		//Wait for a certain amount of microseconds
//  {
//	  //empty loop, to adjust the phase of Tim1 to Tim2
//  }
  //Starting Tim1 means starting the PWM Timer
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		//Start TIM1_Channel1_positive
 8000d80:	2100      	movs	r1, #0
 8000d82:	482b      	ldr	r0, [pc, #172]	; (8000e30 <main+0x108>)
 8000d84:	f008 fd32 	bl	80097ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);	//Start TIM1_Channel1_negative
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4829      	ldr	r0, [pc, #164]	; (8000e30 <main+0x108>)
 8000d8c:	f009 feb6 	bl	800aafc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);		//Start TIM1_Channel2_positive
 8000d90:	2104      	movs	r1, #4
 8000d92:	4827      	ldr	r0, [pc, #156]	; (8000e30 <main+0x108>)
 8000d94:	f008 fd2a 	bl	80097ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);  //Start TIM1_Channel2_negative
 8000d98:	2104      	movs	r1, #4
 8000d9a:	4825      	ldr	r0, [pc, #148]	; (8000e30 <main+0x108>)
 8000d9c:	f009 feae 	bl	800aafc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);		//Start TIM1_Channel3_positive
 8000da0:	2108      	movs	r1, #8
 8000da2:	4823      	ldr	r0, [pc, #140]	; (8000e30 <main+0x108>)
 8000da4:	f008 fd22 	bl	80097ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);  //Start TIM1_Channel3_negative
 8000da8:	2108      	movs	r1, #8
 8000daa:	4821      	ldr	r0, [pc, #132]	; (8000e30 <main+0x108>)
 8000dac:	f009 fea6 	bl	800aafc <HAL_TIMEx_PWMN_Start>


  ADC_Init ();									//Initialise own ADC
 8000db0:	f7ff fe92 	bl	8000ad8 <ADC_Init>
  ADC_Start();									//Start own ADC
 8000db4:	f7ff fdf0 	bl	8000998 <ADC_Start>


  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0); //LED 3 gets turned off again to see whether the system resets in case of IWDG1(Watchdog)
 8000db8:	2200      	movs	r2, #0
 8000dba:	2104      	movs	r1, #4
 8000dbc:	4817      	ldr	r0, [pc, #92]	; (8000e1c <main+0xf4>)
 8000dbe:	f004 f981 	bl	80050c4 <HAL_GPIO_WritePin>
  error = 0;
 8000dc2:	4b17      	ldr	r3, [pc, #92]	; (8000e20 <main+0xf8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]

  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8000dc8:	213c      	movs	r1, #60	; 0x3c
 8000dca:	481a      	ldr	r0, [pc, #104]	; (8000e34 <main+0x10c>)
 8000dcc:	f008 fe86 	bl	8009adc <HAL_TIM_Encoder_Start>

  //Wechselberger Kirchhoff below
  UEB_StatusType uebstatus = {
 8000dd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dd4:	2228      	movs	r2, #40	; 0x28
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f00d fd9d 	bl	800e918 <memset>
 8000dde:	2303      	movs	r3, #3
 8000de0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <main+0x110>)
 8000de6:	637b      	str	r3, [r7, #52]	; 0x34
 8000de8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000dec:	63bb      	str	r3, [r7, #56]	; 0x38
 8000dee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000df2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000df4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000df8:	647b      	str	r3, [r7, #68]	; 0x44
 8000dfa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000dfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e00:	2314      	movs	r3, #20
 8000e02:	64fb      	str	r3, [r7, #76]	; 0x4c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  getNewStatus(&uebstatus);
 8000e04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f002 fd49 	bl	80038a0 <getNewStatus>
	  setParameters(&uebstatus);
 8000e0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff3a 	bl	8000c8c <setParameters>
	  getNewStatus(&uebstatus);
 8000e18:	e7f4      	b.n	8000e04 <main+0xdc>
 8000e1a:	bf00      	nop
 8000e1c:	58021400 	.word	0x58021400
 8000e20:	24003ec0 	.word	0x24003ec0
 8000e24:	24003dfc 	.word	0x24003dfc
 8000e28:	24003d64 	.word	0x24003d64
 8000e2c:	24003db0 	.word	0x24003db0
 8000e30:	24003d18 	.word	0x24003d18
 8000e34:	24003e48 	.word	0x24003e48
 8000e38:	41200000 	.word	0x41200000

08000e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b0cc      	sub	sp, #304	; 0x130
 8000e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e42:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e46:	224c      	movs	r2, #76	; 0x4c
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f00d fd64 	bl	800e918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e50:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e54:	2220      	movs	r2, #32
 8000e56:	2100      	movs	r1, #0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f00d fd5d 	bl	800e918 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000e62:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000e66:	4618      	mov	r0, r3
 8000e68:	23bc      	movs	r3, #188	; 0xbc
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	f00d fd53 	bl	800e918 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e72:	2002      	movs	r0, #2
 8000e74:	f005 fb96 	bl	80065a4 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000e7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	4b74      	ldr	r3, [pc, #464]	; (8001058 <SystemClock_Config+0x21c>)
 8000e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e88:	4a73      	ldr	r2, [pc, #460]	; (8001058 <SystemClock_Config+0x21c>)
 8000e8a:	f023 0301 	bic.w	r3, r3, #1
 8000e8e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e90:	4b71      	ldr	r3, [pc, #452]	; (8001058 <SystemClock_Config+0x21c>)
 8000e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e94:	f003 0201 	and.w	r2, r3, #1
 8000e98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000e9c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000ea0:	601a      	str	r2, [r3, #0]
 8000ea2:	4b6e      	ldr	r3, [pc, #440]	; (800105c <SystemClock_Config+0x220>)
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000eaa:	4a6c      	ldr	r2, [pc, #432]	; (800105c <SystemClock_Config+0x220>)
 8000eac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eb0:	6193      	str	r3, [r2, #24]
 8000eb2:	4b6a      	ldr	r3, [pc, #424]	; (800105c <SystemClock_Config+0x220>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000eba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000ebe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000ec8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000ecc:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ece:	bf00      	nop
 8000ed0:	4b62      	ldr	r3, [pc, #392]	; (800105c <SystemClock_Config+0x220>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ed8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000edc:	d1f8      	bne.n	8000ed0 <SystemClock_Config+0x94>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000ede:	4b60      	ldr	r3, [pc, #384]	; (8001060 <SystemClock_Config+0x224>)
 8000ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee2:	4a5f      	ldr	r2, [pc, #380]	; (8001060 <SystemClock_Config+0x224>)
 8000ee4:	f023 0303 	bic.w	r3, r3, #3
 8000ee8:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000eea:	232a      	movs	r3, #42	; 0x2a
 8000eec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef6:	2340      	movs	r3, #64	; 0x40
 8000ef8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000efc:	2301      	movs	r3, #1
 8000efe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f02:	2301      	movs	r3, #1
 8000f04:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f14:	2304      	movs	r3, #4
 8000f16:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000f1a:	231e      	movs	r3, #30
 8000f1c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f26:	2302      	movs	r3, #2
 8000f28:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f32:	230c      	movs	r3, #12
 8000f34:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f44:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f005 fb75 	bl	8006638 <HAL_RCC_OscConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8000f54:	f000 fcc8 	bl	80018e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f58:	233f      	movs	r3, #63	; 0x3f
 8000f5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000f6a:	2308      	movs	r3, #8
 8000f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f70:	2340      	movs	r3, #64	; 0x40
 8000f72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f82:	2340      	movs	r3, #64	; 0x40
 8000f84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f88:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f005 ff60 	bl	8006e54 <HAL_RCC_ClockConfig>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <SystemClock_Config+0x162>
  {
    Error_Handler();
 8000f9a:	f000 fca5 	bl	80018e8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_ADC
 8000f9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fa2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fa6:	f44f 2241 	mov.w	r2, #790528	; 0xc1000
 8000faa:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000fac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fb0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 8000fb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fbc:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fc0:	220a      	movs	r2, #10
 8000fc2:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 1;
 8000fc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fc8:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fcc:	2201      	movs	r2, #1
 8000fce:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000fd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fd4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fd8:	2202      	movs	r2, #2
 8000fda:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000fdc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fe0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000fe8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000fec:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000ff0:	22c0      	movs	r2, #192	; 0xc0
 8000ff2:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000ff4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000ff8:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001000:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001004:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800100c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001010:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001014:	2200      	movs	r2, #0
 8001016:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001018:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800101c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001020:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8001024:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001028:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800102c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001030:	2200      	movs	r2, #0
 8001032:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4618      	mov	r0, r3
 800103c:	f006 fa6a 	bl	8007514 <HAL_RCCEx_PeriphCLKConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x20e>
  {
    Error_Handler();
 8001046:	f000 fc4f 	bl	80018e8 <Error_Handler>
  }
  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 800104a:	f005 fae5 	bl	8006618 <HAL_PWREx_EnableUSBVoltageDetector>
}
 800104e:	bf00      	nop
 8001050:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	58000400 	.word	0x58000400
 800105c:	58024800 	.word	0x58024800
 8001060:	58024400 	.word	0x58024400

08001064 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001076:	463b      	mov	r3, r7
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
 8001084:	615a      	str	r2, [r3, #20]
 8001086:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001088:	4b30      	ldr	r3, [pc, #192]	; (800114c <MX_ADC1_Init+0xe8>)
 800108a:	4a31      	ldr	r2, [pc, #196]	; (8001150 <MX_ADC1_Init+0xec>)
 800108c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 800108e:	4b2f      	ldr	r3, [pc, #188]	; (800114c <MX_ADC1_Init+0xe8>)
 8001090:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001094:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001096:	4b2d      	ldr	r3, [pc, #180]	; (800114c <MX_ADC1_Init+0xe8>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800109c:	4b2b      	ldr	r3, [pc, #172]	; (800114c <MX_ADC1_Init+0xe8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <MX_ADC1_Init+0xe8>)
 80010a4:	2204      	movs	r2, #4
 80010a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010a8:	4b28      	ldr	r3, [pc, #160]	; (800114c <MX_ADC1_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ae:	4b27      	ldr	r3, [pc, #156]	; (800114c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80010b4:	4b25      	ldr	r3, [pc, #148]	; (800114c <MX_ADC1_Init+0xe8>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ba:	4b24      	ldr	r3, [pc, #144]	; (800114c <MX_ADC1_Init+0xe8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <MX_ADC1_Init+0xe8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <MX_ADC1_Init+0xe8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	; (800114c <MX_ADC1_Init+0xe8>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010d2:	4b1e      	ldr	r3, [pc, #120]	; (800114c <MX_ADC1_Init+0xe8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	; (800114c <MX_ADC1_Init+0xe8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010de:	4b1b      	ldr	r3, [pc, #108]	; (800114c <MX_ADC1_Init+0xe8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e6:	4819      	ldr	r0, [pc, #100]	; (800114c <MX_ADC1_Init+0xe8>)
 80010e8:	f002 fe56 	bl	8003d98 <HAL_ADC_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80010f2:	f000 fbf9 	bl	80018e8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	4619      	mov	r1, r3
 8001100:	4812      	ldr	r0, [pc, #72]	; (800114c <MX_ADC1_Init+0xe8>)
 8001102:	f003 fc2d 	bl	8004960 <HAL_ADCEx_MultiModeConfigChannel>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800110c:	f000 fbec 	bl	80018e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <MX_ADC1_Init+0xf0>)
 8001112:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001114:	2306      	movs	r3, #6
 8001116:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800111c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001120:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001122:	2304      	movs	r3, #4
 8001124:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112e:	463b      	mov	r3, r7
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	; (800114c <MX_ADC1_Init+0xe8>)
 8001134:	f002 ffd0 	bl	80040d8 <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800113e:	f000 fbd3 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	24003c1c 	.word	0x24003c1c
 8001150:	40022000 	.word	0x40022000
 8001154:	10c00010 	.word	0x10c00010

08001158 <MX_IWDG1_Init>:
  * @brief IWDG1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <MX_IWDG1_Init+0x34>)
 800115e:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <MX_IWDG1_Init+0x38>)
 8001160:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 8001162:	4b0a      	ldr	r3, [pc, #40]	; (800118c <MX_IWDG1_Init+0x34>)
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 799;
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <MX_IWDG1_Init+0x34>)
 800116a:	f240 321f 	movw	r2, #799	; 0x31f
 800116e:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 799;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_IWDG1_Init+0x34>)
 8001172:	f240 321f 	movw	r2, #799	; 0x31f
 8001176:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_IWDG1_Init+0x34>)
 800117a:	f003 ffe1 	bl	8005140 <HAL_IWDG_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8001184:	f000 fbb0 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	24003c80 	.word	0x24003c80
 8001190:	58004800 	.word	0x58004800

08001194 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <MX_SPI2_Init+0xa4>)
 800119a:	4a28      	ldr	r2, [pc, #160]	; (800123c <MX_SPI2_Init+0xa8>)
 800119c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800119e:	4b26      	ldr	r3, [pc, #152]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011a0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80011a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011a6:	4b24      	ldr	r3, [pc, #144]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011ac:	4b22      	ldr	r3, [pc, #136]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011ae:	2203      	movs	r2, #3
 80011b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011b2:	4b21      	ldr	r3, [pc, #132]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b8:	4b1f      	ldr	r3, [pc, #124]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80011c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d8:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011da:	2200      	movs	r2, #0
 80011dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80011de:	4b16      	ldr	r3, [pc, #88]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011ea:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011ec:	4b12      	ldr	r3, [pc, #72]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011f2:	4b11      	ldr	r3, [pc, #68]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <MX_SPI2_Init+0xa4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011fe:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <MX_SPI2_Init+0xa4>)
 8001200:	2200      	movs	r2, #0
 8001202:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <MX_SPI2_Init+0xa4>)
 8001206:	2200      	movs	r2, #0
 8001208:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800120a:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <MX_SPI2_Init+0xa4>)
 800120c:	2200      	movs	r2, #0
 800120e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001210:	4b09      	ldr	r3, [pc, #36]	; (8001238 <MX_SPI2_Init+0xa4>)
 8001212:	2200      	movs	r2, #0
 8001214:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001216:	4b08      	ldr	r3, [pc, #32]	; (8001238 <MX_SPI2_Init+0xa4>)
 8001218:	2200      	movs	r2, #0
 800121a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <MX_SPI2_Init+0xa4>)
 800121e:	2200      	movs	r2, #0
 8001220:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001222:	4805      	ldr	r0, [pc, #20]	; (8001238 <MX_SPI2_Init+0xa4>)
 8001224:	f008 f8e0 	bl	80093e8 <HAL_SPI_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 800122e:	f000 fb5b 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	24003c90 	.word	0x24003c90
 800123c:	40003800 	.word	0x40003800

08001240 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b09a      	sub	sp, #104	; 0x68
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001246:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001260:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
 8001270:	615a      	str	r2, [r3, #20]
 8001272:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	222c      	movs	r2, #44	; 0x2c
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f00d fb4c 	bl	800e918 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001280:	4b4f      	ldr	r3, [pc, #316]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001282:	4a50      	ldr	r2, [pc, #320]	; (80013c4 <MX_TIM1_Init+0x184>)
 8001284:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001286:	4b4e      	ldr	r3, [pc, #312]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001288:	2200      	movs	r2, #0
 800128a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800128c:	4b4c      	ldr	r3, [pc, #304]	; (80013c0 <MX_TIM1_Init+0x180>)
 800128e:	2220      	movs	r2, #32
 8001290:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = counterperiod_TIM1;
 8001292:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <MX_TIM1_Init+0x188>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a4a      	ldr	r2, [pc, #296]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001298:	60d3      	str	r3, [r2, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129a:	4b49      	ldr	r3, [pc, #292]	; (80013c0 <MX_TIM1_Init+0x180>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012a0:	4b47      	ldr	r3, [pc, #284]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012a6:	4b46      	ldr	r3, [pc, #280]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012a8:	2280      	movs	r2, #128	; 0x80
 80012aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012ac:	4844      	ldr	r0, [pc, #272]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012ae:	f008 f9ae 	bl	800960e <HAL_TIM_Base_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012b8:	f000 fb16 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012c0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012c6:	4619      	mov	r1, r3
 80012c8:	483d      	ldr	r0, [pc, #244]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012ca:	f008 fec5 	bl	800a058 <HAL_TIM_ConfigClockSource>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80012d4:	f000 fb08 	bl	80018e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012d8:	4839      	ldr	r0, [pc, #228]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012da:	f008 fa25 	bl	8009728 <HAL_TIM_PWM_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80012e4:	f000 fb00 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e8:	2300      	movs	r3, #0
 80012ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012ec:	2300      	movs	r3, #0
 80012ee:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012f8:	4619      	mov	r1, r3
 80012fa:	4831      	ldr	r0, [pc, #196]	; (80013c0 <MX_TIM1_Init+0x180>)
 80012fc:	f009 fc7e 	bl	800abfc <HAL_TIMEx_MasterConfigSynchronization>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001306:	f000 faef 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800130a:	2360      	movs	r3, #96	; 0x60
 800130c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001312:	2300      	movs	r3, #0
 8001314:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001316:	2300      	movs	r3, #0
 8001318:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800131a:	2300      	movs	r3, #0
 800131c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800131e:	2300      	movs	r3, #0
 8001320:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001322:	2300      	movs	r3, #0
 8001324:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001326:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800132a:	2200      	movs	r2, #0
 800132c:	4619      	mov	r1, r3
 800132e:	4824      	ldr	r0, [pc, #144]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001330:	f008 fd82 	bl	8009e38 <HAL_TIM_PWM_ConfigChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800133a:	f000 fad5 	bl	80018e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800133e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001342:	2204      	movs	r2, #4
 8001344:	4619      	mov	r1, r3
 8001346:	481e      	ldr	r0, [pc, #120]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001348:	f008 fd76 	bl	8009e38 <HAL_TIM_PWM_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001352:	f000 fac9 	bl	80018e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001356:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800135a:	2208      	movs	r2, #8
 800135c:	4619      	mov	r1, r3
 800135e:	4818      	ldr	r0, [pc, #96]	; (80013c0 <MX_TIM1_Init+0x180>)
 8001360:	f008 fd6a 	bl	8009e38 <HAL_TIM_PWM_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800136a:	f000 fabd 	bl	80018e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001386:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800138c:	2300      	movs	r3, #0
 800138e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001390:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	4807      	ldr	r0, [pc, #28]	; (80013c0 <MX_TIM1_Init+0x180>)
 80013a4:	f009 fcb2 	bl	800ad0c <HAL_TIMEx_ConfigBreakDeadTime>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80013ae:	f000 fa9b 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013b2:	4803      	ldr	r0, [pc, #12]	; (80013c0 <MX_TIM1_Init+0x180>)
 80013b4:	f000 fc56 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 80013b8:	bf00      	nop
 80013ba:	3768      	adds	r7, #104	; 0x68
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	24003d18 	.word	0x24003d18
 80013c4:	40010000 	.word	0x40010000
 80013c8:	2400002c 	.word	0x2400002c

080013cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <MX_TIM2_Init+0x98>)
 80013ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013f2:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <MX_TIM2_Init+0x98>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <MX_TIM2_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = counterperiod_TIM2;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_TIM2_Init+0x9c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a18      	ldr	r2, [pc, #96]	; (8001464 <MX_TIM2_Init+0x98>)
 8001404:	60d3      	str	r3, [r2, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001406:	4b17      	ldr	r3, [pc, #92]	; (8001464 <MX_TIM2_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140c:	4b15      	ldr	r3, [pc, #84]	; (8001464 <MX_TIM2_Init+0x98>)
 800140e:	2200      	movs	r2, #0
 8001410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001412:	4814      	ldr	r0, [pc, #80]	; (8001464 <MX_TIM2_Init+0x98>)
 8001414:	f008 f8fb 	bl	800960e <HAL_TIM_Base_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800141e:	f000 fa63 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001426:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4619      	mov	r1, r3
 800142e:	480d      	ldr	r0, [pc, #52]	; (8001464 <MX_TIM2_Init+0x98>)
 8001430:	f008 fe12 	bl	800a058 <HAL_TIM_ConfigClockSource>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800143a:	f000 fa55 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	4619      	mov	r1, r3
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <MX_TIM2_Init+0x98>)
 800144c:	f009 fbd6 	bl	800abfc <HAL_TIMEx_MasterConfigSynchronization>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001456:	f000 fa47 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	3720      	adds	r7, #32
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	24003d64 	.word	0x24003d64
 8001468:	24000030 	.word	0x24000030

0800146c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <MX_TIM3_Init+0x94>)
 800148c:	4a1d      	ldr	r2, [pc, #116]	; (8001504 <MX_TIM3_Init+0x98>)
 800148e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001490:	4b1b      	ldr	r3, [pc, #108]	; (8001500 <MX_TIM3_Init+0x94>)
 8001492:	2200      	movs	r2, #0
 8001494:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001496:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <MX_TIM3_Init+0x94>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = counterperiod_TIM3;
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <MX_TIM3_Init+0x9c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a17      	ldr	r2, [pc, #92]	; (8001500 <MX_TIM3_Init+0x94>)
 80014a2:	60d3      	str	r3, [r2, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a4:	4b16      	ldr	r3, [pc, #88]	; (8001500 <MX_TIM3_Init+0x94>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <MX_TIM3_Init+0x94>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014b0:	4813      	ldr	r0, [pc, #76]	; (8001500 <MX_TIM3_Init+0x94>)
 80014b2:	f008 f8ac 	bl	800960e <HAL_TIM_Base_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014bc:	f000 fa14 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	4619      	mov	r1, r3
 80014cc:	480c      	ldr	r0, [pc, #48]	; (8001500 <MX_TIM3_Init+0x94>)
 80014ce:	f008 fdc3 	bl	800a058 <HAL_TIM_ConfigClockSource>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80014d8:	f000 fa06 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014dc:	2300      	movs	r3, #0
 80014de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	4619      	mov	r1, r3
 80014e8:	4805      	ldr	r0, [pc, #20]	; (8001500 <MX_TIM3_Init+0x94>)
 80014ea:	f009 fb87 	bl	800abfc <HAL_TIMEx_MasterConfigSynchronization>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80014f4:	f000 f9f8 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	3720      	adds	r7, #32
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	24003db0 	.word	0x24003db0
 8001504:	40000400 	.word	0x40000400
 8001508:	24000034 	.word	0x24000034

0800150c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0310 	add.w	r3, r7, #16
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800152a:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <MX_TIM4_Init+0x94>)
 800152c:	4a1d      	ldr	r2, [pc, #116]	; (80015a4 <MX_TIM4_Init+0x98>)
 800152e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_TIM4_Init+0x94>)
 8001532:	2200      	movs	r2, #0
 8001534:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <MX_TIM4_Init+0x94>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = counterperiod_TIM4;
 800153c:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <MX_TIM4_Init+0x9c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <MX_TIM4_Init+0x94>)
 8001542:	60d3      	str	r3, [r2, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_TIM4_Init+0x94>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_TIM4_Init+0x94>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <MX_TIM4_Init+0x94>)
 8001552:	f008 f85c 	bl	800960e <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800155c:	f000 f9c4 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001564:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001566:	f107 0310 	add.w	r3, r7, #16
 800156a:	4619      	mov	r1, r3
 800156c:	480c      	ldr	r0, [pc, #48]	; (80015a0 <MX_TIM4_Init+0x94>)
 800156e:	f008 fd73 	bl	800a058 <HAL_TIM_ConfigClockSource>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001578:	f000 f9b6 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_TIM4_Init+0x94>)
 800158a:	f009 fb37 	bl	800abfc <HAL_TIMEx_MasterConfigSynchronization>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001594:	f000 f9a8 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3720      	adds	r7, #32
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	24003dfc 	.word	0x24003dfc
 80015a4:	40000800 	.word	0x40000800
 80015a8:	24000038 	.word	0x24000038

080015ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08c      	sub	sp, #48	; 0x30
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015b2:	f107 030c 	add.w	r3, r7, #12
 80015b6:	2224      	movs	r2, #36	; 0x24
 80015b8:	2100      	movs	r1, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f00d f9ac 	bl	800e918 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	463b      	mov	r3, r7
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015ca:	4b21      	ldr	r3, [pc, #132]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015cc:	4a21      	ldr	r2, [pc, #132]	; (8001654 <MX_TIM5_Init+0xa8>)
 80015ce:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015d0:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d6:	4b1e      	ldr	r3, [pc, #120]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4096;
 80015dc:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015e2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <MX_TIM5_Init+0xa4>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015f0:	2303      	movs	r3, #3
 80015f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015f4:	2300      	movs	r3, #0
 80015f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015f8:	2301      	movs	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001600:	230a      	movs	r3, #10
 8001602:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001604:	2300      	movs	r3, #0
 8001606:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001608:	2301      	movs	r3, #1
 800160a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001610:	230a      	movs	r3, #10
 8001612:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	4619      	mov	r1, r3
 800161a:	480d      	ldr	r0, [pc, #52]	; (8001650 <MX_TIM5_Init+0xa4>)
 800161c:	f008 f9b8 	bl	8009990 <HAL_TIM_Encoder_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001626:	f000 f95f 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001632:	463b      	mov	r3, r7
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <MX_TIM5_Init+0xa4>)
 8001638:	f009 fae0 	bl	800abfc <HAL_TIMEx_MasterConfigSynchronization>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001642:	f000 f951 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3730      	adds	r7, #48	; 0x30
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	24003e48 	.word	0x24003e48
 8001654:	40000c00 	.word	0x40000c00

08001658 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08e      	sub	sp, #56	; 0x38
 800165c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800166e:	4b95      	ldr	r3, [pc, #596]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001674:	4a93      	ldr	r2, [pc, #588]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001676:	f043 0310 	orr.w	r3, r3, #16
 800167a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800167e:	4b91      	ldr	r3, [pc, #580]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	623b      	str	r3, [r7, #32]
 800168a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800168c:	4b8d      	ldr	r3, [pc, #564]	; (80018c4 <MX_GPIO_Init+0x26c>)
 800168e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001692:	4a8c      	ldr	r2, [pc, #560]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001698:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800169c:	4b89      	ldr	r3, [pc, #548]	; (80018c4 <MX_GPIO_Init+0x26c>)
 800169e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	61fb      	str	r3, [r7, #28]
 80016a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016aa:	4b86      	ldr	r3, [pc, #536]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016b0:	4a84      	ldr	r2, [pc, #528]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016b2:	f043 0320 	orr.w	r3, r3, #32
 80016b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016ba:	4b82      	ldr	r3, [pc, #520]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	61bb      	str	r3, [r7, #24]
 80016c6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c8:	4b7e      	ldr	r3, [pc, #504]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016ce:	4a7d      	ldr	r2, [pc, #500]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016d8:	4b7a      	ldr	r3, [pc, #488]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	4b77      	ldr	r3, [pc, #476]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016ec:	4a75      	ldr	r2, [pc, #468]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016f6:	4b73      	ldr	r3, [pc, #460]	; (80018c4 <MX_GPIO_Init+0x26c>)
 80016f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	4b6f      	ldr	r3, [pc, #444]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800170a:	4a6e      	ldr	r2, [pc, #440]	; (80018c4 <MX_GPIO_Init+0x26c>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001714:	4b6b      	ldr	r3, [pc, #428]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001722:	4b68      	ldr	r3, [pc, #416]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001728:	4a66      	ldr	r2, [pc, #408]	; (80018c4 <MX_GPIO_Init+0x26c>)
 800172a:	f043 0302 	orr.w	r3, r3, #2
 800172e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001732:	4b64      	ldr	r3, [pc, #400]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001740:	4b60      	ldr	r3, [pc, #384]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001746:	4a5f      	ldr	r2, [pc, #380]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001748:	f043 0308 	orr.w	r3, r3, #8
 800174c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001750:	4b5c      	ldr	r3, [pc, #368]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800175e:	4b59      	ldr	r3, [pc, #356]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001764:	4a57      	ldr	r2, [pc, #348]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800176a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800176e:	4b55      	ldr	r3, [pc, #340]	; (80018c4 <MX_GPIO_Init+0x26c>)
 8001770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Test_pulse_Pin|EN_BRUECKE_1_Pin, GPIO_PIN_RESET);
 800177c:	2200      	movs	r2, #0
 800177e:	f248 0120 	movw	r1, #32800	; 0x8020
 8001782:	4851      	ldr	r0, [pc, #324]	; (80018c8 <MX_GPIO_Init+0x270>)
 8001784:	f003 fc9e 	bl	80050c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8001788:	2200      	movs	r2, #0
 800178a:	21ff      	movs	r1, #255	; 0xff
 800178c:	484f      	ldr	r0, [pc, #316]	; (80018cc <MX_GPIO_Init+0x274>)
 800178e:	f003 fc99 	bl	80050c4 <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, R_F_W_UC_Pin|R_F_V_UC_Pin|R_F_U_UC_Pin, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001798:	484d      	ldr	r0, [pc, #308]	; (80018d0 <MX_GPIO_Init+0x278>)
 800179a:	f003 fc93 	bl	80050c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRANSMITTER1_GPIO_Port, TRANSMITTER1_Pin, GPIO_PIN_RESET);
 800179e:	2200      	movs	r2, #0
 80017a0:	2102      	movs	r1, #2
 80017a2:	484c      	ldr	r0, [pc, #304]	; (80018d4 <MX_GPIO_Init+0x27c>)
 80017a4:	f003 fc8e 	bl	80050c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Test_pulse_Pin EN_BRUECKE_1_Pin */
  GPIO_InitStruct.Pin = Test_pulse_Pin|EN_BRUECKE_1_Pin;
 80017a8:	f248 0320 	movw	r3, #32800	; 0x8020
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017be:	4619      	mov	r1, r3
 80017c0:	4841      	ldr	r0, [pc, #260]	; (80018c8 <MX_GPIO_Init+0x270>)
 80017c2:	f003 fab7 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIPSW1_Pin DIPSW2_Pin DIPSW3_Pin DIPSW4_Pin */
  GPIO_InitStruct.Pin = DIPSW1_Pin|DIPSW2_Pin|DIPSW3_Pin|DIPSW4_Pin;
 80017c6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017cc:	2300      	movs	r3, #0
 80017ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80017d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d8:	4619      	mov	r1, r3
 80017da:	483f      	ldr	r0, [pc, #252]	; (80018d8 <MX_GPIO_Init+0x280>)
 80017dc:	f003 faaa 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin
                           LED5_Pin LED6_Pin LED7_Pin LED8_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 80017e0:	23ff      	movs	r3, #255	; 0xff
 80017e2:	627b      	str	r3, [r7, #36]	; 0x24
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2300      	movs	r3, #0
 80017ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f4:	4619      	mov	r1, r3
 80017f6:	4835      	ldr	r0, [pc, #212]	; (80018cc <MX_GPIO_Init+0x274>)
 80017f8:	f003 fa9c 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reference_Signal_Pin */
  GPIO_InitStruct.Pin = Reference_Signal_Pin;
 80017fc:	2304      	movs	r3, #4
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001800:	2300      	movs	r3, #0
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001804:	2302      	movs	r3, #2
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Reference_Signal_GPIO_Port, &GPIO_InitStruct);
 8001808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800180c:	4619      	mov	r1, r3
 800180e:	4833      	ldr	r0, [pc, #204]	; (80018dc <MX_GPIO_Init+0x284>)
 8001810:	f003 fa90 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_F_W_UC_Pin R_F_V_UC_Pin R_F_U_UC_Pin */
  GPIO_InitStruct.Pin = R_F_W_UC_Pin|R_F_V_UC_Pin|R_F_U_UC_Pin;
 8001814:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181a:	2301      	movs	r3, #1
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001822:	2300      	movs	r3, #0
 8001824:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800182a:	4619      	mov	r1, r3
 800182c:	4828      	ldr	r0, [pc, #160]	; (80018d0 <MX_GPIO_Init+0x278>)
 800182e:	f003 fa81 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRKIN_W_Pin BRKIN_V_Pin BRKIN_U_Pin */
  GPIO_InitStruct.Pin = BRKIN_W_Pin|BRKIN_V_Pin|BRKIN_U_Pin;
 8001832:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001838:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <MX_GPIO_Init+0x288>)
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001840:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001844:	4619      	mov	r1, r3
 8001846:	4822      	ldr	r0, [pc, #136]	; (80018d0 <MX_GPIO_Init+0x278>)
 8001848:	f003 fa74 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRANSMITTER1_Pin */
  GPIO_InitStruct.Pin = TRANSMITTER1_Pin;
 800184c:	2302      	movs	r3, #2
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2301      	movs	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TRANSMITTER1_GPIO_Port, &GPIO_InitStruct);
 800185c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001860:	4619      	mov	r1, r3
 8001862:	481c      	ldr	r0, [pc, #112]	; (80018d4 <MX_GPIO_Init+0x27c>)
 8001864:	f003 fa66 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : RECIVER7_Pin RECIVER6_Pin RECIVER5_Pin RECIVER4_Pin
                           RECIVER3_Pin RECIVER2_Pin */
  GPIO_InitStruct.Pin = RECIVER7_Pin|RECIVER6_Pin|RECIVER5_Pin|RECIVER4_Pin
 8001868:	23fc      	movs	r3, #252	; 0xfc
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
                          |RECIVER3_Pin|RECIVER2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800186c:	2300      	movs	r3, #0
 800186e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001870:	2301      	movs	r3, #1
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001878:	4619      	mov	r1, r3
 800187a:	4816      	ldr	r0, [pc, #88]	; (80018d4 <MX_GPIO_Init+0x27c>)
 800187c:	f003 fa5a 	bl	8004d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECIVER1_Pin */
  GPIO_InitStruct.Pin = RECIVER1_Pin;
 8001880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001886:	2300      	movs	r3, #0
 8001888:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800188a:	2301      	movs	r3, #1
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RECIVER1_GPIO_Port, &GPIO_InitStruct);
 800188e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001892:	4619      	mov	r1, r3
 8001894:	4813      	ldr	r0, [pc, #76]	; (80018e4 <MX_GPIO_Init+0x28c>)
 8001896:	f003 fa4d 	bl	8004d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2101      	movs	r1, #1
 800189e:	2017      	movs	r0, #23
 80018a0:	f003 fa13 	bl	8004cca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a4:	2017      	movs	r0, #23
 80018a6:	f003 fa2a 	bl	8004cfe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2101      	movs	r1, #1
 80018ae:	2028      	movs	r0, #40	; 0x28
 80018b0:	f003 fa0b 	bl	8004cca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b4:	2028      	movs	r0, #40	; 0x28
 80018b6:	f003 fa22 	bl	8004cfe <HAL_NVIC_EnableIRQ>

}
 80018ba:	bf00      	nop
 80018bc:	3738      	adds	r7, #56	; 0x38
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	58024400 	.word	0x58024400
 80018c8:	58021000 	.word	0x58021000
 80018cc:	58021400 	.word	0x58021400
 80018d0:	58021c00 	.word	0x58021c00
 80018d4:	58020c00 	.word	0x58020c00
 80018d8:	58022000 	.word	0x58022000
 80018dc:	58020000 	.word	0x58020000
 80018e0:	11110000 	.word	0x11110000
 80018e4:	58021800 	.word	0x58021800

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <HAL_MspInit+0x30>)
 8001900:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001904:	4a08      	ldr	r2, [pc, #32]	; (8001928 <HAL_MspInit+0x30>)
 8001906:	f043 0302 	orr.w	r3, r3, #2
 800190a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <HAL_MspInit+0x30>)
 8001910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	58024400 	.word	0x58024400

0800192c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a25      	ldr	r2, [pc, #148]	; (80019e0 <HAL_ADC_MspInit+0xb4>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d144      	bne.n	80019d8 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800194e:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 8001950:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001954:	4a23      	ldr	r2, [pc, #140]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 8001956:	f043 0320 	orr.w	r3, r3, #32
 800195a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 8001960:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001964:	f003 0320 	and.w	r3, r3, #32
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 800196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001972:	4a1c      	ldr	r2, [pc, #112]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 800197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001990:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <HAL_ADC_MspInit+0xb8>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = IHB1_UC_Pin|IHB2_UC_Pin;
 80019a8:	2350      	movs	r3, #80	; 0x50
 80019aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ac:	2303      	movs	r3, #3
 80019ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	4619      	mov	r1, r3
 80019ba:	480b      	ldr	r0, [pc, #44]	; (80019e8 <HAL_ADC_MspInit+0xbc>)
 80019bc:	f003 f9ba 	bl	8004d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IHB3_UC_Pin;
 80019c0:	2310      	movs	r3, #16
 80019c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c4:	2303      	movs	r3, #3
 80019c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IHB3_UC_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	4806      	ldr	r0, [pc, #24]	; (80019ec <HAL_ADC_MspInit+0xc0>)
 80019d4:	f003 f9ae 	bl	8004d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019d8:	bf00      	nop
 80019da:	3728      	adds	r7, #40	; 0x28
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40022000 	.word	0x40022000
 80019e4:	58024400 	.word	0x58024400
 80019e8:	58020000 	.word	0x58020000
 80019ec:	58020800 	.word	0x58020800

080019f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a2a      	ldr	r2, [pc, #168]	; (8001ab8 <HAL_SPI_MspInit+0xc8>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d14d      	bne.n	8001aae <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a12:	4b2a      	ldr	r3, [pc, #168]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001a18:	4a28      	ldr	r2, [pc, #160]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001a22:	4b26      	ldr	r3, [pc, #152]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001a28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a30:	4b22      	ldr	r3, [pc, #136]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a36:	4a21      	ldr	r2, [pc, #132]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a38:	f043 0304 	orr.w	r3, r3, #4
 8001a3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a40:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a54:	4a19      	ldr	r2, [pc, #100]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a56:	f043 0302 	orr.w	r3, r3, #2
 8001a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a5e:	4b17      	ldr	r3, [pc, #92]	; (8001abc <HAL_SPI_MspInit+0xcc>)
 8001a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	480e      	ldr	r0, [pc, #56]	; (8001ac0 <HAL_SPI_MspInit+0xd0>)
 8001a88:	f003 f954 	bl	8004d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4806      	ldr	r0, [pc, #24]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001aaa:	f003 f943 	bl	8004d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40003800 	.word	0x40003800
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	58020800 	.word	0x58020800
 8001ac4:	58020400 	.word	0x58020400

08001ac8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a36      	ldr	r2, [pc, #216]	; (8001bb0 <HAL_TIM_Base_MspInit+0xe8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10f      	bne.n	8001afa <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ada:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ae0:	4a34      	ldr	r2, [pc, #208]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001ae2:	f043 0301 	orr.w	r3, r3, #1
 8001ae6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001aea:	4b32      	ldr	r3, [pc, #200]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001aec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001af0:	f003 0301 	and.w	r3, r3, #1
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001af8:	e055      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM2)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b02:	d117      	bne.n	8001b34 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b04:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b0a:	4a2a      	ldr	r2, [pc, #168]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b14:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2100      	movs	r1, #0
 8001b26:	201c      	movs	r0, #28
 8001b28:	f003 f8cf 	bl	8004cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b2c:	201c      	movs	r0, #28
 8001b2e:	f003 f8e6 	bl	8004cfe <HAL_NVIC_EnableIRQ>
}
 8001b32:	e038      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a1f      	ldr	r2, [pc, #124]	; (8001bb8 <HAL_TIM_Base_MspInit+0xf0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d117      	bne.n	8001b6e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b3e:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b44:	4a1b      	ldr	r2, [pc, #108]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b46:	f043 0302 	orr.w	r3, r3, #2
 8001b4a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2100      	movs	r1, #0
 8001b60:	201d      	movs	r0, #29
 8001b62:	f003 f8b2 	bl	8004cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b66:	201d      	movs	r0, #29
 8001b68:	f003 f8c9 	bl	8004cfe <HAL_NVIC_EnableIRQ>
}
 8001b6c:	e01b      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a12      	ldr	r2, [pc, #72]	; (8001bbc <HAL_TIM_Base_MspInit+0xf4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d116      	bne.n	8001ba6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b7e:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b88:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_TIM_Base_MspInit+0xec>)
 8001b8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b8e:	f003 0304 	and.w	r3, r3, #4
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2101      	movs	r1, #1
 8001b9a:	201e      	movs	r0, #30
 8001b9c:	f003 f895 	bl	8004cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ba0:	201e      	movs	r0, #30
 8001ba2:	f003 f8ac 	bl	8004cfe <HAL_NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40010000 	.word	0x40010000
 8001bb4:	58024400 	.word	0x58024400
 8001bb8:	40000400 	.word	0x40000400
 8001bbc:	40000800 	.word	0x40000800

08001bc0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a1e      	ldr	r2, [pc, #120]	; (8001c58 <HAL_TIM_Encoder_MspInit+0x98>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d135      	bne.n	8001c4e <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001be2:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001be4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001be8:	4a1c      	ldr	r2, [pc, #112]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001bea:	f043 0308 	orr.w	r3, r3, #8
 8001bee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001bf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c00:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c06:	4a15      	ldr	r2, [pc, #84]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c10:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4809      	ldr	r0, [pc, #36]	; (8001c60 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001c3a:	f003 f87b 	bl	8004d34 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2100      	movs	r1, #0
 8001c42:	2032      	movs	r0, #50	; 0x32
 8001c44:	f003 f841 	bl	8004cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c48:	2032      	movs	r0, #50	; 0x32
 8001c4a:	f003 f858 	bl	8004cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	; 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40000c00 	.word	0x40000c00
 8001c5c:	58024400 	.word	0x58024400
 8001c60:	58020000 	.word	0x58020000

08001c64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <HAL_TIM_MspPostInit+0xa8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d13e      	bne.n	8001d04 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c86:	4b22      	ldr	r3, [pc, #136]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c8c:	4a20      	ldr	r2, [pc, #128]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001c8e:	f043 0302 	orr.w	r3, r3, #2
 8001c92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c96:	4b1e      	ldr	r3, [pc, #120]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001caa:	4a19      	ldr	r2, [pc, #100]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001cac:	f043 0310 	orr.w	r3, r3, #16
 8001cb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <HAL_TIM_MspPostInit+0xac>)
 8001cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cba:	f003 0310 	and.w	r3, r3, #16
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = HB2L_1_Pin|HB3L_1_Pin;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd6:	f107 0314 	add.w	r3, r7, #20
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480d      	ldr	r0, [pc, #52]	; (8001d14 <HAL_TIM_MspPostInit+0xb0>)
 8001cde:	f003 f829 	bl	8004d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HB1L_1_Pin|HB1H_1_Pin|HB2H_1_Pin|HB3H_1_Pin;
 8001ce2:	f44f 532c 	mov.w	r3, #11008	; 0x2b00
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	; (8001d18 <HAL_TIM_MspPostInit+0xb4>)
 8001d00:	f003 f818 	bl	8004d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	; 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40010000 	.word	0x40010000
 8001d10:	58024400 	.word	0x58024400
 8001d14:	58020400 	.word	0x58020400
 8001d18:	58021000 	.word	0x58021000

08001d1c <max>:
//variables for the watchdog
extern IWDG_HandleTypeDef 	hiwdg1;

//the following four functions are needed for calculating the third harmonic
float max(float a, float b)//returns the higher value
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d26:	edc7 0a00 	vstr	s1, [r7]
    if (a>b)
 8001d2a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d2e:	edd7 7a00 	vldr	s15, [r7]
 8001d32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3a:	dd01      	ble.n	8001d40 <max+0x24>
        return a;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	e000      	b.n	8001d42 <max+0x26>
    else
        return b;
 8001d40:	683b      	ldr	r3, [r7, #0]
}
 8001d42:	ee07 3a90 	vmov	s15, r3
 8001d46:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <min>:
float min(float a, float b)//returns the lower value
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d5e:	edc7 0a00 	vstr	s1, [r7]
    if (a<b)
 8001d62:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d66:	edd7 7a00 	vldr	s15, [r7]
 8001d6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d72:	d501      	bpl.n	8001d78 <min+0x24>
        return a;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	e000      	b.n	8001d7a <min+0x26>
    else
        return b;
 8001d78:	683b      	ldr	r3, [r7, #0]
}
 8001d7a:	ee07 3a90 	vmov	s15, r3
 8001d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <max3>:
float max3(float a, float b, float c)//returns the highest value
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d96:	edc7 0a02 	vstr	s1, [r7, #8]
 8001d9a:	ed87 1a01 	vstr	s2, [r7, #4]
	return max(max(a, b),c);
 8001d9e:	edd7 0a02 	vldr	s1, [r7, #8]
 8001da2:	ed97 0a03 	vldr	s0, [r7, #12]
 8001da6:	f7ff ffb9 	bl	8001d1c <max>
 8001daa:	eef0 7a40 	vmov.f32	s15, s0
 8001dae:	edd7 0a01 	vldr	s1, [r7, #4]
 8001db2:	eeb0 0a67 	vmov.f32	s0, s15
 8001db6:	f7ff ffb1 	bl	8001d1c <max>
 8001dba:	eef0 7a40 	vmov.f32	s15, s0
}
 8001dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <min3>:
float min3(float a, float b, float c)//returns the lowest value
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	ed87 0a03 	vstr	s0, [r7, #12]
 8001dd2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001dd6:	ed87 1a01 	vstr	s2, [r7, #4]
	return min(min(a, b),c);
 8001dda:	edd7 0a02 	vldr	s1, [r7, #8]
 8001dde:	ed97 0a03 	vldr	s0, [r7, #12]
 8001de2:	f7ff ffb7 	bl	8001d54 <min>
 8001de6:	eef0 7a40 	vmov.f32	s15, s0
 8001dea:	edd7 0a01 	vldr	s1, [r7, #4]
 8001dee:	eeb0 0a67 	vmov.f32	s0, s15
 8001df2:	f7ff ffaf 	bl	8001d54 <min>
 8001df6:	eef0 7a40 	vmov.f32	s15, s0
}
 8001dfa:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e16:	e7fe      	b.n	8001e16 <HardFault_Handler+0x4>

08001e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <MemManage_Handler+0x4>

08001e1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e22:	e7fe      	b.n	8001e22 <BusFault_Handler+0x4>

08001e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <UsageFault_Handler+0x4>

08001e2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e58:	f001 fdc2 	bl	80039e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001e64:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e68:	f003 f945 	bl	80050f6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e76:	48a6      	ldr	r0, [pc, #664]	; (8002110 <TIM2_IRQHandler+0x2a0>)
 8001e78:	f007 febe 	bl	8009bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  //With turning on the pin PE4 at this point, you can check with the oscilloscope at which time TIM2 starts.
  //At the end of TIM2 the Pin gets turned off, so you can see how much time the calculation of TIM2 took.
  HAL_GPIO_WritePin(Test_pulse_GPIO_Port, Test_pulse_Pin, 1);
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	2120      	movs	r1, #32
 8001e80:	48a4      	ldr	r0, [pc, #656]	; (8002114 <TIM2_IRQHandler+0x2a4>)
 8001e82:	f003 f91f 	bl	80050c4 <HAL_GPIO_WritePin>

  //calculating the average of the current measured in the three phases
  for(int counter=0; counter<numberOfAveragedValues; counter++)
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	e040      	b.n	8001f0e <TIM2_IRQHandler+0x9e>
  {
	  bufferSum_IHB1 += buffer[counter][0];
 8001e8c:	49a2      	ldr	r1, [pc, #648]	; (8002118 <TIM2_IRQHandler+0x2a8>)
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4613      	mov	r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4413      	add	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	ee07 3a90 	vmov	s15, r3
 8001ea0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ea4:	4b9d      	ldr	r3, [pc, #628]	; (800211c <TIM2_IRQHandler+0x2ac>)
 8001ea6:	edd3 7a00 	vldr	s15, [r3]
 8001eaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eae:	4b9b      	ldr	r3, [pc, #620]	; (800211c <TIM2_IRQHandler+0x2ac>)
 8001eb0:	edc3 7a00 	vstr	s15, [r3]
	  bufferSum_IHB2 += buffer[counter][1];
 8001eb4:	4998      	ldr	r1, [pc, #608]	; (8002118 <TIM2_IRQHandler+0x2a8>)
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	3304      	adds	r3, #4
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	ee07 3a90 	vmov	s15, r3
 8001eca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ece:	4b94      	ldr	r3, [pc, #592]	; (8002120 <TIM2_IRQHandler+0x2b0>)
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed8:	4b91      	ldr	r3, [pc, #580]	; (8002120 <TIM2_IRQHandler+0x2b0>)
 8001eda:	edc3 7a00 	vstr	s15, [r3]
	  bufferSum_IHB3 += buffer[counter][2];
 8001ede:	498e      	ldr	r1, [pc, #568]	; (8002118 <TIM2_IRQHandler+0x2a8>)
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	440b      	add	r3, r1
 8001eec:	3308      	adds	r3, #8
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	ee07 3a90 	vmov	s15, r3
 8001ef4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ef8:	4b8a      	ldr	r3, [pc, #552]	; (8002124 <TIM2_IRQHandler+0x2b4>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f02:	4b88      	ldr	r3, [pc, #544]	; (8002124 <TIM2_IRQHandler+0x2b4>)
 8001f04:	edc3 7a00 	vstr	s15, [r3]
  for(int counter=0; counter<numberOfAveragedValues; counter++)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4b85      	ldr	r3, [pc, #532]	; (8002128 <TIM2_IRQHandler+0x2b8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d3b9      	bcc.n	8001e8c <TIM2_IRQHandler+0x1c>
  }
  bufferAverage_IHB1 = bufferSum_IHB1/numberOfAveragedValues;
 8001f18:	4b80      	ldr	r3, [pc, #512]	; (800211c <TIM2_IRQHandler+0x2ac>)
 8001f1a:	edd3 6a00 	vldr	s13, [r3]
 8001f1e:	4b82      	ldr	r3, [pc, #520]	; (8002128 <TIM2_IRQHandler+0x2b8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	ee07 3a90 	vmov	s15, r3
 8001f26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f2e:	4b7f      	ldr	r3, [pc, #508]	; (800212c <TIM2_IRQHandler+0x2bc>)
 8001f30:	edc3 7a00 	vstr	s15, [r3]
  bufferAverage_IHB2 = bufferSum_IHB2/numberOfAveragedValues;
 8001f34:	4b7a      	ldr	r3, [pc, #488]	; (8002120 <TIM2_IRQHandler+0x2b0>)
 8001f36:	edd3 6a00 	vldr	s13, [r3]
 8001f3a:	4b7b      	ldr	r3, [pc, #492]	; (8002128 <TIM2_IRQHandler+0x2b8>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f4a:	4b79      	ldr	r3, [pc, #484]	; (8002130 <TIM2_IRQHandler+0x2c0>)
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
  bufferAverage_IHB3 = bufferSum_IHB3/numberOfAveragedValues;
 8001f50:	4b74      	ldr	r3, [pc, #464]	; (8002124 <TIM2_IRQHandler+0x2b4>)
 8001f52:	edd3 6a00 	vldr	s13, [r3]
 8001f56:	4b74      	ldr	r3, [pc, #464]	; (8002128 <TIM2_IRQHandler+0x2b8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	ee07 3a90 	vmov	s15, r3
 8001f5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f66:	4b73      	ldr	r3, [pc, #460]	; (8002134 <TIM2_IRQHandler+0x2c4>)
 8001f68:	edc3 7a00 	vstr	s15, [r3]

  bufferSum_IHB1 = 0;
 8001f6c:	4b6b      	ldr	r3, [pc, #428]	; (800211c <TIM2_IRQHandler+0x2ac>)
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
  bufferSum_IHB2 = 0;
 8001f74:	4b6a      	ldr	r3, [pc, #424]	; (8002120 <TIM2_IRQHandler+0x2b0>)
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
  bufferSum_IHB3 = 0;
 8001f7c:	4b69      	ldr	r3, [pc, #420]	; (8002124 <TIM2_IRQHandler+0x2b4>)
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]

  current_IHB1 = (bufferCalibrated1+bufferAverage_IHB1)*amperePerDigits;
 8001f84:	4b6c      	ldr	r3, [pc, #432]	; (8002138 <TIM2_IRQHandler+0x2c8>)
 8001f86:	ed93 7a00 	vldr	s14, [r3]
 8001f8a:	4b68      	ldr	r3, [pc, #416]	; (800212c <TIM2_IRQHandler+0x2bc>)
 8001f8c:	edd3 7a00 	vldr	s15, [r3]
 8001f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f94:	4b69      	ldr	r3, [pc, #420]	; (800213c <TIM2_IRQHandler+0x2cc>)
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9e:	4b68      	ldr	r3, [pc, #416]	; (8002140 <TIM2_IRQHandler+0x2d0>)
 8001fa0:	edc3 7a00 	vstr	s15, [r3]
  current_IHB2 = (bufferCalibrated2+bufferAverage_IHB2)*amperePerDigits;
 8001fa4:	4b67      	ldr	r3, [pc, #412]	; (8002144 <TIM2_IRQHandler+0x2d4>)
 8001fa6:	ed93 7a00 	vldr	s14, [r3]
 8001faa:	4b61      	ldr	r3, [pc, #388]	; (8002130 <TIM2_IRQHandler+0x2c0>)
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fb4:	4b61      	ldr	r3, [pc, #388]	; (800213c <TIM2_IRQHandler+0x2cc>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fbe:	4b62      	ldr	r3, [pc, #392]	; (8002148 <TIM2_IRQHandler+0x2d8>)
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
  current_IHB3 = (bufferCalibrated3+bufferAverage_IHB3)*amperePerDigits;
 8001fc4:	4b61      	ldr	r3, [pc, #388]	; (800214c <TIM2_IRQHandler+0x2dc>)
 8001fc6:	ed93 7a00 	vldr	s14, [r3]
 8001fca:	4b5a      	ldr	r3, [pc, #360]	; (8002134 <TIM2_IRQHandler+0x2c4>)
 8001fcc:	edd3 7a00 	vldr	s15, [r3]
 8001fd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fd4:	4b59      	ldr	r3, [pc, #356]	; (800213c <TIM2_IRQHandler+0x2cc>)
 8001fd6:	edd3 7a00 	vldr	s15, [r3]
 8001fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fde:	4b5c      	ldr	r3, [pc, #368]	; (8002150 <TIM2_IRQHandler+0x2e0>)
 8001fe0:	edc3 7a00 	vstr	s15, [r3]

  switch (operationMode)
 8001fe4:	4b5b      	ldr	r3, [pc, #364]	; (8002154 <TIM2_IRQHandler+0x2e4>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b63      	cmp	r3, #99	; 0x63
 8001fea:	f000 85fb 	beq.w	8002be4 <TIM2_IRQHandler+0xd74>
 8001fee:	2b63      	cmp	r3, #99	; 0x63
 8001ff0:	f300 85f9 	bgt.w	8002be6 <TIM2_IRQHandler+0xd76>
 8001ff4:	2b1e      	cmp	r3, #30
 8001ff6:	dc47      	bgt.n	8002088 <TIM2_IRQHandler+0x218>
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f2c0 85f4 	blt.w	8002be6 <TIM2_IRQHandler+0xd76>
 8001ffe:	2b1e      	cmp	r3, #30
 8002000:	f200 85f1 	bhi.w	8002be6 <TIM2_IRQHandler+0xd76>
 8002004:	a201      	add	r2, pc, #4	; (adr r2, 800200c <TIM2_IRQHandler+0x19c>)
 8002006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200a:	bf00      	nop
 800200c:	08002093 	.word	0x08002093
 8002010:	080020a9 	.word	0x080020a9
 8002014:	08002685 	.word	0x08002685
 8002018:	08002847 	.word	0x08002847
 800201c:	08002be7 	.word	0x08002be7
 8002020:	08002be7 	.word	0x08002be7
 8002024:	08002be7 	.word	0x08002be7
 8002028:	08002be7 	.word	0x08002be7
 800202c:	080028b9 	.word	0x080028b9
 8002030:	08002be7 	.word	0x08002be7
 8002034:	080020d3 	.word	0x080020d3
 8002038:	08002be7 	.word	0x08002be7
 800203c:	08002be7 	.word	0x08002be7
 8002040:	08002be7 	.word	0x08002be7
 8002044:	08002be7 	.word	0x08002be7
 8002048:	08002be7 	.word	0x08002be7
 800204c:	08002be7 	.word	0x08002be7
 8002050:	08002be7 	.word	0x08002be7
 8002054:	08002be7 	.word	0x08002be7
 8002058:	08002be7 	.word	0x08002be7
 800205c:	080026b7 	.word	0x080026b7
 8002060:	08002be7 	.word	0x08002be7
 8002064:	08002be7 	.word	0x08002be7
 8002068:	08002be7 	.word	0x08002be7
 800206c:	08002be7 	.word	0x08002be7
 8002070:	08002be7 	.word	0x08002be7
 8002074:	08002be7 	.word	0x08002be7
 8002078:	08002be7 	.word	0x08002be7
 800207c:	08002be7 	.word	0x08002be7
 8002080:	08002be7 	.word	0x08002be7
 8002084:	08002859 	.word	0x08002859
 8002088:	2b50      	cmp	r3, #80	; 0x50
 800208a:	f000 8433 	beq.w	80028f4 <TIM2_IRQHandler+0xa84>
 800208e:	f000 bdaa 	b.w	8002be6 <TIM2_IRQHandler+0xd76>
      {
  	  	  case turnOff://Dip 0000 -> turn off the motor
		  {
			  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 0); //disable bridge
 8002092:	2200      	movs	r2, #0
 8002094:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002098:	481e      	ldr	r0, [pc, #120]	; (8002114 <TIM2_IRQHandler+0x2a4>)
 800209a:	f003 f813 	bl	80050c4 <HAL_GPIO_WritePin>
			  operationMode = do_nothing;
 800209e:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <TIM2_IRQHandler+0x2e4>)
 80020a0:	2263      	movs	r2, #99	; 0x63
 80020a2:	701a      	strb	r2, [r3, #0]
		  }
  	  	  case do_nothing://after turning the motor off -> do nothing
		  {
			  break;
 80020a4:	f000 bd9e 	b.w	8002be4 <TIM2_IRQHandler+0xd74>

  		  case start_threePhaseMode://Dip 1000 -> initialisation of three phase PWM mode
		  {
			  //if the softstarter is enabled, the value of the factor "softstarter" starts at 0. It slowly rises to 1
			  //if the soststarter is disabled, the value of the factor "softstarter" automatically is at 1. It won't rise.
			  softstarter = !enableSoftstarter;
 80020a8:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <TIM2_IRQHandler+0x2e8>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	f083 0301 	eor.w	r3, r3, #1
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	ee07 3a90 	vmov	s15, r3
 80020b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ba:	4b28      	ldr	r3, [pc, #160]	; (800215c <TIM2_IRQHandler+0x2ec>)
 80020bc:	edc3 7a00 	vstr	s15, [r3]
			  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 1);//enable Bridge
 80020c0:	2201      	movs	r2, #1
 80020c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020c6:	4813      	ldr	r0, [pc, #76]	; (8002114 <TIM2_IRQHandler+0x2a4>)
 80020c8:	f002 fffc 	bl	80050c4 <HAL_GPIO_WritePin>
			  operationMode = do_threePhaseMode;
 80020cc:	4b21      	ldr	r3, [pc, #132]	; (8002154 <TIM2_IRQHandler+0x2e4>)
 80020ce:	220a      	movs	r2, #10
 80020d0:	701a      	strb	r2, [r3, #0]
		  }
  	  	  case do_threePhaseMode://after initialisation of three phase PWM mode is finished -> working in three phase PWM mode
		  {
			  if(softstarter < 1)//the factor "softstarter" slowly rises from 0 to 1
 80020d2:	4b22      	ldr	r3, [pc, #136]	; (800215c <TIM2_IRQHandler+0x2ec>)
 80020d4:	edd3 7a00 	vldr	s15, [r3]
 80020d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80020dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e4:	d540      	bpl.n	8002168 <TIM2_IRQHandler+0x2f8>
			  {
				  softstarter = softstarter + 1/(pwmFrequency*softstarterDuration);
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <TIM2_IRQHandler+0x2f0>)
 80020e8:	ed93 7a00 	vldr	s14, [r3]
 80020ec:	4b1d      	ldr	r3, [pc, #116]	; (8002164 <TIM2_IRQHandler+0x2f4>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80020fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <TIM2_IRQHandler+0x2ec>)
 8002100:	edd3 7a00 	vldr	s15, [r3]
 8002104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002108:	4b14      	ldr	r3, [pc, #80]	; (800215c <TIM2_IRQHandler+0x2ec>)
 800210a:	edc3 7a00 	vstr	s15, [r3]
 800210e:	e02f      	b.n	8002170 <TIM2_IRQHandler+0x300>
 8002110:	24003d64 	.word	0x24003d64
 8002114:	58021000 	.word	0x58021000
 8002118:	24003ecc 	.word	0x24003ecc
 800211c:	24003e98 	.word	0x24003e98
 8002120:	24003e9c 	.word	0x24003e9c
 8002124:	24003ea0 	.word	0x24003ea0
 8002128:	24000014 	.word	0x24000014
 800212c:	24003ea4 	.word	0x24003ea4
 8002130:	24003ea8 	.word	0x24003ea8
 8002134:	24003eac 	.word	0x24003eac
 8002138:	24000020 	.word	0x24000020
 800213c:	2400001c 	.word	0x2400001c
 8002140:	24003eb0 	.word	0x24003eb0
 8002144:	24000024 	.word	0x24000024
 8002148:	24003eb4 	.word	0x24003eb4
 800214c:	24000028 	.word	0x24000028
 8002150:	24003eb8 	.word	0x24003eb8
 8002154:	24004382 	.word	0x24004382
 8002158:	24003e95 	.word	0x24003e95
 800215c:	24004384 	.word	0x24004384
 8002160:	08011b50 	.word	0x08011b50
 8002164:	24000010 	.word	0x24000010
			  }
			  else
				  softstarter = 1;
 8002168:	4b49      	ldr	r3, [pc, #292]	; (8002290 <TIM2_IRQHandler+0x420>)
 800216a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800216e:	601a      	str	r2, [r3, #0]
			  2. Enable or disable the variable "roationDirectionCW"
			  if "rotationDirectionCW" == true , the value in this bracket is +1
			  if "rotationDirectionCW" == false, the value in this bracket is -1
			  so its just another factor multiplied with the frequency.*/
			  angle1 = angle1
					  + (2*pi*frequency*(1/pwmFrequency)
 8002170:	eddf 7a48 	vldr	s15, [pc, #288]	; 8002294 <TIM2_IRQHandler+0x424>
 8002174:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002178:	4b47      	ldr	r3, [pc, #284]	; (8002298 <TIM2_IRQHandler+0x428>)
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002182:	4b46      	ldr	r3, [pc, #280]	; (800229c <TIM2_IRQHandler+0x42c>)
 8002184:	edd3 6a00 	vldr	s13, [r3]
 8002188:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800218c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002190:	ee27 7a27 	vmul.f32	s14, s14, s15
					  * (-1+2*rotationDirectionCW) //if rotationDirectionCW==true  ->  1
 8002194:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <TIM2_IRQHandler+0x430>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	3b01      	subs	r3, #1
 800219c:	ee07 3a90 	vmov	s15, r3
 80021a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a4:	ee27 7a27 	vmul.f32	s14, s14, s15
					  	  	  	  	  	  	  	   //if rotationDirectionCW==false -> -1
					  * softstarter);			   //value between 0 and 1
 80021a8:	4b39      	ldr	r3, [pc, #228]	; (8002290 <TIM2_IRQHandler+0x420>)
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee27 7a27 	vmul.f32	s14, s14, s15
					  + (2*pi*frequency*(1/pwmFrequency)
 80021b2:	4b3c      	ldr	r3, [pc, #240]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021b4:	edd3 7a00 	vldr	s15, [r3]
 80021b8:	ee77 7a27 	vadd.f32	s15, s14, s15
			  angle1 = angle1
 80021bc:	4b39      	ldr	r3, [pc, #228]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021be:	edc3 7a00 	vstr	s15, [r3]

			  if(angle1 > 2*pi) //This ensures, that the angle stays in the range of values from 0 to 2*pi while the angle increases
 80021c2:	eddf 7a34 	vldr	s15, [pc, #208]	; 8002294 <TIM2_IRQHandler+0x424>
 80021c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80021ca:	4b36      	ldr	r3, [pc, #216]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021cc:	edd3 7a00 	vldr	s15, [r3]
 80021d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d8:	d50b      	bpl.n	80021f2 <TIM2_IRQHandler+0x382>
			  {
				  angle1 = angle1 - 2*pi;
 80021da:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021dc:	ed93 7a00 	vldr	s14, [r3]
 80021e0:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8002294 <TIM2_IRQHandler+0x424>
 80021e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021ec:	4b2d      	ldr	r3, [pc, #180]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021ee:	edc3 7a00 	vstr	s15, [r3]
			  }
			  if(angle1 < 0) //This ensures, that the angle stays in the range of values from 0 to 2*pi while the angle decreases
 80021f2:	4b2c      	ldr	r3, [pc, #176]	; (80022a4 <TIM2_IRQHandler+0x434>)
 80021f4:	edd3 7a00 	vldr	s15, [r3]
 80021f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002200:	d50b      	bpl.n	800221a <TIM2_IRQHandler+0x3aa>
			  {
				  angle1 = angle1 + 2*pi;
 8002202:	eddf 7a24 	vldr	s15, [pc, #144]	; 8002294 <TIM2_IRQHandler+0x424>
 8002206:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800220a:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <TIM2_IRQHandler+0x434>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002214:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <TIM2_IRQHandler+0x434>)
 8002216:	edc3 7a00 	vstr	s15, [r3]
			  //Therefore in the range from 240° to <360° = 4*pi/3 to <2*pi
			  //The angle2 is always 120° = 2*pi/3 out of phase with angle1
			  //to ensure that angle2 never leaves the range from 0 to 2*pi
			  //if angle1 is between 120 and <360° = 2*pi/3 to <2*pi   the angle2 is 120° = 2*pi/3 lower  than angle1
			  //if angle1 is between   0 and <120° =      0 to <2*pi   the angle2 is 240° = 4*pi/3 higher than angle1
			  if(angle1 > phaseShift)//
 800221a:	4b22      	ldr	r3, [pc, #136]	; (80022a4 <TIM2_IRQHandler+0x434>)
 800221c:	ed93 7a00 	vldr	s14, [r3]
 8002220:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <TIM2_IRQHandler+0x438>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800222a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222e:	dd0b      	ble.n	8002248 <TIM2_IRQHandler+0x3d8>
			  {
				  angle2 = angle1-phaseShift;
 8002230:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <TIM2_IRQHandler+0x434>)
 8002232:	ed93 7a00 	vldr	s14, [r3]
 8002236:	4b1c      	ldr	r3, [pc, #112]	; (80022a8 <TIM2_IRQHandler+0x438>)
 8002238:	edd3 7a00 	vldr	s15, [r3]
 800223c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002240:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <TIM2_IRQHandler+0x43c>)
 8002242:	edc3 7a00 	vstr	s15, [r3]
 8002246:	e00c      	b.n	8002262 <TIM2_IRQHandler+0x3f2>
			  }
			  else
			  {
				  angle2 = angle1+2*phaseShift;
 8002248:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <TIM2_IRQHandler+0x438>)
 800224a:	edd3 7a00 	vldr	s15, [r3]
 800224e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <TIM2_IRQHandler+0x434>)
 8002254:	edd3 7a00 	vldr	s15, [r3]
 8002258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800225c:	4b13      	ldr	r3, [pc, #76]	; (80022ac <TIM2_IRQHandler+0x43c>)
 800225e:	edc3 7a00 	vstr	s15, [r3]
			  }
			  //calculating angle3
			  //same ratio as angle1 to angle2
			  if(angle2 > phaseShift)
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <TIM2_IRQHandler+0x43c>)
 8002264:	ed93 7a00 	vldr	s14, [r3]
 8002268:	4b0f      	ldr	r3, [pc, #60]	; (80022a8 <TIM2_IRQHandler+0x438>)
 800226a:	edd3 7a00 	vldr	s15, [r3]
 800226e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002276:	dd1d      	ble.n	80022b4 <TIM2_IRQHandler+0x444>
			  {
				  angle3 = angle2-phaseShift;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <TIM2_IRQHandler+0x43c>)
 800227a:	ed93 7a00 	vldr	s14, [r3]
 800227e:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <TIM2_IRQHandler+0x438>)
 8002280:	edd3 7a00 	vldr	s15, [r3]
 8002284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002288:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <TIM2_IRQHandler+0x440>)
 800228a:	edc3 7a00 	vstr	s15, [r3]
 800228e:	e01e      	b.n	80022ce <TIM2_IRQHandler+0x45e>
 8002290:	24004384 	.word	0x24004384
 8002294:	40490fdb 	.word	0x40490fdb
 8002298:	24000000 	.word	0x24000000
 800229c:	08011b50 	.word	0x08011b50
 80022a0:	24003e94 	.word	0x24003e94
 80022a4:	24004388 	.word	0x24004388
 80022a8:	24003888 	.word	0x24003888
 80022ac:	24003880 	.word	0x24003880
 80022b0:	24003884 	.word	0x24003884
			  }
			  else
			  {
				  angle3 = angle2+2*phaseShift;
 80022b4:	4bcc      	ldr	r3, [pc, #816]	; (80025e8 <TIM2_IRQHandler+0x778>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80022be:	4bcb      	ldr	r3, [pc, #812]	; (80025ec <TIM2_IRQHandler+0x77c>)
 80022c0:	edd3 7a00 	vldr	s15, [r3]
 80022c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022c8:	4bc9      	ldr	r3, [pc, #804]	; (80025f0 <TIM2_IRQHandler+0x780>)
 80022ca:	edc3 7a00 	vstr	s15, [r3]
//				  {
//					  angle3 = angle3 - 2*pi;
//				  }

			  //The current angles get transformed into the according place in the table of sine values
			  uint32_t tablePosition1 = angle1*(numberOfSineValues/(2*pi));//the sine table has 1800 values
 80022ce:	4bc9      	ldr	r3, [pc, #804]	; (80025f4 <TIM2_IRQHandler+0x784>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	ee07 3a90 	vmov	s15, r3
 80022d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022da:	eddf 7ac7 	vldr	s15, [pc, #796]	; 80025f8 <TIM2_IRQHandler+0x788>
 80022de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022e6:	4bc5      	ldr	r3, [pc, #788]	; (80025fc <TIM2_IRQHandler+0x78c>)
 80022e8:	edd3 7a00 	vldr	s15, [r3]
 80022ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022f4:	ee17 3a90 	vmov	r3, s15
 80022f8:	60bb      	str	r3, [r7, #8]
			  uint32_t tablePosition2 = angle2*(numberOfSineValues/(2*pi));
 80022fa:	4bbe      	ldr	r3, [pc, #760]	; (80025f4 <TIM2_IRQHandler+0x784>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	ee07 3a90 	vmov	s15, r3
 8002302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002306:	eddf 7abc 	vldr	s15, [pc, #752]	; 80025f8 <TIM2_IRQHandler+0x788>
 800230a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800230e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002312:	4bb6      	ldr	r3, [pc, #728]	; (80025ec <TIM2_IRQHandler+0x77c>)
 8002314:	edd3 7a00 	vldr	s15, [r3]
 8002318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002320:	ee17 3a90 	vmov	r3, s15
 8002324:	607b      	str	r3, [r7, #4]
			  uint32_t tablePosition3 = angle3*(numberOfSineValues/(2*pi));
 8002326:	4bb3      	ldr	r3, [pc, #716]	; (80025f4 <TIM2_IRQHandler+0x784>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	ee07 3a90 	vmov	s15, r3
 800232e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002332:	eddf 7ab1 	vldr	s15, [pc, #708]	; 80025f8 <TIM2_IRQHandler+0x788>
 8002336:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800233a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800233e:	4bac      	ldr	r3, [pc, #688]	; (80025f0 <TIM2_IRQHandler+0x780>)
 8002340:	edd3 7a00 	vldr	s15, [r3]
 8002344:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002348:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800234c:	ee17 3a90 	vmov	r3, s15
 8002350:	603b      	str	r3, [r7, #0]

			  pulseWidth1 = sineTable[tablePosition1];
 8002352:	4aab      	ldr	r2, [pc, #684]	; (8002600 <TIM2_IRQHandler+0x790>)
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	4413      	add	r3, r2
 800235a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235e:	4610      	mov	r0, r2
 8002360:	4619      	mov	r1, r3
 8002362:	f7fe fa99 	bl	8000898 <__aeabi_ul2f>
 8002366:	4603      	mov	r3, r0
 8002368:	4aa6      	ldr	r2, [pc, #664]	; (8002604 <TIM2_IRQHandler+0x794>)
 800236a:	6013      	str	r3, [r2, #0]
			  pulseWidth2 = sineTable[tablePosition2];
 800236c:	4aa4      	ldr	r2, [pc, #656]	; (8002600 <TIM2_IRQHandler+0x790>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	4413      	add	r3, r2
 8002374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	f7fe fa8c 	bl	8000898 <__aeabi_ul2f>
 8002380:	4603      	mov	r3, r0
 8002382:	4aa1      	ldr	r2, [pc, #644]	; (8002608 <TIM2_IRQHandler+0x798>)
 8002384:	6013      	str	r3, [r2, #0]
			  pulseWidth3 = sineTable[tablePosition3];
 8002386:	4a9e      	ldr	r2, [pc, #632]	; (8002600 <TIM2_IRQHandler+0x790>)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f7fe fa7f 	bl	8000898 <__aeabi_ul2f>
 800239a:	4603      	mov	r3, r0
 800239c:	4a9b      	ldr	r2, [pc, #620]	; (800260c <TIM2_IRQHandler+0x79c>)
 800239e:	6013      	str	r3, [r2, #0]

			  //adding the third harmonic
			  //setting the range of table values from (0)-(+1800) to (-900)-(+900)

			  if(true == enableThirdHarmonic)
 80023a0:	4b9b      	ldr	r3, [pc, #620]	; (8002610 <TIM2_IRQHandler+0x7a0>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f000 80a6 	beq.w	80024f6 <TIM2_IRQHandler+0x686>
			  {
				  //setting the range of table values from (0)-(+1800) to (-900)-(+900)
				  //this is needed in the further functions
				  pulseWidth1 = pulseWidth1-(rangeOfSineValues/2);
 80023aa:	4b96      	ldr	r3, [pc, #600]	; (8002604 <TIM2_IRQHandler+0x794>)
 80023ac:	ed93 7a00 	vldr	s14, [r3]
 80023b0:	4b98      	ldr	r3, [pc, #608]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	085b      	lsrs	r3, r3, #1
 80023b6:	ee07 3a90 	vmov	s15, r3
 80023ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023c2:	4b90      	ldr	r3, [pc, #576]	; (8002604 <TIM2_IRQHandler+0x794>)
 80023c4:	edc3 7a00 	vstr	s15, [r3]
				  pulseWidth2 = pulseWidth2-(rangeOfSineValues/2);
 80023c8:	4b8f      	ldr	r3, [pc, #572]	; (8002608 <TIM2_IRQHandler+0x798>)
 80023ca:	ed93 7a00 	vldr	s14, [r3]
 80023ce:	4b91      	ldr	r3, [pc, #580]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	085b      	lsrs	r3, r3, #1
 80023d4:	ee07 3a90 	vmov	s15, r3
 80023d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e0:	4b89      	ldr	r3, [pc, #548]	; (8002608 <TIM2_IRQHandler+0x798>)
 80023e2:	edc3 7a00 	vstr	s15, [r3]
				  pulseWidth3 = pulseWidth3-(rangeOfSineValues/2);
 80023e6:	4b89      	ldr	r3, [pc, #548]	; (800260c <TIM2_IRQHandler+0x79c>)
 80023e8:	ed93 7a00 	vldr	s14, [r3]
 80023ec:	4b89      	ldr	r3, [pc, #548]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	085b      	lsrs	r3, r3, #1
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023fe:	4b83      	ldr	r3, [pc, #524]	; (800260c <TIM2_IRQHandler+0x79c>)
 8002400:	edc3 7a00 	vstr	s15, [r3]

				  //calculating the highest pulse with
				  SG_max = max3(pulseWidth1,pulseWidth2,pulseWidth3);
 8002404:	4b7f      	ldr	r3, [pc, #508]	; (8002604 <TIM2_IRQHandler+0x794>)
 8002406:	edd3 7a00 	vldr	s15, [r3]
 800240a:	4b7f      	ldr	r3, [pc, #508]	; (8002608 <TIM2_IRQHandler+0x798>)
 800240c:	ed93 7a00 	vldr	s14, [r3]
 8002410:	4b7e      	ldr	r3, [pc, #504]	; (800260c <TIM2_IRQHandler+0x79c>)
 8002412:	edd3 6a00 	vldr	s13, [r3]
 8002416:	eeb0 1a66 	vmov.f32	s2, s13
 800241a:	eef0 0a47 	vmov.f32	s1, s14
 800241e:	eeb0 0a67 	vmov.f32	s0, s15
 8002422:	f7ff fcb3 	bl	8001d8c <max3>
 8002426:	eef0 7a40 	vmov.f32	s15, s0
 800242a:	4b7b      	ldr	r3, [pc, #492]	; (8002618 <TIM2_IRQHandler+0x7a8>)
 800242c:	edc3 7a00 	vstr	s15, [r3]
				  //calculating the lowest pulse with
				  SG_min = min3(pulseWidth1,pulseWidth2,pulseWidth3);
 8002430:	4b74      	ldr	r3, [pc, #464]	; (8002604 <TIM2_IRQHandler+0x794>)
 8002432:	edd3 7a00 	vldr	s15, [r3]
 8002436:	4b74      	ldr	r3, [pc, #464]	; (8002608 <TIM2_IRQHandler+0x798>)
 8002438:	ed93 7a00 	vldr	s14, [r3]
 800243c:	4b73      	ldr	r3, [pc, #460]	; (800260c <TIM2_IRQHandler+0x79c>)
 800243e:	edd3 6a00 	vldr	s13, [r3]
 8002442:	eeb0 1a66 	vmov.f32	s2, s13
 8002446:	eef0 0a47 	vmov.f32	s1, s14
 800244a:	eeb0 0a67 	vmov.f32	s0, s15
 800244e:	f7ff fcbb 	bl	8001dc8 <min3>
 8002452:	eef0 7a40 	vmov.f32	s15, s0
 8002456:	4b71      	ldr	r3, [pc, #452]	; (800261c <TIM2_IRQHandler+0x7ac>)
 8002458:	edc3 7a00 	vstr	s15, [r3]
				  //calculating the harmonic part
				  U_harm = -(SG_min + SG_max)*0.5;
 800245c:	4b6f      	ldr	r3, [pc, #444]	; (800261c <TIM2_IRQHandler+0x7ac>)
 800245e:	ed93 7a00 	vldr	s14, [r3]
 8002462:	4b6d      	ldr	r3, [pc, #436]	; (8002618 <TIM2_IRQHandler+0x7a8>)
 8002464:	edd3 7a00 	vldr	s15, [r3]
 8002468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800246c:	eef1 7a67 	vneg.f32	s15, s15
 8002470:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002478:	4b69      	ldr	r3, [pc, #420]	; (8002620 <TIM2_IRQHandler+0x7b0>)
 800247a:	edc3 7a00 	vstr	s15, [r3]

				  //setting the range of table values back to (0)-(+1800)
				  //and adding the harmonic proportion
				  pulseWidth1 = pulseWidth1+(rangeOfSineValues/2)+U_harm;
 800247e:	4b65      	ldr	r3, [pc, #404]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	085b      	lsrs	r3, r3, #1
 8002484:	ee07 3a90 	vmov	s15, r3
 8002488:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800248c:	4b5d      	ldr	r3, [pc, #372]	; (8002604 <TIM2_IRQHandler+0x794>)
 800248e:	edd3 7a00 	vldr	s15, [r3]
 8002492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002496:	4b62      	ldr	r3, [pc, #392]	; (8002620 <TIM2_IRQHandler+0x7b0>)
 8002498:	edd3 7a00 	vldr	s15, [r3]
 800249c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a0:	4b58      	ldr	r3, [pc, #352]	; (8002604 <TIM2_IRQHandler+0x794>)
 80024a2:	edc3 7a00 	vstr	s15, [r3]
				  pulseWidth2 = pulseWidth2+(rangeOfSineValues/2)+U_harm;
 80024a6:	4b5b      	ldr	r3, [pc, #364]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	085b      	lsrs	r3, r3, #1
 80024ac:	ee07 3a90 	vmov	s15, r3
 80024b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024b4:	4b54      	ldr	r3, [pc, #336]	; (8002608 <TIM2_IRQHandler+0x798>)
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024be:	4b58      	ldr	r3, [pc, #352]	; (8002620 <TIM2_IRQHandler+0x7b0>)
 80024c0:	edd3 7a00 	vldr	s15, [r3]
 80024c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c8:	4b4f      	ldr	r3, [pc, #316]	; (8002608 <TIM2_IRQHandler+0x798>)
 80024ca:	edc3 7a00 	vstr	s15, [r3]
				  pulseWidth3 = pulseWidth3+(rangeOfSineValues/2)+U_harm;
 80024ce:	4b51      	ldr	r3, [pc, #324]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	085b      	lsrs	r3, r3, #1
 80024d4:	ee07 3a90 	vmov	s15, r3
 80024d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024dc:	4b4b      	ldr	r3, [pc, #300]	; (800260c <TIM2_IRQHandler+0x79c>)
 80024de:	edd3 7a00 	vldr	s15, [r3]
 80024e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024e6:	4b4e      	ldr	r3, [pc, #312]	; (8002620 <TIM2_IRQHandler+0x7b0>)
 80024e8:	edd3 7a00 	vldr	s15, [r3]
 80024ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f0:	4b46      	ldr	r3, [pc, #280]	; (800260c <TIM2_IRQHandler+0x79c>)
 80024f2:	edc3 7a00 	vstr	s15, [r3]
			  }
			  //adjusting the current duty cycles of the PWM signals

			  //adjusting angle1
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,
 80024f6:	4b43      	ldr	r3, [pc, #268]	; (8002604 <TIM2_IRQHandler+0x794>)
 80024f8:	ed93 7a00 	vldr	s14, [r3]
 80024fc:	4b49      	ldr	r3, [pc, #292]	; (8002624 <TIM2_IRQHandler+0x7b4>)
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002506:	4b48      	ldr	r3, [pc, #288]	; (8002628 <TIM2_IRQHandler+0x7b8>)
 8002508:	ed93 6a00 	vldr	s12, [r3]
 800250c:	4b47      	ldr	r3, [pc, #284]	; (800262c <TIM2_IRQHandler+0x7bc>)
 800250e:	edd3 6a00 	vldr	s13, [r3]
 8002512:	4b47      	ldr	r3, [pc, #284]	; (8002630 <TIM2_IRQHandler+0x7c0>)
 8002514:	edd3 7a00 	vldr	s15, [r3]
 8002518:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800251c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002524:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002528:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	ee07 3a90 	vmov	s15, r3
 8002530:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002534:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 80025e0 <TIM2_IRQHandler+0x770>
 8002538:	ee27 5b05 	vmul.f64	d5, d7, d5
 800253c:	4b39      	ldr	r3, [pc, #228]	; (8002624 <TIM2_IRQHandler+0x7b4>)
 800253e:	edd3 7a00 	vldr	s15, [r3]
 8002542:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002546:	ee25 7b07 	vmul.f64	d7, d5, d7
 800254a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800254e:	4b39      	ldr	r3, [pc, #228]	; (8002634 <TIM2_IRQHandler+0x7c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002556:	ee17 2a90 	vmov	r2, s15
 800255a:	635a      	str	r2, [r3, #52]	; 0x34
					  pulseWidth1*pwmPeriodConversion
					  *(voltage_ref/(v_bridge_uf*maxTensionRelationship))
					  +0.05*rangeOfSineValues*pwmPeriodConversion);
			  //adjusting angle2
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,
 800255c:	4b2a      	ldr	r3, [pc, #168]	; (8002608 <TIM2_IRQHandler+0x798>)
 800255e:	ed93 7a00 	vldr	s14, [r3]
 8002562:	4b30      	ldr	r3, [pc, #192]	; (8002624 <TIM2_IRQHandler+0x7b4>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ee27 7a27 	vmul.f32	s14, s14, s15
 800256c:	4b2e      	ldr	r3, [pc, #184]	; (8002628 <TIM2_IRQHandler+0x7b8>)
 800256e:	ed93 6a00 	vldr	s12, [r3]
 8002572:	4b2e      	ldr	r3, [pc, #184]	; (800262c <TIM2_IRQHandler+0x7bc>)
 8002574:	edd3 6a00 	vldr	s13, [r3]
 8002578:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <TIM2_IRQHandler+0x7c0>)
 800257a:	edd3 7a00 	vldr	s15, [r3]
 800257e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002582:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800258e:	4b21      	ldr	r3, [pc, #132]	; (8002614 <TIM2_IRQHandler+0x7a4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	ee07 3a90 	vmov	s15, r3
 8002596:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800259a:	ed9f 5b11 	vldr	d5, [pc, #68]	; 80025e0 <TIM2_IRQHandler+0x770>
 800259e:	ee27 5b05 	vmul.f64	d5, d7, d5
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <TIM2_IRQHandler+0x7b4>)
 80025a4:	edd3 7a00 	vldr	s15, [r3]
 80025a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025ac:	ee25 7b07 	vmul.f64	d7, d5, d7
 80025b0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025b4:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <TIM2_IRQHandler+0x7c4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80025bc:	ee17 2a90 	vmov	r2, s15
 80025c0:	639a      	str	r2, [r3, #56]	; 0x38
					 pulseWidth2*pwmPeriodConversion
					 *(voltage_ref/(v_bridge_uf*maxTensionRelationship))
					 +0.05*rangeOfSineValues*pwmPeriodConversion);
			  //adjusting angle3
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,
 80025c2:	4b12      	ldr	r3, [pc, #72]	; (800260c <TIM2_IRQHandler+0x79c>)
 80025c4:	ed93 7a00 	vldr	s14, [r3]
 80025c8:	4b16      	ldr	r3, [pc, #88]	; (8002624 <TIM2_IRQHandler+0x7b4>)
 80025ca:	edd3 7a00 	vldr	s15, [r3]
 80025ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025d2:	4b15      	ldr	r3, [pc, #84]	; (8002628 <TIM2_IRQHandler+0x7b8>)
 80025d4:	ed93 6a00 	vldr	s12, [r3]
 80025d8:	4b14      	ldr	r3, [pc, #80]	; (800262c <TIM2_IRQHandler+0x7bc>)
 80025da:	edd3 6a00 	vldr	s13, [r3]
 80025de:	e02b      	b.n	8002638 <TIM2_IRQHandler+0x7c8>
 80025e0:	9999999a 	.word	0x9999999a
 80025e4:	3fa99999 	.word	0x3fa99999
 80025e8:	24003888 	.word	0x24003888
 80025ec:	24003880 	.word	0x24003880
 80025f0:	24003884 	.word	0x24003884
 80025f4:	08011b54 	.word	0x08011b54
 80025f8:	40490fdb 	.word	0x40490fdb
 80025fc:	24004388 	.word	0x24004388
 8002600:	24000040 	.word	0x24000040
 8002604:	24004398 	.word	0x24004398
 8002608:	2400439c 	.word	0x2400439c
 800260c:	240043a0 	.word	0x240043a0
 8002610:	2400000c 	.word	0x2400000c
 8002614:	08011b58 	.word	0x08011b58
 8002618:	2400438c 	.word	0x2400438c
 800261c:	24004390 	.word	0x24004390
 8002620:	24004394 	.word	0x24004394
 8002624:	2400003c 	.word	0x2400003c
 8002628:	24000008 	.word	0x24000008
 800262c:	24000004 	.word	0x24000004
 8002630:	24000018 	.word	0x24000018
 8002634:	24003d18 	.word	0x24003d18
 8002638:	4bb7      	ldr	r3, [pc, #732]	; (8002918 <TIM2_IRQHandler+0xaa8>)
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002642:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800264a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800264e:	4bb3      	ldr	r3, [pc, #716]	; (800291c <TIM2_IRQHandler+0xaac>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800265a:	ed9f 5bad 	vldr	d5, [pc, #692]	; 8002910 <TIM2_IRQHandler+0xaa0>
 800265e:	ee27 5b05 	vmul.f64	d5, d7, d5
 8002662:	4baf      	ldr	r3, [pc, #700]	; (8002920 <TIM2_IRQHandler+0xab0>)
 8002664:	edd3 7a00 	vldr	s15, [r3]
 8002668:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800266c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002670:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002674:	4bab      	ldr	r3, [pc, #684]	; (8002924 <TIM2_IRQHandler+0xab4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800267c:	ee17 2a90 	vmov	r2, s15
 8002680:	63da      	str	r2, [r3, #60]	; 0x3c
					 pulseWidth3*pwmPeriodConversion
					 *(voltage_ref/(v_bridge_uf*maxTensionRelationship))
					 +0.05*rangeOfSineValues*pwmPeriodConversion);
			  break;
 8002682:	e2b0      	b.n	8002be6 <TIM2_IRQHandler+0xd76>

  	  	  case start_DCMode://Dip 0100 -> initialisation of DC Mode
		  {
			  //if the softstarter is enabled, the value of the factor "softstarter" starts at 0. It slowly rises to 1
			  //if the softstarter is disabled, the value of the factor "softstarter" automtically is at 1. It will not rise.
			  softstarter = !enableSoftstarter;
 8002684:	4ba8      	ldr	r3, [pc, #672]	; (8002928 <TIM2_IRQHandler+0xab8>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	f083 0301 	eor.w	r3, r3, #1
 800268c:	b2db      	uxtb	r3, r3
 800268e:	ee07 3a90 	vmov	s15, r3
 8002692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002696:	4ba5      	ldr	r3, [pc, #660]	; (800292c <TIM2_IRQHandler+0xabc>)
 8002698:	edc3 7a00 	vstr	s15, [r3]
			  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 1);
 800269c:	2201      	movs	r2, #1
 800269e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026a2:	48a3      	ldr	r0, [pc, #652]	; (8002930 <TIM2_IRQHandler+0xac0>)
 80026a4:	f002 fd0e 	bl	80050c4 <HAL_GPIO_WritePin>
			  operationMode = do_DCMode;
 80026a8:	4ba2      	ldr	r3, [pc, #648]	; (8002934 <TIM2_IRQHandler+0xac4>)
 80026aa:	2214      	movs	r2, #20
 80026ac:	701a      	strb	r2, [r3, #0]
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80026ae:	4b9d      	ldr	r3, [pc, #628]	; (8002924 <TIM2_IRQHandler+0xab4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	63da      	str	r2, [r3, #60]	; 0x3c
		  }
  	  	  case do_DCMode://after Initialisation of DC mode is finished -> working DC mode
		  {
			  if(softstarter < 1)//the factor "softstarter" slowly rises from 0 to 1
 80026b6:	4b9d      	ldr	r3, [pc, #628]	; (800292c <TIM2_IRQHandler+0xabc>)
 80026b8:	edd3 7a00 	vldr	s15, [r3]
 80026bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c8:	d514      	bpl.n	80026f4 <TIM2_IRQHandler+0x884>
			  {
				  softstarter = softstarter + 1/(pwmFrequency*softstarterDuration);
 80026ca:	4b9b      	ldr	r3, [pc, #620]	; (8002938 <TIM2_IRQHandler+0xac8>)
 80026cc:	ed93 7a00 	vldr	s14, [r3]
 80026d0:	4b9a      	ldr	r3, [pc, #616]	; (800293c <TIM2_IRQHandler+0xacc>)
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026e2:	4b92      	ldr	r3, [pc, #584]	; (800292c <TIM2_IRQHandler+0xabc>)
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ec:	4b8f      	ldr	r3, [pc, #572]	; (800292c <TIM2_IRQHandler+0xabc>)
 80026ee:	edc3 7a00 	vstr	s15, [r3]
 80026f2:	e003      	b.n	80026fc <TIM2_IRQHandler+0x88c>
			  }
			  else
			  {
				  softstarter = 1;
 80026f4:	4b8d      	ldr	r3, [pc, #564]	; (800292c <TIM2_IRQHandler+0xabc>)
 80026f6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80026fa:	601a      	str	r2, [r3, #0]
			  }
			  if(false == rotationDirectionCW) 								//motor rotates counterclockwise
 80026fc:	4b90      	ldr	r3, [pc, #576]	; (8002940 <TIM2_IRQHandler+0xad0>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	f083 0301 	eor.w	r3, r3, #1
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d04e      	beq.n	80027a8 <TIM2_IRQHandler+0x938>
			  {
				  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,				//Adjusting x7_U as 0V
 800270a:	4b84      	ldr	r3, [pc, #528]	; (800291c <TIM2_IRQHandler+0xaac>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	ee07 3a90 	vmov	s15, r3
 8002712:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002716:	4b82      	ldr	r3, [pc, #520]	; (8002920 <TIM2_IRQHandler+0xab0>)
 8002718:	edd3 7a00 	vldr	s15, [r3]
 800271c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002720:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002724:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8002910 <TIM2_IRQHandler+0xaa0>
 8002728:	ee27 7b06 	vmul.f64	d7, d7, d6
 800272c:	4b7d      	ldr	r3, [pc, #500]	; (8002924 <TIM2_IRQHandler+0xab4>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002734:	ee17 2a90 	vmov	r2, s15
 8002738:	635a      	str	r2, [r3, #52]	; 0x34
						  rangeOfSineValues*pwmPeriodConversion*0.05);

				  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as the voltage_ref of DC Motor
 800273a:	4b78      	ldr	r3, [pc, #480]	; (800291c <TIM2_IRQHandler+0xaac>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002746:	4b76      	ldr	r3, [pc, #472]	; (8002920 <TIM2_IRQHandler+0xab0>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002750:	4b7c      	ldr	r3, [pc, #496]	; (8002944 <TIM2_IRQHandler+0xad4>)
 8002752:	edd3 6a00 	vldr	s13, [r3]
 8002756:	4b75      	ldr	r3, [pc, #468]	; (800292c <TIM2_IRQHandler+0xabc>)
 8002758:	edd3 7a00 	vldr	s15, [r3]
 800275c:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8002760:	4b79      	ldr	r3, [pc, #484]	; (8002948 <TIM2_IRQHandler+0xad8>)
 8002762:	edd3 6a00 	vldr	s13, [r3]
 8002766:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800276a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002772:	4b6a      	ldr	r3, [pc, #424]	; (800291c <TIM2_IRQHandler+0xaac>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800277e:	4b68      	ldr	r3, [pc, #416]	; (8002920 <TIM2_IRQHandler+0xab0>)
 8002780:	edd3 7a00 	vldr	s15, [r3]
 8002784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002788:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800278c:	ed9f 5b60 	vldr	d5, [pc, #384]	; 8002910 <TIM2_IRQHandler+0xaa0>
 8002790:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002794:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002798:	4b62      	ldr	r3, [pc, #392]	; (8002924 <TIM2_IRQHandler+0xab4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80027a0:	ee17 2a90 	vmov	r2, s15
 80027a4:	639a      	str	r2, [r3, #56]	; 0x38

				  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as 0V
						  rangeOfSineValues*pwmPeriodConversion*0.05);
			  }

			  break;
 80027a6:	e21e      	b.n	8002be6 <TIM2_IRQHandler+0xd76>
				  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,				//Adjusting x7_U as the voltage_ref of DC Motor
 80027a8:	4b5c      	ldr	r3, [pc, #368]	; (800291c <TIM2_IRQHandler+0xaac>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	ee07 3a90 	vmov	s15, r3
 80027b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027b4:	4b5a      	ldr	r3, [pc, #360]	; (8002920 <TIM2_IRQHandler+0xab0>)
 80027b6:	edd3 7a00 	vldr	s15, [r3]
 80027ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027be:	4b61      	ldr	r3, [pc, #388]	; (8002944 <TIM2_IRQHandler+0xad4>)
 80027c0:	edd3 6a00 	vldr	s13, [r3]
 80027c4:	4b59      	ldr	r3, [pc, #356]	; (800292c <TIM2_IRQHandler+0xabc>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80027ce:	4b5e      	ldr	r3, [pc, #376]	; (8002948 <TIM2_IRQHandler+0xad8>)
 80027d0:	edd3 6a00 	vldr	s13, [r3]
 80027d4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80027e0:	4b4e      	ldr	r3, [pc, #312]	; (800291c <TIM2_IRQHandler+0xaac>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	ee07 3a90 	vmov	s15, r3
 80027e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027ec:	4b4c      	ldr	r3, [pc, #304]	; (8002920 <TIM2_IRQHandler+0xab0>)
 80027ee:	edd3 7a00 	vldr	s15, [r3]
 80027f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027fa:	ed9f 5b45 	vldr	d5, [pc, #276]	; 8002910 <TIM2_IRQHandler+0xaa0>
 80027fe:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002802:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002806:	4b47      	ldr	r3, [pc, #284]	; (8002924 <TIM2_IRQHandler+0xab4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800280e:	ee17 2a90 	vmov	r2, s15
 8002812:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as 0V
 8002814:	4b41      	ldr	r3, [pc, #260]	; (800291c <TIM2_IRQHandler+0xaac>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	ee07 3a90 	vmov	s15, r3
 800281c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002820:	4b3f      	ldr	r3, [pc, #252]	; (8002920 <TIM2_IRQHandler+0xab0>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800282e:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8002910 <TIM2_IRQHandler+0xaa0>
 8002832:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002836:	4b3b      	ldr	r3, [pc, #236]	; (8002924 <TIM2_IRQHandler+0xab4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800283e:	ee17 2a90 	vmov	r2, s15
 8002842:	639a      	str	r2, [r3, #56]	; 0x38
			  break;
 8002844:	e1cf      	b.n	8002be6 <TIM2_IRQHandler+0xd76>
		  }
  	  	  case start_calibrateADC:
		  {
			  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 0);
 8002846:	2200      	movs	r2, #0
 8002848:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800284c:	4838      	ldr	r0, [pc, #224]	; (8002930 <TIM2_IRQHandler+0xac0>)
 800284e:	f002 fc39 	bl	80050c4 <HAL_GPIO_WritePin>
			  operationMode = do_calibrateADC;
 8002852:	4b38      	ldr	r3, [pc, #224]	; (8002934 <TIM2_IRQHandler+0xac4>)
 8002854:	221e      	movs	r2, #30
 8002856:	701a      	strb	r2, [r3, #0]
		  }
  	  	  case do_calibrateADC:
  	  	  {
			  bufferCalibrated1 = - bufferAverage_IHB1;
 8002858:	4b3c      	ldr	r3, [pc, #240]	; (800294c <TIM2_IRQHandler+0xadc>)
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	eef1 7a67 	vneg.f32	s15, s15
 8002862:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <TIM2_IRQHandler+0xae0>)
 8002864:	edc3 7a00 	vstr	s15, [r3]
			  bufferCalibrated2 = - bufferAverage_IHB2;
 8002868:	4b3a      	ldr	r3, [pc, #232]	; (8002954 <TIM2_IRQHandler+0xae4>)
 800286a:	edd3 7a00 	vldr	s15, [r3]
 800286e:	eef1 7a67 	vneg.f32	s15, s15
 8002872:	4b39      	ldr	r3, [pc, #228]	; (8002958 <TIM2_IRQHandler+0xae8>)
 8002874:	edc3 7a00 	vstr	s15, [r3]
			  bufferCalibrated3 = - bufferAverage_IHB3;
 8002878:	4b38      	ldr	r3, [pc, #224]	; (800295c <TIM2_IRQHandler+0xaec>)
 800287a:	edd3 7a00 	vldr	s15, [r3]
 800287e:	eef1 7a67 	vneg.f32	s15, s15
 8002882:	4b37      	ldr	r3, [pc, #220]	; (8002960 <TIM2_IRQHandler+0xaf0>)
 8002884:	edc3 7a00 	vstr	s15, [r3]
			  WDHTR = overCurrentThreshold/amperePerDigits-bufferCalibrated1;
 8002888:	4b36      	ldr	r3, [pc, #216]	; (8002964 <TIM2_IRQHandler+0xaf4>)
 800288a:	edd3 6a00 	vldr	s13, [r3]
 800288e:	4b36      	ldr	r3, [pc, #216]	; (8002968 <TIM2_IRQHandler+0xaf8>)
 8002890:	edd3 7a00 	vldr	s15, [r3]
 8002894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002898:	4b2d      	ldr	r3, [pc, #180]	; (8002950 <TIM2_IRQHandler+0xae0>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028a6:	ee17 2a90 	vmov	r2, s15
 80028aa:	4b30      	ldr	r3, [pc, #192]	; (800296c <TIM2_IRQHandler+0xafc>)
 80028ac:	601a      	str	r2, [r3, #0]
			  ADC1->HTR1 = WDHTR;
 80028ae:	4a30      	ldr	r2, [pc, #192]	; (8002970 <TIM2_IRQHandler+0xb00>)
 80028b0:	4b2e      	ldr	r3, [pc, #184]	; (800296c <TIM2_IRQHandler+0xafc>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6253      	str	r3, [r2, #36]	; 0x24
			  break;
 80028b6:	e196      	b.n	8002be6 <TIM2_IRQHandler+0xd76>
  	  		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
  	  	  }*/

  	  	case start_control: //Dip 0001: initialization of the controller, enables the bridge delayed to prevent effects from the dip switches
  	  	  	  	  {
  	  	  	  		  if(countTimeDelay < 4000)
 80028b8:	4b2e      	ldr	r3, [pc, #184]	; (8002974 <TIM2_IRQHandler+0xb04>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80028c0:	da05      	bge.n	80028ce <TIM2_IRQHandler+0xa5e>
  	  	  	  		  {
  	  	  	  			  countTimeDelay++;
 80028c2:	4b2c      	ldr	r3, [pc, #176]	; (8002974 <TIM2_IRQHandler+0xb04>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	3301      	adds	r3, #1
 80028c8:	4a2a      	ldr	r2, [pc, #168]	; (8002974 <TIM2_IRQHandler+0xb04>)
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	e012      	b.n	80028f4 <TIM2_IRQHandler+0xa84>
  	  	  	  		  }
  	  	  	  		  else
  	  	  	  		  {
  	  	  	  			  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 1);
 80028ce:	2201      	movs	r2, #1
 80028d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028d4:	4816      	ldr	r0, [pc, #88]	; (8002930 <TIM2_IRQHandler+0xac0>)
 80028d6:	f002 fbf5 	bl	80050c4 <HAL_GPIO_WritePin>
  	  	  	  		  	  operationMode = do_control;
 80028da:	4b16      	ldr	r3, [pc, #88]	; (8002934 <TIM2_IRQHandler+0xac4>)
 80028dc:	2250      	movs	r2, #80	; 0x50
 80028de:	701a      	strb	r2, [r3, #0]
  	  	  	  		  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80028e0:	4b10      	ldr	r3, [pc, #64]	; (8002924 <TIM2_IRQHandler+0xab4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2200      	movs	r2, #0
 80028e6:	63da      	str	r2, [r3, #60]	; 0x3c
  	  	  	  		  	  countTimeDelay = 0;
 80028e8:	4b22      	ldr	r3, [pc, #136]	; (8002974 <TIM2_IRQHandler+0xb04>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
  	  	  	  		  	  referenceValue = 0.4;
 80028ee:	4b22      	ldr	r3, [pc, #136]	; (8002978 <TIM2_IRQHandler+0xb08>)
 80028f0:	4a22      	ldr	r2, [pc, #136]	; (800297c <TIM2_IRQHandler+0xb0c>)
 80028f2:	601a      	str	r2, [r3, #0]
  	  	  	  		  }
  	  	  	  	  }
  	  	  case do_control: //routine of the controller
  	  	  {
  	  		  if(countJump < 100000) //simulating a current jump after a certain time
 80028f4:	4b22      	ldr	r3, [pc, #136]	; (8002980 <TIM2_IRQHandler+0xb10>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a22      	ldr	r2, [pc, #136]	; (8002984 <TIM2_IRQHandler+0xb14>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	dc44      	bgt.n	8002988 <TIM2_IRQHandler+0xb18>
  	  		  {
  	  		  	  countJump++;
 80028fe:	4b20      	ldr	r3, [pc, #128]	; (8002980 <TIM2_IRQHandler+0xb10>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	3301      	adds	r3, #1
 8002904:	4a1e      	ldr	r2, [pc, #120]	; (8002980 <TIM2_IRQHandler+0xb10>)
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	e041      	b.n	800298e <TIM2_IRQHandler+0xb1e>
 800290a:	bf00      	nop
 800290c:	f3af 8000 	nop.w
 8002910:	9999999a 	.word	0x9999999a
 8002914:	3fa99999 	.word	0x3fa99999
 8002918:	24000018 	.word	0x24000018
 800291c:	08011b58 	.word	0x08011b58
 8002920:	2400003c 	.word	0x2400003c
 8002924:	24003d18 	.word	0x24003d18
 8002928:	24003e95 	.word	0x24003e95
 800292c:	24004384 	.word	0x24004384
 8002930:	58021000 	.word	0x58021000
 8002934:	24004382 	.word	0x24004382
 8002938:	08011b50 	.word	0x08011b50
 800293c:	24000010 	.word	0x24000010
 8002940:	24003e94 	.word	0x24003e94
 8002944:	24000008 	.word	0x24000008
 8002948:	24000004 	.word	0x24000004
 800294c:	24003ea4 	.word	0x24003ea4
 8002950:	24000020 	.word	0x24000020
 8002954:	24003ea8 	.word	0x24003ea8
 8002958:	24000024 	.word	0x24000024
 800295c:	24003eac 	.word	0x24003eac
 8002960:	24000028 	.word	0x24000028
 8002964:	08011b4c 	.word	0x08011b4c
 8002968:	2400001c 	.word	0x2400001c
 800296c:	24003ebc 	.word	0x24003ebc
 8002970:	40022000 	.word	0x40022000
 8002974:	240043b4 	.word	0x240043b4
 8002978:	2400389c 	.word	0x2400389c
 800297c:	3ecccccd 	.word	0x3ecccccd
 8002980:	240043b8 	.word	0x240043b8
 8002984:	0001869f 	.word	0x0001869f
  	  		  }
  	  		  	  else
  	  		  {
  	  		  	  referenceValue = 0.6;
 8002988:	4b9f      	ldr	r3, [pc, #636]	; (8002c08 <TIM2_IRQHandler+0xd98>)
 800298a:	4aa0      	ldr	r2, [pc, #640]	; (8002c0c <TIM2_IRQHandler+0xd9c>)
 800298c:	601a      	str	r2, [r3, #0]
  	  		  }
  	  		  timeConstant = 0.03; 		//TA(inductivity, resistance); //(equation to calculate or value for the time constant);
 800298e:	4ba0      	ldr	r3, [pc, #640]	; (8002c10 <TIM2_IRQHandler+0xda0>)
 8002990:	4aa0      	ldr	r2, [pc, #640]	; (8002c14 <TIM2_IRQHandler+0xda4>)
 8002992:	601a      	str	r2, [r3, #0]
  	  		  amplification = 0.730;		//VR(inductivity, damping, samplingTime); //(equation to calculate or value for the amplification);
 8002994:	4ba0      	ldr	r3, [pc, #640]	; (8002c18 <TIM2_IRQHandler+0xda8>)
 8002996:	4aa1      	ldr	r2, [pc, #644]	; (8002c1c <TIM2_IRQHandler+0xdac>)
 8002998:	601a      	str	r2, [r3, #0]
  	  		  controlDeviationOld = controlDeviation;		//saving the last measured value
 800299a:	4ba1      	ldr	r3, [pc, #644]	; (8002c20 <TIM2_IRQHandler+0xdb0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4aa1      	ldr	r2, [pc, #644]	; (8002c24 <TIM2_IRQHandler+0xdb4>)
 80029a0:	6013      	str	r3, [r2, #0]
  	  		  if(false == rotationDirectionCW)  //take the current depending on the rotation direction
 80029a2:	4ba1      	ldr	r3, [pc, #644]	; (8002c28 <TIM2_IRQHandler+0xdb8>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	f083 0301 	eor.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00b      	beq.n	80029c8 <TIM2_IRQHandler+0xb58>
  	  		  {
  	  			controlDeviation = referenceValue - current_IHB2;
 80029b0:	4b95      	ldr	r3, [pc, #596]	; (8002c08 <TIM2_IRQHandler+0xd98>)
 80029b2:	ed93 7a00 	vldr	s14, [r3]
 80029b6:	4b9d      	ldr	r3, [pc, #628]	; (8002c2c <TIM2_IRQHandler+0xdbc>)
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c0:	4b97      	ldr	r3, [pc, #604]	; (8002c20 <TIM2_IRQHandler+0xdb0>)
 80029c2:	edc3 7a00 	vstr	s15, [r3]
 80029c6:	e00a      	b.n	80029de <TIM2_IRQHandler+0xb6e>
  	  		  }
  	  		  else
  	  		  {
  	  			controlDeviation = referenceValue - current_IHB1;
 80029c8:	4b8f      	ldr	r3, [pc, #572]	; (8002c08 <TIM2_IRQHandler+0xd98>)
 80029ca:	ed93 7a00 	vldr	s14, [r3]
 80029ce:	4b98      	ldr	r3, [pc, #608]	; (8002c30 <TIM2_IRQHandler+0xdc0>)
 80029d0:	edd3 7a00 	vldr	s15, [r3]
 80029d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d8:	4b91      	ldr	r3, [pc, #580]	; (8002c20 <TIM2_IRQHandler+0xdb0>)
 80029da:	edc3 7a00 	vstr	s15, [r3]
  	  		  }
  	  		  controlValueOld = controlValue;	//save last output value
 80029de:	4b95      	ldr	r3, [pc, #596]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a95      	ldr	r2, [pc, #596]	; (8002c38 <TIM2_IRQHandler+0xdc8>)
 80029e4:	6013      	str	r3, [r2, #0]

  	  		  //equation of our controller to calculate the output value
  	  		  controlValue = controlValueOld + amplification * (controlDeviation - controlDeviationOld) + (amplification / timeConstant) * samplingTime * (controlDeviation + controlDeviationOld) / 2;
 80029e6:	4b8e      	ldr	r3, [pc, #568]	; (8002c20 <TIM2_IRQHandler+0xdb0>)
 80029e8:	ed93 7a00 	vldr	s14, [r3]
 80029ec:	4b8d      	ldr	r3, [pc, #564]	; (8002c24 <TIM2_IRQHandler+0xdb4>)
 80029ee:	edd3 7a00 	vldr	s15, [r3]
 80029f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029f6:	4b88      	ldr	r3, [pc, #544]	; (8002c18 <TIM2_IRQHandler+0xda8>)
 80029f8:	edd3 7a00 	vldr	s15, [r3]
 80029fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a00:	4b8d      	ldr	r3, [pc, #564]	; (8002c38 <TIM2_IRQHandler+0xdc8>)
 8002a02:	edd3 7a00 	vldr	s15, [r3]
 8002a06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a0a:	4b83      	ldr	r3, [pc, #524]	; (8002c18 <TIM2_IRQHandler+0xda8>)
 8002a0c:	ed93 6a00 	vldr	s12, [r3]
 8002a10:	4b7f      	ldr	r3, [pc, #508]	; (8002c10 <TIM2_IRQHandler+0xda0>)
 8002a12:	edd3 7a00 	vldr	s15, [r3]
 8002a16:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8002a1a:	4b88      	ldr	r3, [pc, #544]	; (8002c3c <TIM2_IRQHandler+0xdcc>)
 8002a1c:	edd3 7a00 	vldr	s15, [r3]
 8002a20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a24:	4b7e      	ldr	r3, [pc, #504]	; (8002c20 <TIM2_IRQHandler+0xdb0>)
 8002a26:	ed93 6a00 	vldr	s12, [r3]
 8002a2a:	4b7e      	ldr	r3, [pc, #504]	; (8002c24 <TIM2_IRQHandler+0xdb4>)
 8002a2c:	edd3 7a00 	vldr	s15, [r3]
 8002a30:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002a34:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a38:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002a3c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a44:	4b7b      	ldr	r3, [pc, #492]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a46:	edc3 7a00 	vstr	s15, [r3]
  	  		  //boundaries for the output value, limited by the voltage of the power supply
  	  		  if (controlValue > v_bridge_uf)
 8002a4a:	4b7a      	ldr	r3, [pc, #488]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a4c:	ed93 7a00 	vldr	s14, [r3]
 8002a50:	4b7b      	ldr	r3, [pc, #492]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002a52:	edd3 7a00 	vldr	s15, [r3]
 8002a56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5e:	dd04      	ble.n	8002a6a <TIM2_IRQHandler+0xbfa>
  	  		  {
  	  			  controlValue = v_bridge_uf;
 8002a60:	4b77      	ldr	r3, [pc, #476]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a73      	ldr	r2, [pc, #460]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	e014      	b.n	8002a94 <TIM2_IRQHandler+0xc24>
  	  		  }
  	  		  else if (controlValue < -v_bridge_uf)
 8002a6a:	4b75      	ldr	r3, [pc, #468]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002a6c:	edd3 7a00 	vldr	s15, [r3]
 8002a70:	eeb1 7a67 	vneg.f32	s14, s15
 8002a74:	4b6f      	ldr	r3, [pc, #444]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a82:	dd07      	ble.n	8002a94 <TIM2_IRQHandler+0xc24>
  	  		  {
  	  			  controlValue = -v_bridge_uf;
 8002a84:	4b6e      	ldr	r3, [pc, #440]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002a86:	edd3 7a00 	vldr	s15, [r3]
 8002a8a:	eef1 7a67 	vneg.f32	s15, s15
 8002a8e:	4b69      	ldr	r3, [pc, #420]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a90:	edc3 7a00 	vstr	s15, [r3]
  	  		  }
  	  		  //normalization of the output value to get a new duty cycle for the PWM signal
  	  		  controlValuePWM = maxDutyCycle *(controlValue +v_bridge_uf) / (2 * v_bridge_uf);
 8002a94:	4b67      	ldr	r3, [pc, #412]	; (8002c34 <TIM2_IRQHandler+0xdc4>)
 8002a96:	ed93 7a00 	vldr	s14, [r3]
 8002a9a:	4b69      	ldr	r3, [pc, #420]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	4b67      	ldr	r3, [pc, #412]	; (8002c44 <TIM2_IRQHandler+0xdd4>)
 8002aa6:	edd3 7a00 	vldr	s15, [r3]
 8002aaa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002aae:	4b64      	ldr	r3, [pc, #400]	; (8002c40 <TIM2_IRQHandler+0xdd0>)
 8002ab0:	edd3 7a00 	vldr	s15, [r3]
 8002ab4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002ab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002abc:	4b62      	ldr	r3, [pc, #392]	; (8002c48 <TIM2_IRQHandler+0xdd8>)
 8002abe:	edc3 7a00 	vstr	s15, [r3]


  	  		  if(false == rotationDirectionCW) 								//motor rotates counterclockwise
 8002ac2:	4b59      	ldr	r3, [pc, #356]	; (8002c28 <TIM2_IRQHandler+0xdb8>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	f083 0301 	eor.w	r3, r3, #1
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d044      	beq.n	8002b5a <TIM2_IRQHandler+0xcea>
  	  		  {
  	  						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,				//Adjusting x7_U as 0V
 8002ad0:	4b5e      	ldr	r3, [pc, #376]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	ee07 3a90 	vmov	s15, r3
 8002ad8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002adc:	4b5c      	ldr	r3, [pc, #368]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002ade:	edd3 7a00 	vldr	s15, [r3]
 8002ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002aea:	ed9f 6b45 	vldr	d6, [pc, #276]	; 8002c00 <TIM2_IRQHandler+0xd90>
 8002aee:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002af2:	4b58      	ldr	r3, [pc, #352]	; (8002c54 <TIM2_IRQHandler+0xde4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002afa:	ee17 2a90 	vmov	r2, s15
 8002afe:	635a      	str	r2, [r3, #52]	; 0x34
  	  								  rangeOfSineValues*pwmPeriodConversion*0.05);

  	  						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as the voltage_ref of DC Motor
 8002b00:	4b52      	ldr	r3, [pc, #328]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	ee07 3a90 	vmov	s15, r3
 8002b08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b0c:	4b50      	ldr	r3, [pc, #320]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002b0e:	edd3 7a00 	vldr	s15, [r3]
 8002b12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b16:	4b4c      	ldr	r3, [pc, #304]	; (8002c48 <TIM2_IRQHandler+0xdd8>)
 8002b18:	edd3 7a00 	vldr	s15, [r3]
 8002b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b20:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002b24:	4b49      	ldr	r3, [pc, #292]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	ee07 3a90 	vmov	s15, r3
 8002b2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b30:	4b47      	ldr	r3, [pc, #284]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002b32:	edd3 7a00 	vldr	s15, [r3]
 8002b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b3e:	ed9f 5b30 	vldr	d5, [pc, #192]	; 8002c00 <TIM2_IRQHandler+0xd90>
 8002b42:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002b46:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b4a:	4b42      	ldr	r3, [pc, #264]	; (8002c54 <TIM2_IRQHandler+0xde4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002b52:	ee17 2a90 	vmov	r2, s15
 8002b56:	639a      	str	r2, [r3, #56]	; 0x38
  	  								+(rangeOfSineValues*pwmPeriodConversion*0.05));

  	  						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as 0V
  	  								  rangeOfSineValues*pwmPeriodConversion*0.05);
  	  		  }
  	  		  break;
 8002b58:	e045      	b.n	8002be6 <TIM2_IRQHandler+0xd76>
  	  						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,				//Adjusting x7_U as the voltage_ref of DC Motor
 8002b5a:	4b3c      	ldr	r3, [pc, #240]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b66:	4b3a      	ldr	r3, [pc, #232]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002b68:	edd3 7a00 	vldr	s15, [r3]
 8002b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <TIM2_IRQHandler+0xdd8>)
 8002b72:	edd3 7a00 	vldr	s15, [r3]
 8002b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b7a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002b7e:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	ee07 3a90 	vmov	s15, r3
 8002b86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b8a:	4b31      	ldr	r3, [pc, #196]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002b8c:	edd3 7a00 	vldr	s15, [r3]
 8002b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b98:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8002c00 <TIM2_IRQHandler+0xd90>
 8002b9c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002ba0:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002ba4:	4b2b      	ldr	r3, [pc, #172]	; (8002c54 <TIM2_IRQHandler+0xde4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002bac:	ee17 2a90 	vmov	r2, s15
 8002bb0:	635a      	str	r2, [r3, #52]	; 0x34
  	  						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,				//Adjusting x7_V as 0V
 8002bb2:	4b26      	ldr	r3, [pc, #152]	; (8002c4c <TIM2_IRQHandler+0xddc>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bbe:	4b24      	ldr	r3, [pc, #144]	; (8002c50 <TIM2_IRQHandler+0xde0>)
 8002bc0:	edd3 7a00 	vldr	s15, [r3]
 8002bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bcc:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8002c00 <TIM2_IRQHandler+0xd90>
 8002bd0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002bd4:	4b1f      	ldr	r3, [pc, #124]	; (8002c54 <TIM2_IRQHandler+0xde4>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002bdc:	ee17 2a90 	vmov	r2, s15
 8002be0:	639a      	str	r2, [r3, #56]	; 0x38
  	  		  break;
 8002be2:	e000      	b.n	8002be6 <TIM2_IRQHandler+0xd76>
			  break;
 8002be4:	bf00      	nop
  	  	  }

      }

  	  HAL_GPIO_WritePin(Test_pulse_GPIO_Port, Test_pulse_Pin, 0);//turn off PE4
 8002be6:	2200      	movs	r2, #0
 8002be8:	2120      	movs	r1, #32
 8002bea:	481b      	ldr	r0, [pc, #108]	; (8002c58 <TIM2_IRQHandler+0xde8>)
 8002bec:	f002 fa6a 	bl	80050c4 <HAL_GPIO_WritePin>
  	  HAL_IWDG_Refresh(&hiwdg1); //refresh the watchdog
 8002bf0:	481a      	ldr	r0, [pc, #104]	; (8002c5c <TIM2_IRQHandler+0xdec>)
 8002bf2:	f002 faeb 	bl	80051cc <HAL_IWDG_Refresh>
  /* USER CODE END TIM2_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	9999999a 	.word	0x9999999a
 8002c04:	3fa99999 	.word	0x3fa99999
 8002c08:	2400389c 	.word	0x2400389c
 8002c0c:	3f19999a 	.word	0x3f19999a
 8002c10:	240043ac 	.word	0x240043ac
 8002c14:	3cf5c28f 	.word	0x3cf5c28f
 8002c18:	240043b0 	.word	0x240043b0
 8002c1c:	3f3ae148 	.word	0x3f3ae148
 8002c20:	240043bc 	.word	0x240043bc
 8002c24:	240043c0 	.word	0x240043c0
 8002c28:	24003e94 	.word	0x24003e94
 8002c2c:	24003eb4 	.word	0x24003eb4
 8002c30:	24003eb0 	.word	0x24003eb0
 8002c34:	240043c4 	.word	0x240043c4
 8002c38:	240043c8 	.word	0x240043c8
 8002c3c:	24003898 	.word	0x24003898
 8002c40:	24000004 	.word	0x24000004
 8002c44:	240038a0 	.word	0x240038a0
 8002c48:	240043cc 	.word	0x240043cc
 8002c4c:	08011b58 	.word	0x08011b58
 8002c50:	2400003c 	.word	0x2400003c
 8002c54:	24003d18 	.word	0x24003d18
 8002c58:	58021000 	.word	0x58021000
 8002c5c:	24003c80 	.word	0x24003c80

08002c60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c64:	481a      	ldr	r0, [pc, #104]	; (8002cd0 <TIM3_IRQHandler+0x70>)
 8002c66:	f006 ffc7 	bl	8009bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  if(startInc == 0)	//first value of the incremental encoder
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <TIM3_IRQHandler+0x74>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d105      	bne.n	8002c7e <TIM3_IRQHandler+0x1e>
  {
	  startInc = TIM5 -> CNT;
 8002c72:	4b19      	ldr	r3, [pc, #100]	; (8002cd8 <TIM3_IRQHandler+0x78>)
 8002c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b16      	ldr	r3, [pc, #88]	; (8002cd4 <TIM3_IRQHandler+0x74>)
 8002c7a:	601a      	str	r2, [r3, #0]
	  actInc = TIM5 -> CNT;	//actual value of the encoder
	  rotVelo = (actInc - startInc) / totalIncrement * secToMin / period; //calculation of the rotation velocity in rotations per minute
	  startInc = actInc;	//setting the actual number of increments as the last number of increments
  }
  /* USER CODE END TIM3_IRQn 1 */
}
 8002c7c:	e026      	b.n	8002ccc <TIM3_IRQHandler+0x6c>
	  actInc = TIM5 -> CNT;	//actual value of the encoder
 8002c7e:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <TIM3_IRQHandler+0x78>)
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	461a      	mov	r2, r3
 8002c84:	4b15      	ldr	r3, [pc, #84]	; (8002cdc <TIM3_IRQHandler+0x7c>)
 8002c86:	601a      	str	r2, [r3, #0]
	  rotVelo = (actInc - startInc) / totalIncrement * secToMin / period; //calculation of the rotation velocity in rotations per minute
 8002c88:	4b14      	ldr	r3, [pc, #80]	; (8002cdc <TIM3_IRQHandler+0x7c>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <TIM3_IRQHandler+0x74>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	ee07 3a90 	vmov	s15, r3
 8002c96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <TIM3_IRQHandler+0x80>)
 8002c9c:	edd3 7a00 	vldr	s15, [r3]
 8002ca0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <TIM3_IRQHandler+0x84>)
 8002ca6:	edd3 7a00 	vldr	s15, [r3]
 8002caa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002cae:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <TIM3_IRQHandler+0x88>)
 8002cb0:	ed93 7a00 	vldr	s14, [r3]
 8002cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cbc:	ee17 2a90 	vmov	r2, s15
 8002cc0:	4b0a      	ldr	r3, [pc, #40]	; (8002cec <TIM3_IRQHandler+0x8c>)
 8002cc2:	601a      	str	r2, [r3, #0]
	  startInc = actInc;	//setting the actual number of increments as the last number of increments
 8002cc4:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <TIM3_IRQHandler+0x7c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a02      	ldr	r2, [pc, #8]	; (8002cd4 <TIM3_IRQHandler+0x74>)
 8002cca:	6013      	str	r3, [r2, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	24003db0 	.word	0x24003db0
 8002cd4:	240043a4 	.word	0x240043a4
 8002cd8:	40000c00 	.word	0x40000c00
 8002cdc:	240043a8 	.word	0x240043a8
 8002ce0:	24003890 	.word	0x24003890
 8002ce4:	24003894 	.word	0x24003894
 8002ce8:	2400388c 	.word	0x2400388c
 8002cec:	2400437c 	.word	0x2400437c

08002cf0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002cf0:	b5b0      	push	{r4, r5, r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002cf4:	4882      	ldr	r0, [pc, #520]	; (8002f00 <TIM4_IRQHandler+0x210>)
 8002cf6:	f006 ff7f 	bl	8009bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  dipPositionPrevious = dipPositionCurrent;
 8002cfa:	4b82      	ldr	r3, [pc, #520]	; (8002f04 <TIM4_IRQHandler+0x214>)
 8002cfc:	781a      	ldrb	r2, [r3, #0]
 8002cfe:	4b82      	ldr	r3, [pc, #520]	; (8002f08 <TIM4_IRQHandler+0x218>)
 8002d00:	701a      	strb	r2, [r3, #0]
  dipPositionCurrent = 		HAL_GPIO_ReadPin(DIPSW1_GPIO_Port, DIPSW1_Pin)   +
 8002d02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d06:	4881      	ldr	r0, [pc, #516]	; (8002f0c <TIM4_IRQHandler+0x21c>)
 8002d08:	f002 f9c4 	bl	8005094 <HAL_GPIO_ReadPin>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	461d      	mov	r5, r3
		  	  	  	  	    HAL_GPIO_ReadPin(DIPSW2_GPIO_Port, DIPSW2_Pin)*2 +
						    HAL_GPIO_ReadPin(DIPSW3_GPIO_Port, DIPSW3_Pin)*4 +
 8002d10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d14:	487d      	ldr	r0, [pc, #500]	; (8002f0c <TIM4_IRQHandler+0x21c>)
 8002d16:	f002 f9bd 	bl	8005094 <HAL_GPIO_ReadPin>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461c      	mov	r4, r3
							HAL_GPIO_ReadPin(DIPSW4_GPIO_Port, DIPSW4_Pin)*8;
 8002d1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d22:	487a      	ldr	r0, [pc, #488]	; (8002f0c <TIM4_IRQHandler+0x21c>)
 8002d24:	f002 f9b6 	bl	8005094 <HAL_GPIO_ReadPin>
 8002d28:	4603      	mov	r3, r0
						    HAL_GPIO_ReadPin(DIPSW3_GPIO_Port, DIPSW3_Pin)*4 +
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	4423      	add	r3, r4
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	b2dc      	uxtb	r4, r3
		  	  	  	  	    HAL_GPIO_ReadPin(DIPSW2_GPIO_Port, DIPSW2_Pin)*2 +
 8002d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d3a:	4874      	ldr	r0, [pc, #464]	; (8002f0c <TIM4_IRQHandler+0x21c>)
 8002d3c:	f002 f9aa 	bl	8005094 <HAL_GPIO_ReadPin>
 8002d40:	4603      	mov	r3, r0
						    HAL_GPIO_ReadPin(DIPSW3_GPIO_Port, DIPSW3_Pin)*4 +
 8002d42:	4423      	add	r3, r4
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	442b      	add	r3, r5
 8002d4c:	b2da      	uxtb	r2, r3
  dipPositionCurrent = 		HAL_GPIO_ReadPin(DIPSW1_GPIO_Port, DIPSW1_Pin)   +
 8002d4e:	4b6d      	ldr	r3, [pc, #436]	; (8002f04 <TIM4_IRQHandler+0x214>)
 8002d50:	701a      	strb	r2, [r3, #0]
  if(no_Error == error)
 8002d52:	4b6f      	ldr	r3, [pc, #444]	; (8002f10 <TIM4_IRQHandler+0x220>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d132      	bne.n	8002dc0 <TIM4_IRQHandler+0xd0>
  {
	if(dipPositionCurrent != dipPositionPrevious)
 8002d5a:	4b6a      	ldr	r3, [pc, #424]	; (8002f04 <TIM4_IRQHandler+0x214>)
 8002d5c:	781a      	ldrb	r2, [r3, #0]
 8002d5e:	4b6a      	ldr	r3, [pc, #424]	; (8002f08 <TIM4_IRQHandler+0x218>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d079      	beq.n	8002e5a <TIM4_IRQHandler+0x16a>
	  {
		  switch (dipPositionCurrent)
 8002d66:	4b67      	ldr	r3, [pc, #412]	; (8002f04 <TIM4_IRQHandler+0x214>)
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d876      	bhi.n	8002e5c <TIM4_IRQHandler+0x16c>
 8002d6e:	a201      	add	r2, pc, #4	; (adr r2, 8002d74 <TIM4_IRQHandler+0x84>)
 8002d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d74:	08002d99 	.word	0x08002d99
 8002d78:	08002da1 	.word	0x08002da1
 8002d7c:	08002da9 	.word	0x08002da9
 8002d80:	08002db1 	.word	0x08002db1
 8002d84:	08002e5d 	.word	0x08002e5d
 8002d88:	08002e5d 	.word	0x08002e5d
 8002d8c:	08002e5d 	.word	0x08002e5d
 8002d90:	08002e5d 	.word	0x08002e5d
 8002d94:	08002db9 	.word	0x08002db9
		  {
			  case 0:
			  {
				  operationMode = turnOff;
 8002d98:	4b5e      	ldr	r3, [pc, #376]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
				  break;
 8002d9e:	e05d      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
			  }
			  case 1:
			  {
				  operationMode = start_threePhaseMode;
 8002da0:	4b5c      	ldr	r3, [pc, #368]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002da2:	2201      	movs	r2, #1
 8002da4:	701a      	strb	r2, [r3, #0]
				  break;
 8002da6:	e059      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
			  }
			  case 2:
			  {
				  operationMode = start_DCMode;
 8002da8:	4b5a      	ldr	r3, [pc, #360]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002daa:	2202      	movs	r2, #2
 8002dac:	701a      	strb	r2, [r3, #0]
				  break;
 8002dae:	e055      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
			  }
			  case 3:
			  {
				  operationMode = start_calibrateADC;
 8002db0:	4b58      	ldr	r3, [pc, #352]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002db2:	2203      	movs	r2, #3
 8002db4:	701a      	strb	r2, [r3, #0]
				  break;
 8002db6:	e051      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
			  }
			  case 8:
			  {
				  operationMode = start_control;
 8002db8:	4b56      	ldr	r3, [pc, #344]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002dba:	2208      	movs	r2, #8
 8002dbc:	701a      	strb	r2, [r3, #0]
				  break;
 8002dbe:	e04d      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
		  }
	  }
  }
  else
  {
	  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 0);
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dc6:	4854      	ldr	r0, [pc, #336]	; (8002f18 <TIM4_IRQHandler+0x228>)
 8002dc8:	f002 f97c 	bl	80050c4 <HAL_GPIO_WritePin>
	  switch(error)
 8002dcc:	4b50      	ldr	r3, [pc, #320]	; (8002f10 <TIM4_IRQHandler+0x220>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d822      	bhi.n	8002e1c <TIM4_IRQHandler+0x12c>
 8002dd6:	a201      	add	r2, pc, #4	; (adr r2, 8002ddc <TIM4_IRQHandler+0xec>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002ded 	.word	0x08002ded
 8002de0:	08002df9 	.word	0x08002df9
 8002de4:	08002e05 	.word	0x08002e05
 8002de8:	08002e11 	.word	0x08002e11
	  {
		  case invalidValues_Error://one of the entered variables lies outside the permitted range of values
		  {
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8002dec:	2201      	movs	r2, #1
 8002dee:	2101      	movs	r1, #1
 8002df0:	484a      	ldr	r0, [pc, #296]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002df2:	f002 f967 	bl	80050c4 <HAL_GPIO_WritePin>
			  break;
 8002df6:	e011      	b.n	8002e1c <TIM4_IRQHandler+0x12c>
		  }
		  case overcurrent_Error://too high current
		  {
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8002df8:	2201      	movs	r2, #1
 8002dfa:	2102      	movs	r1, #2
 8002dfc:	4847      	ldr	r0, [pc, #284]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002dfe:	f002 f961 	bl	80050c4 <HAL_GPIO_WritePin>
			  break;
 8002e02:	e00b      	b.n	8002e1c <TIM4_IRQHandler+0x12c>
		  }
		  case watchdog_Error://watchdog of TIM2
		  {
			  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 8002e04:	2201      	movs	r2, #1
 8002e06:	2104      	movs	r1, #4
 8002e08:	4844      	ldr	r0, [pc, #272]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e0a:	f002 f95b 	bl	80050c4 <HAL_GPIO_WritePin>
			  break;
 8002e0e:	e005      	b.n	8002e1c <TIM4_IRQHandler+0x12c>
		  }
		  case opticalFiber_Error://The optical fibers aren't correctly connected
		  {
			  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 8002e10:	2201      	movs	r2, #1
 8002e12:	2108      	movs	r1, #8
 8002e14:	4841      	ldr	r0, [pc, #260]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e16:	f002 f955 	bl	80050c4 <HAL_GPIO_WritePin>
			  break;
 8002e1a:	bf00      	nop
		  }
	  }
	  if(0 == dipPositionCurrent)//acknowledge the error message
 8002e1c:	4b39      	ldr	r3, [pc, #228]	; (8002f04 <TIM4_IRQHandler+0x214>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d11b      	bne.n	8002e5c <TIM4_IRQHandler+0x16c>
	  {
		  error = no_Error;
 8002e24:	4b3a      	ldr	r3, [pc, #232]	; (8002f10 <TIM4_IRQHandler+0x220>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	483b      	ldr	r0, [pc, #236]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e30:	f002 f948 	bl	80050c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8002e34:	2200      	movs	r2, #0
 8002e36:	2102      	movs	r1, #2
 8002e38:	4838      	ldr	r0, [pc, #224]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e3a:	f002 f943 	bl	80050c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2104      	movs	r1, #4
 8002e42:	4836      	ldr	r0, [pc, #216]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e44:	f002 f93e 	bl	80050c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2108      	movs	r1, #8
 8002e4c:	4833      	ldr	r0, [pc, #204]	; (8002f1c <TIM4_IRQHandler+0x22c>)
 8002e4e:	f002 f939 	bl	80050c4 <HAL_GPIO_WritePin>
		  operationMode = turnOff;
 8002e52:	4b30      	ldr	r3, [pc, #192]	; (8002f14 <TIM4_IRQHandler+0x224>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	701a      	strb	r2, [r3, #0]
 8002e58:	e000      	b.n	8002e5c <TIM4_IRQHandler+0x16c>
	  }
 8002e5a:	bf00      	nop
	  }
  }
//  checking if all user values are in permitted range
  if((voltage_ref > maxTensionRelationship* v_bridge_uf)
 8002e5c:	4b30      	ldr	r3, [pc, #192]	; (8002f20 <TIM4_IRQHandler+0x230>)
 8002e5e:	ed93 7a00 	vldr	s14, [r3]
 8002e62:	4b30      	ldr	r3, [pc, #192]	; (8002f24 <TIM4_IRQHandler+0x234>)
 8002e64:	edd3 7a00 	vldr	s15, [r3]
 8002e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e6c:	4b2e      	ldr	r3, [pc, #184]	; (8002f28 <TIM4_IRQHandler+0x238>)
 8002e6e:	edd3 7a00 	vldr	s15, [r3]
 8002e72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	d435      	bmi.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(v_bridge_uf <  10)
 8002e7c:	4b29      	ldr	r3, [pc, #164]	; (8002f24 <TIM4_IRQHandler+0x234>)
 8002e7e:	edd3 7a00 	vldr	s15, [r3]
 8002e82:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	d42b      	bmi.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(v_bridge_uf > 60)
 8002e90:	4b24      	ldr	r3, [pc, #144]	; (8002f24 <TIM4_IRQHandler+0x234>)
 8002e92:	edd3 7a00 	vldr	s15, [r3]
 8002e96:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002f2c <TIM4_IRQHandler+0x23c>
 8002e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea2:	dc21      	bgt.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(frequency <-200  )
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <TIM4_IRQHandler+0x240>)
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002f34 <TIM4_IRQHandler+0x244>
 8002eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb6:	d417      	bmi.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(frequency > 200  )
 8002eb8:	4b1d      	ldr	r3, [pc, #116]	; (8002f30 <TIM4_IRQHandler+0x240>)
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002f38 <TIM4_IRQHandler+0x248>
 8002ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eca:	dc0d      	bgt.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(overCurrentThreshold > 15)//square(2)*10+noise
 8002ecc:	4b1b      	ldr	r3, [pc, #108]	; (8002f3c <TIM4_IRQHandler+0x24c>)
 8002ece:	edd3 7a00 	vldr	s15, [r3]
 8002ed2:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002ed6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ede:	dc03      	bgt.n	8002ee8 <TIM4_IRQHandler+0x1f8>
   ||(numberOfAveragedValues > 100))
 8002ee0:	4b17      	ldr	r3, [pc, #92]	; (8002f40 <TIM4_IRQHandler+0x250>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b64      	cmp	r3, #100	; 0x64
 8002ee6:	d908      	bls.n	8002efa <TIM4_IRQHandler+0x20a>
  {
	  HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 0); //disable bridge
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002eee:	480a      	ldr	r0, [pc, #40]	; (8002f18 <TIM4_IRQHandler+0x228>)
 8002ef0:	f002 f8e8 	bl	80050c4 <HAL_GPIO_WritePin>
	  error = invalidValues_Error;
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <TIM4_IRQHandler+0x220>)
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE END TIM4_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	bdb0      	pop	{r4, r5, r7, pc}
 8002efe:	bf00      	nop
 8002f00:	24003dfc 	.word	0x24003dfc
 8002f04:	24004381 	.word	0x24004381
 8002f08:	24004380 	.word	0x24004380
 8002f0c:	58022000 	.word	0x58022000
 8002f10:	24003ec0 	.word	0x24003ec0
 8002f14:	24004382 	.word	0x24004382
 8002f18:	58021000 	.word	0x58021000
 8002f1c:	58021400 	.word	0x58021400
 8002f20:	24000018 	.word	0x24000018
 8002f24:	24000004 	.word	0x24000004
 8002f28:	24000008 	.word	0x24000008
 8002f2c:	42700000 	.word	0x42700000
 8002f30:	24000000 	.word	0x24000000
 8002f34:	c3480000 	.word	0xc3480000
 8002f38:	43480000 	.word	0x43480000
 8002f3c:	08011b4c 	.word	0x08011b4c
 8002f40:	24000014 	.word	0x24000014

08002f44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002f48:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f4c:	f002 f8d3 	bl	80050f6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002f50:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f54:	f002 f8cf 	bl	80050f6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f58:	bf00      	nop
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002f60:	4802      	ldr	r0, [pc, #8]	; (8002f6c <TIM5_IRQHandler+0x10>)
 8002f62:	f006 fe49 	bl	8009bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	24003e48 	.word	0x24003e48

08002f70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002f74:	4802      	ldr	r0, [pc, #8]	; (8002f80 <OTG_FS_IRQHandler+0x10>)
 8002f76:	f002 fa90 	bl	800549a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	24006128 	.word	0x24006128

08002f84 <DMA1_Stream0_IRQHandler>:

/* USER CODE BEGIN 1 */

void DMA1_Stream0_IRQHandler (void)									// DMA RX
 {
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
 DMA1->LIFCR = DMA_LIFCR_CTCIF0;									// clear DMA stream complete interrupt
 8002f88:	4b08      	ldr	r3, [pc, #32]	; (8002fac <DMA1_Stream0_IRQHandler+0x28>)
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	609a      	str	r2, [r3, #8]
 DMA1_Stream0->M0AR = (uint32_t)(&(buffer[0][0]));					// this when NDTR = 300 (buffer 100 * sequences 3)
 8002f8e:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <DMA1_Stream0_IRQHandler+0x2c>)
 8002f90:	4a08      	ldr	r2, [pc, #32]	; (8002fb4 <DMA1_Stream0_IRQHandler+0x30>)
 8002f92:	60da      	str	r2, [r3, #12]
 DMA1_Stream0->CR |= DMA_SxCR_EN;
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <DMA1_Stream0_IRQHandler+0x2c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a05      	ldr	r2, [pc, #20]	; (8002fb0 <DMA1_Stream0_IRQHandler+0x2c>)
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	6013      	str	r3, [r2, #0]
 }
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40020000 	.word	0x40020000
 8002fb0:	40020010 	.word	0x40020010
 8002fb4:	24003ecc 	.word	0x24003ecc

08002fb8 <ADC_IRQHandler>:
//the modules U16, U17 and U18 (MCR1101-50-3) measure the three currents that flow into the motor (range of possible measured values: -20V to 20V).
//Proportional to the flowing current, each module generates a tension in the range from 0.33V to 2.97V.
//The ADC_IRQHandler is reading out this tension from the pins: PA4(IHB1_UC), PA6(IHB2_UC), PC4(IHB3_UC) and makes an AD conversion
//Than the digits get converted to the actual current values.
//If the current exceeds the "overCurrentThreshold" (max. 10A) the bridge gets disabled.
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
//		    bufferFlag = 0;
//		}
//	}
	//HAL_GPIO_WritePin(Test_pulse_GPIO_Port, Test_pulse_Pin, 0);

	if (ADC1->ISR & ADC_ISR_AWD1) //Analog Watchdog, if overCurrentThreshold is reached
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <ADC_IRQHandler+0x34>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00e      	beq.n	8002fe6 <ADC_IRQHandler+0x2e>
	  {
		ADC1->ISR |= ADC_ISR_AWD1;										// clear by writing 1
 8002fc8:	4b08      	ldr	r3, [pc, #32]	; (8002fec <ADC_IRQHandler+0x34>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a07      	ldr	r2, [pc, #28]	; (8002fec <ADC_IRQHandler+0x34>)
 8002fce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fd2:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(EN_BRUECKE_1_GPIO_Port, EN_BRUECKE_1_Pin, 0); //the bridge gets disabled
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fda:	4805      	ldr	r0, [pc, #20]	; (8002ff0 <ADC_IRQHandler+0x38>)
 8002fdc:	f002 f872 	bl	80050c4 <HAL_GPIO_WritePin>
		error = overcurrent_Error;
 8002fe0:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <ADC_IRQHandler+0x3c>)
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	701a      	strb	r2, [r3, #0]
	  }
}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40022000 	.word	0x40022000
 8002ff0:	58021000 	.word	0x58021000
 8002ff4:	24003ec0 	.word	0x24003ec0

08002ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
	return 1;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <_kill>:

int _kill(int pid, int sig)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003012:	f00b fc39 	bl	800e888 <__errno>
 8003016:	4603      	mov	r3, r0
 8003018:	2216      	movs	r2, #22
 800301a:	601a      	str	r2, [r3, #0]
	return -1;
 800301c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <_exit>:

void _exit (int status)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003030:	f04f 31ff 	mov.w	r1, #4294967295
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f7ff ffe7 	bl	8003008 <_kill>
	while (1) {}		/* Make sure we hang here */
 800303a:	e7fe      	b.n	800303a <_exit+0x12>

0800303c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003048:	2300      	movs	r3, #0
 800304a:	617b      	str	r3, [r7, #20]
 800304c:	e00a      	b.n	8003064 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800304e:	f3af 8000 	nop.w
 8003052:	4601      	mov	r1, r0
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	60ba      	str	r2, [r7, #8]
 800305a:	b2ca      	uxtb	r2, r1
 800305c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	3301      	adds	r3, #1
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	429a      	cmp	r2, r3
 800306a:	dbf0      	blt.n	800304e <_read+0x12>
	}

return len;
 800306c:	687b      	ldr	r3, [r7, #4]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b086      	sub	sp, #24
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003082:	2300      	movs	r3, #0
 8003084:	617b      	str	r3, [r7, #20]
 8003086:	e009      	b.n	800309c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	60ba      	str	r2, [r7, #8]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3301      	adds	r3, #1
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	dbf1      	blt.n	8003088 <_write+0x12>
	}
	return len;
 80030a4:	687b      	ldr	r3, [r7, #4]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <_close>:

int _close(int file)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
	return -1;
 80030b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
 80030ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030d6:	605a      	str	r2, [r3, #4]
	return 0;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <_isatty>:

int _isatty(int file)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
	return 1;
 80030ee:	2301      	movs	r3, #1
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
	return 0;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
	...

08003118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003120:	4a14      	ldr	r2, [pc, #80]	; (8003174 <_sbrk+0x5c>)
 8003122:	4b15      	ldr	r3, [pc, #84]	; (8003178 <_sbrk+0x60>)
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800312c:	4b13      	ldr	r3, [pc, #76]	; (800317c <_sbrk+0x64>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d102      	bne.n	800313a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003134:	4b11      	ldr	r3, [pc, #68]	; (800317c <_sbrk+0x64>)
 8003136:	4a12      	ldr	r2, [pc, #72]	; (8003180 <_sbrk+0x68>)
 8003138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800313a:	4b10      	ldr	r3, [pc, #64]	; (800317c <_sbrk+0x64>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	429a      	cmp	r2, r3
 8003146:	d207      	bcs.n	8003158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003148:	f00b fb9e 	bl	800e888 <__errno>
 800314c:	4603      	mov	r3, r0
 800314e:	220c      	movs	r2, #12
 8003150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003152:	f04f 33ff 	mov.w	r3, #4294967295
 8003156:	e009      	b.n	800316c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003158:	4b08      	ldr	r3, [pc, #32]	; (800317c <_sbrk+0x64>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800315e:	4b07      	ldr	r3, [pc, #28]	; (800317c <_sbrk+0x64>)
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4413      	add	r3, r2
 8003166:	4a05      	ldr	r2, [pc, #20]	; (800317c <_sbrk+0x64>)
 8003168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800316a:	68fb      	ldr	r3, [r7, #12]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3718      	adds	r7, #24
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	24080000 	.word	0x24080000
 8003178:	00000400 	.word	0x00000400
 800317c:	240043d0 	.word	0x240043d0
 8003180:	24006540 	.word	0x24006540

08003184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003188:	4b39      	ldr	r3, [pc, #228]	; (8003270 <SystemInit+0xec>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800318e:	4a38      	ldr	r2, [pc, #224]	; (8003270 <SystemInit+0xec>)
 8003190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003198:	4b36      	ldr	r3, [pc, #216]	; (8003274 <SystemInit+0xf0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	2b06      	cmp	r3, #6
 80031a2:	d807      	bhi.n	80031b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80031a4:	4b33      	ldr	r3, [pc, #204]	; (8003274 <SystemInit+0xf0>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f023 030f 	bic.w	r3, r3, #15
 80031ac:	4a31      	ldr	r2, [pc, #196]	; (8003274 <SystemInit+0xf0>)
 80031ae:	f043 0307 	orr.w	r3, r3, #7
 80031b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80031b4:	4b30      	ldr	r3, [pc, #192]	; (8003278 <SystemInit+0xf4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a2f      	ldr	r2, [pc, #188]	; (8003278 <SystemInit+0xf4>)
 80031ba:	f043 0301 	orr.w	r3, r3, #1
 80031be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80031c0:	4b2d      	ldr	r3, [pc, #180]	; (8003278 <SystemInit+0xf4>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80031c6:	4b2c      	ldr	r3, [pc, #176]	; (8003278 <SystemInit+0xf4>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	492b      	ldr	r1, [pc, #172]	; (8003278 <SystemInit+0xf4>)
 80031cc:	4b2b      	ldr	r3, [pc, #172]	; (800327c <SystemInit+0xf8>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80031d2:	4b28      	ldr	r3, [pc, #160]	; (8003274 <SystemInit+0xf0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80031de:	4b25      	ldr	r3, [pc, #148]	; (8003274 <SystemInit+0xf0>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 030f 	bic.w	r3, r3, #15
 80031e6:	4a23      	ldr	r2, [pc, #140]	; (8003274 <SystemInit+0xf0>)
 80031e8:	f043 0307 	orr.w	r3, r3, #7
 80031ec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80031ee:	4b22      	ldr	r3, [pc, #136]	; (8003278 <SystemInit+0xf4>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80031f4:	4b20      	ldr	r3, [pc, #128]	; (8003278 <SystemInit+0xf4>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80031fa:	4b1f      	ldr	r3, [pc, #124]	; (8003278 <SystemInit+0xf4>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003200:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <SystemInit+0xf4>)
 8003202:	4a1f      	ldr	r2, [pc, #124]	; (8003280 <SystemInit+0xfc>)
 8003204:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003206:	4b1c      	ldr	r3, [pc, #112]	; (8003278 <SystemInit+0xf4>)
 8003208:	4a1e      	ldr	r2, [pc, #120]	; (8003284 <SystemInit+0x100>)
 800320a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800320c:	4b1a      	ldr	r3, [pc, #104]	; (8003278 <SystemInit+0xf4>)
 800320e:	4a1e      	ldr	r2, [pc, #120]	; (8003288 <SystemInit+0x104>)
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003212:	4b19      	ldr	r3, [pc, #100]	; (8003278 <SystemInit+0xf4>)
 8003214:	2200      	movs	r2, #0
 8003216:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <SystemInit+0xf4>)
 800321a:	4a1b      	ldr	r2, [pc, #108]	; (8003288 <SystemInit+0x104>)
 800321c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800321e:	4b16      	ldr	r3, [pc, #88]	; (8003278 <SystemInit+0xf4>)
 8003220:	2200      	movs	r2, #0
 8003222:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003224:	4b14      	ldr	r3, [pc, #80]	; (8003278 <SystemInit+0xf4>)
 8003226:	4a18      	ldr	r2, [pc, #96]	; (8003288 <SystemInit+0x104>)
 8003228:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800322a:	4b13      	ldr	r3, [pc, #76]	; (8003278 <SystemInit+0xf4>)
 800322c:	2200      	movs	r2, #0
 800322e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003230:	4b11      	ldr	r3, [pc, #68]	; (8003278 <SystemInit+0xf4>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a10      	ldr	r2, [pc, #64]	; (8003278 <SystemInit+0xf4>)
 8003236:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800323a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800323c:	4b0e      	ldr	r3, [pc, #56]	; (8003278 <SystemInit+0xf4>)
 800323e:	2200      	movs	r2, #0
 8003240:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <SystemInit+0x108>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	4b12      	ldr	r3, [pc, #72]	; (8003290 <SystemInit+0x10c>)
 8003248:	4013      	ands	r3, r2
 800324a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800324e:	d202      	bcs.n	8003256 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003250:	4b10      	ldr	r3, [pc, #64]	; (8003294 <SystemInit+0x110>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003256:	4b10      	ldr	r3, [pc, #64]	; (8003298 <SystemInit+0x114>)
 8003258:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800325c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800325e:	4b04      	ldr	r3, [pc, #16]	; (8003270 <SystemInit+0xec>)
 8003260:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003264:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	e000ed00 	.word	0xe000ed00
 8003274:	52002000 	.word	0x52002000
 8003278:	58024400 	.word	0x58024400
 800327c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003280:	02020200 	.word	0x02020200
 8003284:	01ff0000 	.word	0x01ff0000
 8003288:	01010280 	.word	0x01010280
 800328c:	5c001000 	.word	0x5c001000
 8003290:	ffff0000 	.word	0xffff0000
 8003294:	51008108 	.word	0x51008108
 8003298:	52004000 	.word	0x52004000

0800329c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800329c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032d4 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80032a0:	f7ff ff70 	bl	8003184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80032a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80032a6:	e003      	b.n	80032b0 <LoopCopyDataInit>

080032a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80032a8:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80032aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80032ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80032ae:	3104      	adds	r1, #4

080032b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80032b0:	480a      	ldr	r0, [pc, #40]	; (80032dc <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80032b2:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80032b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80032b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80032b8:	d3f6      	bcc.n	80032a8 <CopyDataInit>
  ldr  r2, =_sbss
 80032ba:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80032bc:	e002      	b.n	80032c4 <LoopFillZerobss>

080032be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80032be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80032c0:	f842 3b04 	str.w	r3, [r2], #4

080032c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80032c4:	4b08      	ldr	r3, [pc, #32]	; (80032e8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80032c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80032c8:	d3f9      	bcc.n	80032be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ca:	f00b fae3 	bl	800e894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032ce:	f7fd fd2b 	bl	8000d28 <main>
  bx  lr    
 80032d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032d4:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80032d8:	08012110 	.word	0x08012110
  ldr  r0, =_sdata
 80032dc:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80032e0:	24003c00 	.word	0x24003c00
  ldr  r2, =_sbss
 80032e4:	24003c00 	.word	0x24003c00
  ldr  r3, = _ebss
 80032e8:	24006540 	.word	0x24006540

080032ec <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032ec:	e7fe      	b.n	80032ec <ADC3_IRQHandler>

080032ee <is_receive_complete>:
uint8_t buffer1status = 1;	//
uint8_t buffer0[BUFFERSIZE];
uint8_t buffer1[BUFFERSIZE];

uint8_t is_receive_complete()
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	af00      	add	r7, sp, #0
	return CDC_Receive_Complete_FS();
 80032f2:	f00a fe8d 	bl	800e010 <CDC_Receive_Complete_FS>
 80032f6:	4603      	mov	r3, r0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	bd80      	pop	{r7, pc}

080032fc <is_transmit_complete>:

uint8_t is_transmit_complete()
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
	return CDC_Transmit_Complete_FS();
 8003300:	f00a fe92 	bl	800e028 <CDC_Transmit_Complete_FS>
 8003304:	4603      	mov	r3, r0
}
 8003306:	4618      	mov	r0, r3
 8003308:	bd80      	pop	{r7, pc}

0800330a <get_receive_message>:
 *
 * @param Buffer
 * @param size
 */
void get_receive_message(uint8_t *Buffer, uint32_t size)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	6039      	str	r1, [r7, #0]
	if(is_receive_complete() != 0) {
 8003314:	f7ff ffeb 	bl	80032ee <is_receive_complete>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d01e      	beq.n	800335c <get_receive_message+0x52>
		if(size > CDC_RX_BUFFER_SIZE){
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003324:	d909      	bls.n	800333a <get_receive_message+0x30>
			memcpy(Buffer, CDC_Receive_Data(), CDC_RX_BUFFER_SIZE);
 8003326:	f00a fe8b 	bl	800e040 <CDC_Receive_Data>
 800332a:	4603      	mov	r3, r0
 800332c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003330:	4619      	mov	r1, r3
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f00b fae2 	bl	800e8fc <memcpy>
 8003338:	e007      	b.n	800334a <get_receive_message+0x40>
		} else {
			memcpy(Buffer, CDC_Receive_Data(), size);
 800333a:	f00a fe81 	bl	800e040 <CDC_Receive_Data>
 800333e:	4603      	mov	r3, r0
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	4619      	mov	r1, r3
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f00b fad9 	bl	800e8fc <memcpy>
		}
		memset(CDC_Receive_Data(), 0x00, CDC_RX_BUFFER_SIZE);
 800334a:	f00a fe79 	bl	800e040 <CDC_Receive_Data>
 800334e:	4603      	mov	r3, r0
 8003350:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003354:	2100      	movs	r1, #0
 8003356:	4618      	mov	r0, r3
 8003358:	f00b fade 	bl	800e918 <memset>
	}
}
 800335c:	bf00      	nop
 800335e:	3708      	adds	r7, #8
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <setBuffer>:
	}
	return status;
}

void setBuffer(uint8_t *data, uint8_t size)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	70fb      	strb	r3, [r7, #3]
	if(buffer_in_use == 0) {
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <setBuffer+0x60>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10f      	bne.n	8003398 <setBuffer+0x34>
		memset(buffer1, 0x00, sizeof(buffer1));
 8003378:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800337c:	2100      	movs	r1, #0
 800337e:	4812      	ldr	r0, [pc, #72]	; (80033c8 <setBuffer+0x64>)
 8003380:	f00b faca 	bl	800e918 <memset>
		memcpy(buffer1, data, size);
 8003384:	78fb      	ldrb	r3, [r7, #3]
 8003386:	461a      	mov	r2, r3
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	480f      	ldr	r0, [pc, #60]	; (80033c8 <setBuffer+0x64>)
 800338c:	f00b fab6 	bl	800e8fc <memcpy>
		buffer1status = 1;
 8003390:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <setBuffer+0x68>)
 8003392:	2201      	movs	r2, #1
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	e00e      	b.n	80033b6 <setBuffer+0x52>
	} else {
		memset(buffer0, 0x00, sizeof(buffer0));
 8003398:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800339c:	2100      	movs	r1, #0
 800339e:	480c      	ldr	r0, [pc, #48]	; (80033d0 <setBuffer+0x6c>)
 80033a0:	f00b faba 	bl	800e918 <memset>
		memcpy(buffer0, data, size);
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	461a      	mov	r2, r3
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	4809      	ldr	r0, [pc, #36]	; (80033d0 <setBuffer+0x6c>)
 80033ac:	f00b faa6 	bl	800e8fc <memcpy>
		buffer0status = 1;
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <setBuffer+0x70>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
	}
	transmit_data();
 80033b6:	f000 f80f 	bl	80033d8 <transmit_data>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	240043d4 	.word	0x240043d4
 80033c8:	240047d8 	.word	0x240047d8
 80033cc:	240038ac 	.word	0x240038ac
 80033d0:	240043d8 	.word	0x240043d8
 80033d4:	240043d5 	.word	0x240043d5

080033d8 <transmit_data>:

void transmit_data()
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
	if(is_transmit_complete()) {
 80033dc:	f7ff ff8e 	bl	80032fc <is_transmit_complete>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d041      	beq.n	800346a <transmit_data+0x92>
		if(buffer_in_use == 0 && buffer0status == BUFFER_READY){
 80033e6:	4b22      	ldr	r3, [pc, #136]	; (8003470 <transmit_data+0x98>)
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d11e      	bne.n	800342c <transmit_data+0x54>
 80033ee:	4b21      	ldr	r3, [pc, #132]	; (8003474 <transmit_data+0x9c>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d11a      	bne.n	800342c <transmit_data+0x54>
			if(CDC_Transmit_FS(buffer0, BUFFERSIZE) == USBD_OK){
 80033f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033fa:	481f      	ldr	r0, [pc, #124]	; (8003478 <transmit_data+0xa0>)
 80033fc:	f00a fdc2 	bl	800df84 <CDC_Transmit_FS>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10c      	bne.n	8003420 <transmit_data+0x48>
				buffer_in_use = 1;
 8003406:	4b1a      	ldr	r3, [pc, #104]	; (8003470 <transmit_data+0x98>)
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
				memset(buffer0, '\0', BUFFERSIZE);
 800340c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003410:	2100      	movs	r1, #0
 8003412:	4819      	ldr	r0, [pc, #100]	; (8003478 <transmit_data+0xa0>)
 8003414:	f00b fa80 	bl	800e918 <memset>
				buffer0status = 0;
 8003418:	4b16      	ldr	r3, [pc, #88]	; (8003474 <transmit_data+0x9c>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
			if(CDC_Transmit_FS(buffer0, BUFFERSIZE) == USBD_OK){
 800341e:	e024      	b.n	800346a <transmit_data+0x92>
			} else {	//Capture USB Busy Errors and resent the given buffer the second time
				CDC_Transmit_FS(buffer0, BUFFERSIZE);
 8003420:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003424:	4814      	ldr	r0, [pc, #80]	; (8003478 <transmit_data+0xa0>)
 8003426:	f00a fdad 	bl	800df84 <CDC_Transmit_FS>
			if(CDC_Transmit_FS(buffer0, BUFFERSIZE) == USBD_OK){
 800342a:	e01e      	b.n	800346a <transmit_data+0x92>
			}
		} else if (buffer1status == 1){
 800342c:	4b13      	ldr	r3, [pc, #76]	; (800347c <transmit_data+0xa4>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d11a      	bne.n	800346a <transmit_data+0x92>
			if(CDC_Transmit_FS(buffer1, BUFFERSIZE) == USBD_OK){
 8003434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003438:	4811      	ldr	r0, [pc, #68]	; (8003480 <transmit_data+0xa8>)
 800343a:	f00a fda3 	bl	800df84 <CDC_Transmit_FS>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10c      	bne.n	800345e <transmit_data+0x86>
				buffer_in_use = 0;
 8003444:	4b0a      	ldr	r3, [pc, #40]	; (8003470 <transmit_data+0x98>)
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
				memset(buffer1, '\0', BUFFERSIZE);
 800344a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800344e:	2100      	movs	r1, #0
 8003450:	480b      	ldr	r0, [pc, #44]	; (8003480 <transmit_data+0xa8>)
 8003452:	f00b fa61 	bl	800e918 <memset>
				buffer1status = 0;
 8003456:	4b09      	ldr	r3, [pc, #36]	; (800347c <transmit_data+0xa4>)
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
			} else {	//Capture USB Busy Errors and resent the given buffer the second time
				CDC_Transmit_FS(buffer1, BUFFERSIZE);
			}
		}
	}
}
 800345c:	e005      	b.n	800346a <transmit_data+0x92>
				CDC_Transmit_FS(buffer1, BUFFERSIZE);
 800345e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003462:	4807      	ldr	r0, [pc, #28]	; (8003480 <transmit_data+0xa8>)
 8003464:	f00a fd8e 	bl	800df84 <CDC_Transmit_FS>
}
 8003468:	e7ff      	b.n	800346a <transmit_data+0x92>
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	240043d4 	.word	0x240043d4
 8003474:	240043d5 	.word	0x240043d5
 8003478:	240043d8 	.word	0x240043d8
 800347c:	240038ac 	.word	0x240038ac
 8003480:	240047d8 	.word	0x240047d8

08003484 <getFloatOfMessage>:




void getFloatOfMessage(char *message, char *commandstring, float value)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	ed87 0a01 	vstr	s0, [r7, #4]
	char *s;
	s = strstr(message, commandstring);      // search for searchedstring in message
 8003492:	68b9      	ldr	r1, [r7, #8]
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f00b fb80 	bl	800eb9a <strstr>
 800349a:	6178      	str	r0, [r7, #20]
	s =  s + strlen(commandstring);// index of s in buff can be found by pointer subtraction
 800349c:	68b8      	ldr	r0, [r7, #8]
 800349e:	f7fc ff1f 	bl	80002e0 <strlen>
 80034a2:	4602      	mov	r2, r0
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	4413      	add	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]
	value = (float_t)strtod(s, NULL);
 80034aa:	2100      	movs	r1, #0
 80034ac:	6978      	ldr	r0, [r7, #20]
 80034ae:	f00c f95d 	bl	800f76c <strtod>
 80034b2:	eeb0 7b40 	vmov.f64	d7, d0
 80034b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80034ba:	edc7 7a01 	vstr	s15, [r7, #4]
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <setUEBValues>:

void setUEBValues(char *message)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
	if(strstr(message, SETVCCVOLTAGE) != NULL){
 80034d0:	4956      	ldr	r1, [pc, #344]	; (800362c <setUEBValues+0x164>)
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f00b fb61 	bl	800eb9a <strstr>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <setUEBValues+0x2a>
		getFloatOfMessage(message, (char *)SETVCCVOLTAGE, pUEB_status.vccvoltage);
 80034de:	4b54      	ldr	r3, [pc, #336]	; (8003630 <setUEBValues+0x168>)
 80034e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80034e4:	eeb0 0a67 	vmov.f32	s0, s15
 80034e8:	4950      	ldr	r1, [pc, #320]	; (800362c <setUEBValues+0x164>)
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff ffca 	bl	8003484 <getFloatOfMessage>
	} else if(strstr(message, SETNUMAVERAGED) != NULL){
		getFloatOfMessage(message, (char *)SETNUMAVERAGED, pUEB_status.averagenum);
	} else {
		setBuffer((uint8_t*)"Error: Wrong Command\r", strlen("Error: Wrong Command\r"));
	}
}
 80034f0:	e098      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETOUTVOLTAGE) != NULL){
 80034f2:	4950      	ldr	r1, [pc, #320]	; (8003634 <setUEBValues+0x16c>)
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f00b fb50 	bl	800eb9a <strstr>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d009      	beq.n	8003514 <setUEBValues+0x4c>
		getFloatOfMessage(message, (char *)SETOUTVOLTAGE, pUEB_status.outvoltage);
 8003500:	4b4b      	ldr	r3, [pc, #300]	; (8003630 <setUEBValues+0x168>)
 8003502:	edd3 7a02 	vldr	s15, [r3, #8]
 8003506:	eeb0 0a67 	vmov.f32	s0, s15
 800350a:	494a      	ldr	r1, [pc, #296]	; (8003634 <setUEBValues+0x16c>)
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ffb9 	bl	8003484 <getFloatOfMessage>
}
 8003512:	e087      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETFREQUENCY) != NULL){
 8003514:	4948      	ldr	r1, [pc, #288]	; (8003638 <setUEBValues+0x170>)
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f00b fb3f 	bl	800eb9a <strstr>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <setUEBValues+0x6e>
		getFloatOfMessage(message, (char *)SETFREQUENCY, pUEB_status.frequency);
 8003522:	4b43      	ldr	r3, [pc, #268]	; (8003630 <setUEBValues+0x168>)
 8003524:	edd3 7a03 	vldr	s15, [r3, #12]
 8003528:	eeb0 0a67 	vmov.f32	s0, s15
 800352c:	4942      	ldr	r1, [pc, #264]	; (8003638 <setUEBValues+0x170>)
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ffa8 	bl	8003484 <getFloatOfMessage>
}
 8003534:	e076      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETROTATION) != NULL){
 8003536:	4941      	ldr	r1, [pc, #260]	; (800363c <setUEBValues+0x174>)
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f00b fb2e 	bl	800eb9a <strstr>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <setUEBValues+0x98>
		getFloatOfMessage(message, (char *)SETROTATION, pUEB_status.rotationdirection);
 8003544:	4b3a      	ldr	r3, [pc, #232]	; (8003630 <setUEBValues+0x168>)
 8003546:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800354a:	ee07 3a90 	vmov	s15, r3
 800354e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003552:	eeb0 0a67 	vmov.f32	s0, s15
 8003556:	4939      	ldr	r1, [pc, #228]	; (800363c <setUEBValues+0x174>)
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f7ff ff93 	bl	8003484 <getFloatOfMessage>
}
 800355e:	e061      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETTHIRDHARMONIC) != NULL){
 8003560:	4937      	ldr	r1, [pc, #220]	; (8003640 <setUEBValues+0x178>)
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f00b fb19 	bl	800eb9a <strstr>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00c      	beq.n	8003588 <setUEBValues+0xc0>
		getFloatOfMessage(message, (char *)SETTHIRDHARMONIC, pUEB_status.thirdharmonic);
 800356e:	4b30      	ldr	r3, [pc, #192]	; (8003630 <setUEBValues+0x168>)
 8003570:	7c1b      	ldrb	r3, [r3, #16]
 8003572:	ee07 3a90 	vmov	s15, r3
 8003576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800357a:	eeb0 0a67 	vmov.f32	s0, s15
 800357e:	4930      	ldr	r1, [pc, #192]	; (8003640 <setUEBValues+0x178>)
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7ff ff7f 	bl	8003484 <getFloatOfMessage>
}
 8003586:	e04d      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETSOFTSTART) != NULL){
 8003588:	492e      	ldr	r1, [pc, #184]	; (8003644 <setUEBValues+0x17c>)
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f00b fb05 	bl	800eb9a <strstr>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00c      	beq.n	80035b0 <setUEBValues+0xe8>
		getFloatOfMessage(message, (char *)SETSOFTSTART, pUEB_status.softstart);
 8003596:	4b26      	ldr	r3, [pc, #152]	; (8003630 <setUEBValues+0x168>)
 8003598:	7c5b      	ldrb	r3, [r3, #17]
 800359a:	ee07 3a90 	vmov	s15, r3
 800359e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035a2:	eeb0 0a67 	vmov.f32	s0, s15
 80035a6:	4927      	ldr	r1, [pc, #156]	; (8003644 <setUEBValues+0x17c>)
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff6b 	bl	8003484 <getFloatOfMessage>
}
 80035ae:	e039      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETSOFTSTARTDURATION) != NULL){
 80035b0:	4925      	ldr	r1, [pc, #148]	; (8003648 <setUEBValues+0x180>)
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f00b faf1 	bl	800eb9a <strstr>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <setUEBValues+0x10a>
		getFloatOfMessage(message, (char *)SETSOFTSTARTDURATION, pUEB_status.softstartduration);
 80035be:	4b1c      	ldr	r3, [pc, #112]	; (8003630 <setUEBValues+0x168>)
 80035c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80035c4:	eeb0 0a67 	vmov.f32	s0, s15
 80035c8:	491f      	ldr	r1, [pc, #124]	; (8003648 <setUEBValues+0x180>)
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff ff5a 	bl	8003484 <getFloatOfMessage>
}
 80035d0:	e028      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETMAXCURRENT) != NULL){
 80035d2:	491e      	ldr	r1, [pc, #120]	; (800364c <setUEBValues+0x184>)
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f00b fae0 	bl	800eb9a <strstr>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d009      	beq.n	80035f4 <setUEBValues+0x12c>
		getFloatOfMessage(message, (char *)SETMAXCURRENT, pUEB_status.maxcurrent);
 80035e0:	4b13      	ldr	r3, [pc, #76]	; (8003630 <setUEBValues+0x168>)
 80035e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80035e6:	eeb0 0a67 	vmov.f32	s0, s15
 80035ea:	4918      	ldr	r1, [pc, #96]	; (800364c <setUEBValues+0x184>)
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7ff ff49 	bl	8003484 <getFloatOfMessage>
}
 80035f2:	e017      	b.n	8003624 <setUEBValues+0x15c>
	} else if(strstr(message, SETNUMAVERAGED) != NULL){
 80035f4:	4916      	ldr	r1, [pc, #88]	; (8003650 <setUEBValues+0x188>)
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f00b facf 	bl	800eb9a <strstr>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00c      	beq.n	800361c <setUEBValues+0x154>
		getFloatOfMessage(message, (char *)SETNUMAVERAGED, pUEB_status.averagenum);
 8003602:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <setUEBValues+0x168>)
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800360e:	eeb0 0a67 	vmov.f32	s0, s15
 8003612:	490f      	ldr	r1, [pc, #60]	; (8003650 <setUEBValues+0x188>)
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7ff ff35 	bl	8003484 <getFloatOfMessage>
}
 800361a:	e003      	b.n	8003624 <setUEBValues+0x15c>
		setBuffer((uint8_t*)"Error: Wrong Command\r", strlen("Error: Wrong Command\r"));
 800361c:	2115      	movs	r1, #21
 800361e:	480d      	ldr	r0, [pc, #52]	; (8003654 <setUEBValues+0x18c>)
 8003620:	f7ff fea0 	bl	8003364 <setBuffer>
}
 8003624:	bf00      	nop
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	08011bc0 	.word	0x08011bc0
 8003630:	24004fdc 	.word	0x24004fdc
 8003634:	08011bcc 	.word	0x08011bcc
 8003638:	08011bd8 	.word	0x08011bd8
 800363c:	08011be4 	.word	0x08011be4
 8003640:	08011bf0 	.word	0x08011bf0
 8003644:	08011c00 	.word	0x08011c00
 8003648:	08011c10 	.word	0x08011c10
 800364c:	08011c20 	.word	0x08011c20
 8003650:	08011c30 	.word	0x08011c30
 8003654:	08011ab8 	.word	0x08011ab8

08003658 <decodeMessage>:
//	s = s + strlen(commandstring);
//	value = (uint32_t)strtod(s, NULL);
//}

void decodeMessage(char *message)
{
 8003658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800365a:	b09b      	sub	sp, #108	; 0x6c
 800365c:	af14      	add	r7, sp, #80	; 0x50
 800365e:	60f8      	str	r0, [r7, #12]
	if (strstr(message, UEBREADY) != NULL) {
 8003660:	213f      	movs	r1, #63	; 0x3f
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f00b fa84 	bl	800eb70 <strchr>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d004      	beq.n	8003678 <decodeMessage+0x20>
		setBuffer((uint8_t*)UEB_VERSION, strlen(UEB_VERSION));
 800366e:	210f      	movs	r1, #15
 8003670:	4860      	ldr	r0, [pc, #384]	; (80037f4 <decodeMessage+0x19c>)
 8003672:	f7ff fe77 	bl	8003364 <setBuffer>
				break;
		}
	} else {
		setUEBValues(message);
	}
}
 8003676:	e0b9      	b.n	80037ec <decodeMessage+0x194>
	} else if(strstr(message, GETMEASURES) != NULL){
 8003678:	495f      	ldr	r1, [pc, #380]	; (80037f8 <decodeMessage+0x1a0>)
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f00b fa8d 	bl	800eb9a <strstr>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <decodeMessage+0x36>
		pUEB_status.status = UEB_RUN;
 8003686:	4b5d      	ldr	r3, [pc, #372]	; (80037fc <decodeMessage+0x1a4>)
 8003688:	2202      	movs	r2, #2
 800368a:	701a      	strb	r2, [r3, #0]
}
 800368c:	e0ae      	b.n	80037ec <decodeMessage+0x194>
	} else if(strstr(message, STOPMEASURES) != NULL){
 800368e:	495c      	ldr	r1, [pc, #368]	; (8003800 <decodeMessage+0x1a8>)
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f00b fa82 	bl	800eb9a <strstr>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <decodeMessage+0x4c>
		pUEB_status.status = UEB_STOP;
 800369c:	4b57      	ldr	r3, [pc, #348]	; (80037fc <decodeMessage+0x1a4>)
 800369e:	2203      	movs	r2, #3
 80036a0:	701a      	strb	r2, [r3, #0]
}
 80036a2:	e0a3      	b.n	80037ec <decodeMessage+0x194>
	} else if(strstr(message, GETPARAMETERS) != NULL){
 80036a4:	4957      	ldr	r1, [pc, #348]	; (8003804 <decodeMessage+0x1ac>)
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f00b fa77 	bl	800eb9a <strstr>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d07a      	beq.n	80037a8 <decodeMessage+0x150>
		string = malloc(1024);
 80036b2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036b6:	f00b f911 	bl	800e8dc <malloc>
 80036ba:	4603      	mov	r3, r0
 80036bc:	617b      	str	r3, [r7, #20]
				GETSTATUS, (uint8_t)pUEB_status.status, SETVCCVOLTAGE, (uint8_t)pUEB_status.vccvoltage,
 80036be:	4b4f      	ldr	r3, [pc, #316]	; (80037fc <decodeMessage+0x1a4>)
 80036c0:	781b      	ldrb	r3, [r3, #0]
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 80036c2:	461a      	mov	r2, r3
				GETSTATUS, (uint8_t)pUEB_status.status, SETVCCVOLTAGE, (uint8_t)pUEB_status.vccvoltage,
 80036c4:	4b4d      	ldr	r3, [pc, #308]	; (80037fc <decodeMessage+0x1a4>)
 80036c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80036ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ce:	edc7 7a02 	vstr	s15, [r7, #8]
 80036d2:	7a3b      	ldrb	r3, [r7, #8]
 80036d4:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 80036d6:	4619      	mov	r1, r3
				SETOUTVOLTAGE, (uint8_t)pUEB_status.outvoltage, SETFREQUENCY, (uint8_t)pUEB_status.frequency,
 80036d8:	4b48      	ldr	r3, [pc, #288]	; (80037fc <decodeMessage+0x1a4>)
 80036da:	edd3 7a02 	vldr	s15, [r3, #8]
 80036de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036e2:	edc7 7a02 	vstr	s15, [r7, #8]
 80036e6:	7a3b      	ldrb	r3, [r7, #8]
 80036e8:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 80036ea:	4618      	mov	r0, r3
				SETOUTVOLTAGE, (uint8_t)pUEB_status.outvoltage, SETFREQUENCY, (uint8_t)pUEB_status.frequency,
 80036ec:	4b43      	ldr	r3, [pc, #268]	; (80037fc <decodeMessage+0x1a4>)
 80036ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80036f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036f6:	edc7 7a02 	vstr	s15, [r7, #8]
 80036fa:	7a3b      	ldrb	r3, [r7, #8]
 80036fc:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 80036fe:	461c      	mov	r4, r3
				SETROTATION, (uint8_t)pUEB_status.rotationdirection, SETTHIRDHARMONIC, (uint8_t)pUEB_status.thirdharmonic,
 8003700:	4b3e      	ldr	r3, [pc, #248]	; (80037fc <decodeMessage+0x1a4>)
 8003702:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 8003706:	461d      	mov	r5, r3
				SETROTATION, (uint8_t)pUEB_status.rotationdirection, SETTHIRDHARMONIC, (uint8_t)pUEB_status.thirdharmonic,
 8003708:	4b3c      	ldr	r3, [pc, #240]	; (80037fc <decodeMessage+0x1a4>)
 800370a:	7c1b      	ldrb	r3, [r3, #16]
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 800370c:	461e      	mov	r6, r3
				SETSOFTSTART, (uint8_t)pUEB_status.softstart, SETSOFTSTARTDURATION, (uint8_t)pUEB_status.softstartduration,
 800370e:	4b3b      	ldr	r3, [pc, #236]	; (80037fc <decodeMessage+0x1a4>)
 8003710:	7c5b      	ldrb	r3, [r3, #17]
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 8003712:	60bb      	str	r3, [r7, #8]
				SETSOFTSTART, (uint8_t)pUEB_status.softstart, SETSOFTSTARTDURATION, (uint8_t)pUEB_status.softstartduration,
 8003714:	4b39      	ldr	r3, [pc, #228]	; (80037fc <decodeMessage+0x1a4>)
 8003716:	edd3 7a05 	vldr	s15, [r3, #20]
 800371a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800371e:	edc7 7a01 	vstr	s15, [r7, #4]
 8003722:	793b      	ldrb	r3, [r7, #4]
 8003724:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 8003726:	607b      	str	r3, [r7, #4]
				SETMAXCURRENT, (uint8_t)pUEB_status.maxcurrent, SETNUMAVERAGED, (uint8_t)pUEB_status.averagenum);
 8003728:	4b34      	ldr	r3, [pc, #208]	; (80037fc <decodeMessage+0x1a4>)
 800372a:	edd3 7a06 	vldr	s15, [r3, #24]
 800372e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003732:	edc7 7a00 	vstr	s15, [r7]
 8003736:	783b      	ldrb	r3, [r7, #0]
 8003738:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 800373a:	603b      	str	r3, [r7, #0]
				SETMAXCURRENT, (uint8_t)pUEB_status.maxcurrent, SETNUMAVERAGED, (uint8_t)pUEB_status.averagenum);
 800373c:	4b2f      	ldr	r3, [pc, #188]	; (80037fc <decodeMessage+0x1a4>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	b2db      	uxtb	r3, r3
		snprintf((char*)string, 1024, "%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d;%s%d\r",
 8003742:	9312      	str	r3, [sp, #72]	; 0x48
 8003744:	4b30      	ldr	r3, [pc, #192]	; (8003808 <decodeMessage+0x1b0>)
 8003746:	9311      	str	r3, [sp, #68]	; 0x44
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	9310      	str	r3, [sp, #64]	; 0x40
 800374c:	4b2f      	ldr	r3, [pc, #188]	; (800380c <decodeMessage+0x1b4>)
 800374e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	930e      	str	r3, [sp, #56]	; 0x38
 8003754:	4b2e      	ldr	r3, [pc, #184]	; (8003810 <decodeMessage+0x1b8>)
 8003756:	930d      	str	r3, [sp, #52]	; 0x34
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	930c      	str	r3, [sp, #48]	; 0x30
 800375c:	4b2d      	ldr	r3, [pc, #180]	; (8003814 <decodeMessage+0x1bc>)
 800375e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003760:	960a      	str	r6, [sp, #40]	; 0x28
 8003762:	4b2d      	ldr	r3, [pc, #180]	; (8003818 <decodeMessage+0x1c0>)
 8003764:	9309      	str	r3, [sp, #36]	; 0x24
 8003766:	9508      	str	r5, [sp, #32]
 8003768:	4b2c      	ldr	r3, [pc, #176]	; (800381c <decodeMessage+0x1c4>)
 800376a:	9307      	str	r3, [sp, #28]
 800376c:	9406      	str	r4, [sp, #24]
 800376e:	4b2c      	ldr	r3, [pc, #176]	; (8003820 <decodeMessage+0x1c8>)
 8003770:	9305      	str	r3, [sp, #20]
 8003772:	9004      	str	r0, [sp, #16]
 8003774:	4b2b      	ldr	r3, [pc, #172]	; (8003824 <decodeMessage+0x1cc>)
 8003776:	9303      	str	r3, [sp, #12]
 8003778:	9102      	str	r1, [sp, #8]
 800377a:	4b2b      	ldr	r3, [pc, #172]	; (8003828 <decodeMessage+0x1d0>)
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	9200      	str	r2, [sp, #0]
 8003780:	4b2a      	ldr	r3, [pc, #168]	; (800382c <decodeMessage+0x1d4>)
 8003782:	4a2b      	ldr	r2, [pc, #172]	; (8003830 <decodeMessage+0x1d8>)
 8003784:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003788:	6978      	ldr	r0, [r7, #20]
 800378a:	f00b f9bd 	bl	800eb08 <sniprintf>
		setBuffer(string, strlen((char*)string));
 800378e:	6978      	ldr	r0, [r7, #20]
 8003790:	f7fc fda6 	bl	80002e0 <strlen>
 8003794:	4603      	mov	r3, r0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	4619      	mov	r1, r3
 800379a:	6978      	ldr	r0, [r7, #20]
 800379c:	f7ff fde2 	bl	8003364 <setBuffer>
		free(string);
 80037a0:	6978      	ldr	r0, [r7, #20]
 80037a2:	f00b f8a3 	bl	800e8ec <free>
}
 80037a6:	e021      	b.n	80037ec <decodeMessage+0x194>
	} else if(strstr(message, SETPARAMETERS) != NULL){
 80037a8:	4922      	ldr	r1, [pc, #136]	; (8003834 <decodeMessage+0x1dc>)
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f00b f9f5 	bl	800eb9a <strstr>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d016      	beq.n	80037e4 <decodeMessage+0x18c>
		switch (pUEB_status.status) {
 80037b6:	4b11      	ldr	r3, [pc, #68]	; (80037fc <decodeMessage+0x1a4>)
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <decodeMessage+0x16c>
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d008      	beq.n	80037d4 <decodeMessage+0x17c>
				break;
 80037c2:	e013      	b.n	80037ec <decodeMessage+0x194>
				pUEB_status.status = UEB_INIT_FINISH;
 80037c4:	4b0d      	ldr	r3, [pc, #52]	; (80037fc <decodeMessage+0x1a4>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	701a      	strb	r2, [r3, #0]
				setBuffer((uint8_t*)UEB_CONFIG_SAVED, strlen(UEB_CONFIG_SAVED));
 80037ca:	2110      	movs	r1, #16
 80037cc:	481a      	ldr	r0, [pc, #104]	; (8003838 <decodeMessage+0x1e0>)
 80037ce:	f7ff fdc9 	bl	8003364 <setBuffer>
				break;
 80037d2:	e00b      	b.n	80037ec <decodeMessage+0x194>
				pUEB_status.status = UEB_INIT;
 80037d4:	4b09      	ldr	r3, [pc, #36]	; (80037fc <decodeMessage+0x1a4>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	701a      	strb	r2, [r3, #0]
				setBuffer((uint8_t*)UEB_IN_CONFIG_MODE, strlen(UEB_IN_CONFIG_MODE));
 80037da:	2112      	movs	r1, #18
 80037dc:	4817      	ldr	r0, [pc, #92]	; (800383c <decodeMessage+0x1e4>)
 80037de:	f7ff fdc1 	bl	8003364 <setBuffer>
				break;
 80037e2:	e003      	b.n	80037ec <decodeMessage+0x194>
		setUEBValues(message);
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f7ff fe6f 	bl	80034c8 <setUEBValues>
}
 80037ea:	e7ff      	b.n	80037ec <decodeMessage+0x194>
 80037ec:	bf00      	nop
 80037ee:	371c      	adds	r7, #28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037f4:	08011c48 	.word	0x08011c48
 80037f8:	08011b6c 	.word	0x08011b6c
 80037fc:	24004fdc 	.word	0x24004fdc
 8003800:	08011b80 	.word	0x08011b80
 8003804:	08011b94 	.word	0x08011b94
 8003808:	08011c30 	.word	0x08011c30
 800380c:	08011c20 	.word	0x08011c20
 8003810:	08011c10 	.word	0x08011c10
 8003814:	08011c00 	.word	0x08011c00
 8003818:	08011bf0 	.word	0x08011bf0
 800381c:	08011be4 	.word	0x08011be4
 8003820:	08011bd8 	.word	0x08011bd8
 8003824:	08011bcc 	.word	0x08011bcc
 8003828:	08011bc0 	.word	0x08011bc0
 800382c:	08011ba4 	.word	0x08011ba4
 8003830:	08011ad0 	.word	0x08011ad0
 8003834:	08011bb0 	.word	0x08011bb0
 8003838:	08011c6c 	.word	0x08011c6c
 800383c:	08011c58 	.word	0x08011c58

08003840 <divideMessage>:

void divideMessage(uint8_t *USBbuffer, const char *delimiter)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
	strcpy(tokenizebuffer, (const char *)USBbuffer);
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4812      	ldr	r0, [pc, #72]	; (8003898 <divideMessage+0x58>)
 800384e:	f00b f99c 	bl	800eb8a <strcpy>
	uint8_t i = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	73fb      	strb	r3, [r7, #15]
	token = strtok(tokenizebuffer, delimiter);
 8003856:	6839      	ldr	r1, [r7, #0]
 8003858:	480f      	ldr	r0, [pc, #60]	; (8003898 <divideMessage+0x58>)
 800385a:	f00b ff93 	bl	800f784 <strtok>
 800385e:	4603      	mov	r3, r0
 8003860:	4a0e      	ldr	r2, [pc, #56]	; (800389c <divideMessage+0x5c>)
 8003862:	6013      	str	r3, [r2, #0]
	while (token != NULL) {
 8003864:	e00e      	b.n	8003884 <divideMessage+0x44>
		decodeMessage(token);
 8003866:	4b0d      	ldr	r3, [pc, #52]	; (800389c <divideMessage+0x5c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff fef4 	bl	8003658 <decodeMessage>
		token = strtok(NULL, delimiter);
 8003870:	6839      	ldr	r1, [r7, #0]
 8003872:	2000      	movs	r0, #0
 8003874:	f00b ff86 	bl	800f784 <strtok>
 8003878:	4603      	mov	r3, r0
 800387a:	4a08      	ldr	r2, [pc, #32]	; (800389c <divideMessage+0x5c>)
 800387c:	6013      	str	r3, [r2, #0]
		i++;
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	3301      	adds	r3, #1
 8003882:	73fb      	strb	r3, [r7, #15]
	while (token != NULL) {
 8003884:	4b05      	ldr	r3, [pc, #20]	; (800389c <divideMessage+0x5c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ec      	bne.n	8003866 <divideMessage+0x26>
	}
}
 800388c:	bf00      	nop
 800388e:	bf00      	nop
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	24004bd8 	.word	0x24004bd8
 800389c:	24004fd8 	.word	0x24004fd8

080038a0 <getNewStatus>:

void getNewStatus(UEB_StatusType *uebstatus)
{
 80038a0:	b5b0      	push	{r4, r5, r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
	pUEB_status = *uebstatus;
 80038a8:	4a11      	ldr	r2, [pc, #68]	; (80038f0 <getNewStatus+0x50>)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4614      	mov	r4, r2
 80038ae:	461d      	mov	r5, r3
 80038b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80038bc:	e884 0003 	stmia.w	r4, {r0, r1}
	get_receive_message(receivebuffer, BUFFERSIZE);
 80038c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038c4:	480b      	ldr	r0, [pc, #44]	; (80038f4 <getNewStatus+0x54>)
 80038c6:	f7ff fd20 	bl	800330a <get_receive_message>
	if(receivebuffer[0] != '\0') {
 80038ca:	4b0a      	ldr	r3, [pc, #40]	; (80038f4 <getNewStatus+0x54>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d009      	beq.n	80038e6 <getNewStatus+0x46>
		divideMessage(receivebuffer, DELIMITER_FULLMESSAGE);
 80038d2:	4909      	ldr	r1, [pc, #36]	; (80038f8 <getNewStatus+0x58>)
 80038d4:	4807      	ldr	r0, [pc, #28]	; (80038f4 <getNewStatus+0x54>)
 80038d6:	f7ff ffb3 	bl	8003840 <divideMessage>
		memset(receivebuffer, '\0', BUFFERSIZE);
 80038da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038de:	2100      	movs	r1, #0
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <getNewStatus+0x54>)
 80038e2:	f00b f819 	bl	800e918 <memset>
	}
}
 80038e6:	bf00      	nop
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bdb0      	pop	{r4, r5, r7, pc}
 80038ee:	bf00      	nop
 80038f0:	24004fdc 	.word	0x24004fdc
 80038f4:	24005004 	.word	0x24005004
 80038f8:	08011c44 	.word	0x08011c44

080038fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003902:	2003      	movs	r0, #3
 8003904:	f001 f9d6 	bl	8004cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003908:	f003 fc5a 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 800390c:	4602      	mov	r2, r0
 800390e:	4b15      	ldr	r3, [pc, #84]	; (8003964 <HAL_Init+0x68>)
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	0a1b      	lsrs	r3, r3, #8
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	4913      	ldr	r1, [pc, #76]	; (8003968 <HAL_Init+0x6c>)
 800391a:	5ccb      	ldrb	r3, [r1, r3]
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	fa22 f303 	lsr.w	r3, r2, r3
 8003924:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003926:	4b0f      	ldr	r3, [pc, #60]	; (8003964 <HAL_Init+0x68>)
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	4a0e      	ldr	r2, [pc, #56]	; (8003968 <HAL_Init+0x6c>)
 8003930:	5cd3      	ldrb	r3, [r2, r3]
 8003932:	f003 031f 	and.w	r3, r3, #31
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	fa22 f303 	lsr.w	r3, r2, r3
 800393c:	4a0b      	ldr	r2, [pc, #44]	; (800396c <HAL_Init+0x70>)
 800393e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003940:	4a0b      	ldr	r2, [pc, #44]	; (8003970 <HAL_Init+0x74>)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003946:	2000      	movs	r0, #0
 8003948:	f000 f814 	bl	8003974 <HAL_InitTick>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e002      	b.n	800395c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003956:	f7fd ffcf 	bl	80018f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	58024400 	.word	0x58024400
 8003968:	08011b5c 	.word	0x08011b5c
 800396c:	240038a8 	.word	0x240038a8
 8003970:	240038a4 	.word	0x240038a4

08003974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800397c:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_InitTick+0x60>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e021      	b.n	80039cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003988:	4b13      	ldr	r3, [pc, #76]	; (80039d8 <HAL_InitTick+0x64>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <HAL_InitTick+0x60>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003996:	fbb3 f3f1 	udiv	r3, r3, r1
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 f9bb 	bl	8004d1a <HAL_SYSTICK_Config>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e00e      	b.n	80039cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b0f      	cmp	r3, #15
 80039b2:	d80a      	bhi.n	80039ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039b4:	2200      	movs	r2, #0
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	f04f 30ff 	mov.w	r0, #4294967295
 80039bc:	f001 f985 	bl	8004cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039c0:	4a06      	ldr	r2, [pc, #24]	; (80039dc <HAL_InitTick+0x68>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e000      	b.n	80039cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	240038b4 	.word	0x240038b4
 80039d8:	240038a4 	.word	0x240038a4
 80039dc:	240038b0 	.word	0x240038b0

080039e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039e4:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <HAL_IncTick+0x20>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <HAL_IncTick+0x24>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4413      	add	r3, r2
 80039f0:	4a04      	ldr	r2, [pc, #16]	; (8003a04 <HAL_IncTick+0x24>)
 80039f2:	6013      	str	r3, [r2, #0]
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	240038b4 	.word	0x240038b4
 8003a04:	24005404 	.word	0x24005404

08003a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <HAL_GetTick+0x14>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	24005404 	.word	0x24005404

08003a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a28:	f7ff ffee 	bl	8003a08 <HAL_GetTick>
 8003a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d005      	beq.n	8003a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a3a:	4b0a      	ldr	r3, [pc, #40]	; (8003a64 <HAL_Delay+0x44>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4413      	add	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a46:	bf00      	nop
 8003a48:	f7ff ffde 	bl	8003a08 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d8f7      	bhi.n	8003a48 <HAL_Delay+0x28>
  {
  }
}
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	240038b4 	.word	0x240038b4

08003a68 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003a6c:	4b03      	ldr	r3, [pc, #12]	; (8003a7c <HAL_GetREVID+0x14>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	0c1b      	lsrs	r3, r3, #16
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	5c001000 	.word	0x5c001000

08003a80 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	431a      	orrs	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	609a      	str	r2, [r3, #8]
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	609a      	str	r2, [r3, #8]
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	3360      	adds	r3, #96	; 0x60
 8003afa:	461a      	mov	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	430b      	orrs	r3, r1
 8003b16:	431a      	orrs	r2, r3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	371c      	adds	r7, #28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	f003 031f 	and.w	r3, r3, #31
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	fa01 f303 	lsl.w	r3, r1, r3
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	611a      	str	r2, [r3, #16]
}
 8003b4e:	bf00      	nop
 8003b50:	3714      	adds	r7, #20
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b087      	sub	sp, #28
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	3360      	adds	r3, #96	; 0x60
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	601a      	str	r2, [r3, #0]
  }
}
 8003b84:	bf00      	nop
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	3330      	adds	r3, #48	; 0x30
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	0a1b      	lsrs	r3, r3, #8
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	f003 030c 	and.w	r3, r3, #12
 8003bac:	4413      	add	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 031f 	and.w	r3, r3, #31
 8003bba:	211f      	movs	r1, #31
 8003bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	401a      	ands	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	0e9b      	lsrs	r3, r3, #26
 8003bc8:	f003 011f 	and.w	r1, r3, #31
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f003 031f 	and.w	r3, r3, #31
 8003bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003bdc:	bf00      	nop
 8003bde:	371c      	adds	r7, #28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	3314      	adds	r3, #20
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	0e5b      	lsrs	r3, r3, #25
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	4413      	add	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	0d1b      	lsrs	r3, r3, #20
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	2107      	movs	r1, #7
 8003c16:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	401a      	ands	r2, r3
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	0d1b      	lsrs	r3, r3, #20
 8003c22:	f003 031f 	and.w	r3, r3, #31
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c32:	bf00      	nop
 8003c34:	371c      	adds	r7, #28
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
	...

08003c40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	401a      	ands	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f003 0318 	and.w	r3, r3, #24
 8003c62:	4908      	ldr	r1, [pc, #32]	; (8003c84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c64:	40d9      	lsrs	r1, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	400b      	ands	r3, r1
 8003c6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8003c76:	bf00      	nop
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	000fffff 	.word	0x000fffff

08003c88 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6093      	str	r3, [r2, #8]
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	5fffffc0 	.word	0x5fffffc0

08003cac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc0:	d101      	bne.n	8003cc6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <LL_ADC_EnableInternalRegulator+0x24>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	6fffffc0 	.word	0x6fffffc0

08003cfc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d10:	d101      	bne.n	8003d16 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d12:	2301      	movs	r3, #1
 8003d14:	e000      	b.n	8003d18 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d101      	bne.n	8003d3c <LL_ADC_IsEnabled+0x18>
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e000      	b.n	8003d3e <LL_ADC_IsEnabled+0x1a>
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 0304 	and.w	r3, r3, #4
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	d101      	bne.n	8003d62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d101      	bne.n	8003d88 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d84:	2301      	movs	r3, #1
 8003d86:	e000      	b.n	8003d8a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d98:	b590      	push	{r4, r7, lr}
 8003d9a:	b089      	sub	sp, #36	; 0x24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e18d      	b.n	80040ce <HAL_ADC_Init+0x336>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d109      	bne.n	8003dd4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7fd fdb3 	bl	800192c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7ff ff67 	bl	8003cac <LL_ADC_IsDeepPowerDownEnabled>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d004      	beq.n	8003dee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff ff4d 	bl	8003c88 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff ff82 	bl	8003cfc <LL_ADC_IsInternalRegulatorEnabled>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d113      	bne.n	8003e26 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7ff ff66 	bl	8003cd4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003e08:	4b86      	ldr	r3, [pc, #536]	; (8004024 <HAL_ADC_Init+0x28c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	099b      	lsrs	r3, r3, #6
 8003e0e:	4a86      	ldr	r2, [pc, #536]	; (8004028 <HAL_ADC_Init+0x290>)
 8003e10:	fba2 2303 	umull	r2, r3, r2, r3
 8003e14:	099b      	lsrs	r3, r3, #6
 8003e16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e18:	e002      	b.n	8003e20 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f9      	bne.n	8003e1a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ff66 	bl	8003cfc <LL_ADC_IsInternalRegulatorEnabled>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10d      	bne.n	8003e52 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e3a:	f043 0210 	orr.w	r2, r3, #16
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e46:	f043 0201 	orr.w	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff ff77 	bl	8003d4a <LL_ADC_REG_IsConversionOngoing>
 8003e5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f040 8128 	bne.w	80040bc <HAL_ADC_Init+0x324>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f040 8124 	bne.w	80040bc <HAL_ADC_Init+0x324>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e78:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003e7c:	f043 0202 	orr.w	r2, r3, #2
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff ff4b 	bl	8003d24 <LL_ADC_IsEnabled>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d136      	bne.n	8003f02 <HAL_ADC_Init+0x16a>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a64      	ldr	r2, [pc, #400]	; (800402c <HAL_ADC_Init+0x294>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d004      	beq.n	8003ea8 <HAL_ADC_Init+0x110>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a63      	ldr	r2, [pc, #396]	; (8004030 <HAL_ADC_Init+0x298>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d10e      	bne.n	8003ec6 <HAL_ADC_Init+0x12e>
 8003ea8:	4860      	ldr	r0, [pc, #384]	; (800402c <HAL_ADC_Init+0x294>)
 8003eaa:	f7ff ff3b 	bl	8003d24 <LL_ADC_IsEnabled>
 8003eae:	4604      	mov	r4, r0
 8003eb0:	485f      	ldr	r0, [pc, #380]	; (8004030 <HAL_ADC_Init+0x298>)
 8003eb2:	f7ff ff37 	bl	8003d24 <LL_ADC_IsEnabled>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	4323      	orrs	r3, r4
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	bf0c      	ite	eq
 8003ebe:	2301      	moveq	r3, #1
 8003ec0:	2300      	movne	r3, #0
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	e008      	b.n	8003ed8 <HAL_ADC_Init+0x140>
 8003ec6:	485b      	ldr	r0, [pc, #364]	; (8004034 <HAL_ADC_Init+0x29c>)
 8003ec8:	f7ff ff2c 	bl	8003d24 <LL_ADC_IsEnabled>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	bf0c      	ite	eq
 8003ed2:	2301      	moveq	r3, #1
 8003ed4:	2300      	movne	r3, #0
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d012      	beq.n	8003f02 <HAL_ADC_Init+0x16a>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a52      	ldr	r2, [pc, #328]	; (800402c <HAL_ADC_Init+0x294>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d004      	beq.n	8003ef0 <HAL_ADC_Init+0x158>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a51      	ldr	r2, [pc, #324]	; (8004030 <HAL_ADC_Init+0x298>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d101      	bne.n	8003ef4 <HAL_ADC_Init+0x15c>
 8003ef0:	4a51      	ldr	r2, [pc, #324]	; (8004038 <HAL_ADC_Init+0x2a0>)
 8003ef2:	e000      	b.n	8003ef6 <HAL_ADC_Init+0x15e>
 8003ef4:	4a51      	ldr	r2, [pc, #324]	; (800403c <HAL_ADC_Init+0x2a4>)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4619      	mov	r1, r3
 8003efc:	4610      	mov	r0, r2
 8003efe:	f7ff fdbf 	bl	8003a80 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003f02:	f7ff fdb1 	bl	8003a68 <HAL_GetREVID>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f241 0203 	movw	r2, #4099	; 0x1003
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d914      	bls.n	8003f3a <HAL_ADC_Init+0x1a2>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	2b10      	cmp	r3, #16
 8003f16:	d110      	bne.n	8003f3a <HAL_ADC_Init+0x1a2>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	7d5b      	ldrb	r3, [r3, #21]
 8003f1c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f22:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003f28:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	7f1b      	ldrb	r3, [r3, #28]
 8003f2e:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003f30:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f32:	f043 030c 	orr.w	r3, r3, #12
 8003f36:	61bb      	str	r3, [r7, #24]
 8003f38:	e00d      	b.n	8003f56 <HAL_ADC_Init+0x1be>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	7d5b      	ldrb	r3, [r3, #21]
 8003f3e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f44:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003f4a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	7f1b      	ldrb	r3, [r3, #28]
 8003f50:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f52:	4313      	orrs	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	7f1b      	ldrb	r3, [r3, #28]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d106      	bne.n	8003f6c <HAL_ADC_Init+0x1d4>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	045b      	lsls	r3, r3, #17
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d009      	beq.n	8003f88 <HAL_ADC_Init+0x1f0>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f80:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	4b2c      	ldr	r3, [pc, #176]	; (8004040 <HAL_ADC_Init+0x2a8>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	69b9      	ldr	r1, [r7, #24]
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff fed2 	bl	8003d4a <LL_ADC_REG_IsConversionOngoing>
 8003fa6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff fedf 	bl	8003d70 <LL_ADC_INJ_IsConversionOngoing>
 8003fb2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d15e      	bne.n	8004078 <HAL_ADC_Init+0x2e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d15b      	bne.n	8004078 <HAL_ADC_Init+0x2e0>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	7d1b      	ldrb	r3, [r3, #20]
 8003fc4:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68da      	ldr	r2, [r3, #12]
 8003fd4:	4b1b      	ldr	r3, [pc, #108]	; (8004044 <HAL_ADC_Init+0x2ac>)
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	6812      	ldr	r2, [r2, #0]
 8003fdc:	69b9      	ldr	r1, [r7, #24]
 8003fde:	430b      	orrs	r3, r1
 8003fe0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d12f      	bne.n	800404c <HAL_ADC_Init+0x2b4>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff0:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	4b13      	ldr	r3, [pc, #76]	; (8004048 <HAL_ADC_Init+0x2b0>)
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004000:	3a01      	subs	r2, #1
 8004002:	0411      	lsls	r1, r2, #16
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004008:	4311      	orrs	r1, r2
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800400e:	4311      	orrs	r1, r2
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004014:	430a      	orrs	r2, r1
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	611a      	str	r2, [r3, #16]
 8004022:	e01b      	b.n	800405c <HAL_ADC_Init+0x2c4>
 8004024:	240038a4 	.word	0x240038a4
 8004028:	053e2d63 	.word	0x053e2d63
 800402c:	40022000 	.word	0x40022000
 8004030:	40022100 	.word	0x40022100
 8004034:	58026000 	.word	0x58026000
 8004038:	40022300 	.word	0x40022300
 800403c:	58026300 	.word	0x58026300
 8004040:	fff0c003 	.word	0xfff0c003
 8004044:	ffffbffc 	.word	0xffffbffc
 8004048:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fb44 	bl	8004700 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d10c      	bne.n	800409a <HAL_ADC_Init+0x302>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004086:	f023 010f 	bic.w	r1, r3, #15
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	1e5a      	subs	r2, r3, #1
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	430a      	orrs	r2, r1
 8004096:	631a      	str	r2, [r3, #48]	; 0x30
 8004098:	e007      	b.n	80040aa <HAL_ADC_Init+0x312>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 020f 	bic.w	r2, r2, #15
 80040a8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ae:	f023 0303 	bic.w	r3, r3, #3
 80040b2:	f043 0201 	orr.w	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54
 80040ba:	e007      	b.n	80040cc <HAL_ADC_Init+0x334>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c0:	f043 0210 	orr.w	r2, r3, #16
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3724      	adds	r7, #36	; 0x24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd90      	pop	{r4, r7, pc}
 80040d6:	bf00      	nop

080040d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040d8:	b590      	push	{r4, r7, lr}
 80040da:	b099      	sub	sp, #100	; 0x64
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	4a99      	ldr	r2, [pc, #612]	; (8004358 <HAL_ADC_ConfigChannel+0x280>)
 80040f2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x2a>
 80040fe:	2302      	movs	r3, #2
 8004100:	e2e6      	b.n	80046d0 <HAL_ADC_ConfigChannel+0x5f8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff fe1b 	bl	8003d4a <LL_ADC_REG_IsConversionOngoing>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	f040 82cb 	bne.w	80046b2 <HAL_ADC_ConfigChannel+0x5da>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004124:	2b00      	cmp	r3, #0
 8004126:	d108      	bne.n	800413a <HAL_ADC_ConfigChannel+0x62>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0e9b      	lsrs	r3, r3, #26
 800412e:	f003 031f 	and.w	r3, r3, #31
 8004132:	2201      	movs	r2, #1
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	e00f      	b.n	800415a <HAL_ADC_ConfigChannel+0x82>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004142:	fa93 f3a3 	rbit	r3, r3
 8004146:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800414a:	fab3 f383 	clz	r3, r3
 800414e:	b2db      	uxtb	r3, r3
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2201      	movs	r2, #1
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6812      	ldr	r2, [r2, #0]
 800415e:	69d1      	ldr	r1, [r2, #28]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	430b      	orrs	r3, r1
 8004166:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	6859      	ldr	r1, [r3, #4]
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	461a      	mov	r2, r3
 8004176:	f7ff fd0b 	bl	8003b90 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff fde3 	bl	8003d4a <LL_ADC_REG_IsConversionOngoing>
 8004184:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fdf0 	bl	8003d70 <LL_ADC_INJ_IsConversionOngoing>
 8004190:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004192:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004194:	2b00      	cmp	r3, #0
 8004196:	f040 80b3 	bne.w	8004300 <HAL_ADC_ConfigChannel+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800419a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800419c:	2b00      	cmp	r3, #0
 800419e:	f040 80af 	bne.w	8004300 <HAL_ADC_ConfigChannel+0x228>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	6819      	ldr	r1, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f7ff fd1a 	bl	8003be8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041b4:	4b69      	ldr	r3, [pc, #420]	; (800435c <HAL_ADC_ConfigChannel+0x284>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80041bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041c0:	d10b      	bne.n	80041da <HAL_ADC_ConfigChannel+0x102>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	695a      	ldr	r2, [r3, #20]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	089b      	lsrs	r3, r3, #2
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	e01d      	b.n	8004216 <HAL_ADC_ConfigChannel+0x13e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10b      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x128>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	695a      	ldr	r2, [r3, #20]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	089b      	lsrs	r3, r3, #2
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	e00a      	b.n	8004216 <HAL_ADC_ConfigChannel+0x13e>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	695a      	ldr	r2, [r3, #20]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	089b      	lsrs	r3, r3, #2
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	fa02 f303 	lsl.w	r3, r2, r3
 8004216:	653b      	str	r3, [r7, #80]	; 0x50
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	2b04      	cmp	r3, #4
 800421e:	d027      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x198>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6818      	ldr	r0, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	6919      	ldr	r1, [r3, #16]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800422e:	f7ff fc5b 	bl	8003ae8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	6919      	ldr	r1, [r3, #16]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	7e5b      	ldrb	r3, [r3, #25]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d102      	bne.n	8004248 <HAL_ADC_ConfigChannel+0x170>
 8004242:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004246:	e000      	b.n	800424a <HAL_ADC_ConfigChannel+0x172>
 8004248:	2300      	movs	r3, #0
 800424a:	461a      	mov	r2, r3
 800424c:	f7ff fc85 	bl	8003b5a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	6919      	ldr	r1, [r3, #16]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	7e1b      	ldrb	r3, [r3, #24]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d102      	bne.n	8004266 <HAL_ADC_ConfigChannel+0x18e>
 8004260:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004264:	e000      	b.n	8004268 <HAL_ADC_ConfigChannel+0x190>
 8004266:	2300      	movs	r3, #0
 8004268:	461a      	mov	r2, r3
 800426a:	f7ff fc5d 	bl	8003b28 <LL_ADC_SetDataRightShift>
 800426e:	e047      	b.n	8004300 <HAL_ADC_ConfigChannel+0x228>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004276:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	069b      	lsls	r3, r3, #26
 8004280:	429a      	cmp	r2, r3
 8004282:	d107      	bne.n	8004294 <HAL_ADC_ConfigChannel+0x1bc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004292:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800429a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	069b      	lsls	r3, r3, #26
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d107      	bne.n	80042b8 <HAL_ADC_ConfigChannel+0x1e0>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80042b6:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	069b      	lsls	r3, r3, #26
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d107      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x204>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80042da:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	069b      	lsls	r3, r3, #26
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d107      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x228>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80042fe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff fd0d 	bl	8003d24 <LL_ADC_IsEnabled>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	f040 81d9 	bne.w	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6818      	ldr	r0, [r3, #0]
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	6819      	ldr	r1, [r3, #0]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	461a      	mov	r2, r3
 8004320:	f7ff fc8e 	bl	8003c40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a0b      	ldr	r2, [pc, #44]	; (8004358 <HAL_ADC_ConfigChannel+0x280>)
 800432a:	4293      	cmp	r3, r2
 800432c:	f040 8101 	bne.w	8004532 <HAL_ADC_ConfigChannel+0x45a>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10f      	bne.n	8004360 <HAL_ADC_ConfigChannel+0x288>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	0e9b      	lsrs	r3, r3, #26
 8004346:	3301      	adds	r3, #1
 8004348:	f003 031f 	and.w	r3, r3, #31
 800434c:	2b09      	cmp	r3, #9
 800434e:	bf94      	ite	ls
 8004350:	2301      	movls	r3, #1
 8004352:	2300      	movhi	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	e016      	b.n	8004386 <HAL_ADC_ConfigChannel+0x2ae>
 8004358:	47ff0000 	.word	0x47ff0000
 800435c:	5c001000 	.word	0x5c001000
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004368:	fa93 f3a3 	rbit	r3, r3
 800436c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800436e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004370:	fab3 f383 	clz	r3, r3
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3301      	adds	r3, #1
 8004378:	f003 031f 	and.w	r3, r3, #31
 800437c:	2b09      	cmp	r3, #9
 800437e:	bf94      	ite	ls
 8004380:	2301      	movls	r3, #1
 8004382:	2300      	movhi	r3, #0
 8004384:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004386:	2b00      	cmp	r3, #0
 8004388:	d064      	beq.n	8004454 <HAL_ADC_ConfigChannel+0x37c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004392:	2b00      	cmp	r3, #0
 8004394:	d107      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x2ce>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	0e9b      	lsrs	r3, r3, #26
 800439c:	3301      	adds	r3, #1
 800439e:	069b      	lsls	r3, r3, #26
 80043a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043a4:	e00e      	b.n	80043c4 <HAL_ADC_ConfigChannel+0x2ec>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80043b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b6:	fab3 f383 	clz	r3, r3
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	3301      	adds	r3, #1
 80043be:	069b      	lsls	r3, r3, #26
 80043c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d109      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x30c>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	0e9b      	lsrs	r3, r3, #26
 80043d6:	3301      	adds	r3, #1
 80043d8:	f003 031f 	and.w	r3, r3, #31
 80043dc:	2101      	movs	r1, #1
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	e010      	b.n	8004406 <HAL_ADC_ConfigChannel+0x32e>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ec:	fa93 f3a3 	rbit	r3, r3
 80043f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80043f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f4:	fab3 f383 	clz	r3, r3
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	3301      	adds	r3, #1
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	2101      	movs	r1, #1
 8004402:	fa01 f303 	lsl.w	r3, r1, r3
 8004406:	ea42 0103 	orr.w	r1, r2, r3
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10a      	bne.n	800442c <HAL_ADC_ConfigChannel+0x354>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	0e9b      	lsrs	r3, r3, #26
 800441c:	3301      	adds	r3, #1
 800441e:	f003 021f 	and.w	r2, r3, #31
 8004422:	4613      	mov	r3, r2
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	4413      	add	r3, r2
 8004428:	051b      	lsls	r3, r3, #20
 800442a:	e011      	b.n	8004450 <HAL_ADC_ConfigChannel+0x378>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004434:	fa93 f3a3 	rbit	r3, r3
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	fab3 f383 	clz	r3, r3
 8004440:	b2db      	uxtb	r3, r3
 8004442:	3301      	adds	r3, #1
 8004444:	f003 021f 	and.w	r2, r3, #31
 8004448:	4613      	mov	r3, r2
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	4413      	add	r3, r2
 800444e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004450:	430b      	orrs	r3, r1
 8004452:	e069      	b.n	8004528 <HAL_ADC_ConfigChannel+0x450>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800445c:	2b00      	cmp	r3, #0
 800445e:	d107      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x398>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	0e9b      	lsrs	r3, r3, #26
 8004466:	3301      	adds	r3, #1
 8004468:	069b      	lsls	r3, r3, #26
 800446a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800446e:	e00e      	b.n	800448e <HAL_ADC_ConfigChannel+0x3b6>
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	fa93 f3a3 	rbit	r3, r3
 800447c:	61fb      	str	r3, [r7, #28]
  return result;
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	fab3 f383 	clz	r3, r3
 8004484:	b2db      	uxtb	r3, r3
 8004486:	3301      	adds	r3, #1
 8004488:	069b      	lsls	r3, r3, #26
 800448a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004496:	2b00      	cmp	r3, #0
 8004498:	d109      	bne.n	80044ae <HAL_ADC_ConfigChannel+0x3d6>
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	0e9b      	lsrs	r3, r3, #26
 80044a0:	3301      	adds	r3, #1
 80044a2:	f003 031f 	and.w	r3, r3, #31
 80044a6:	2101      	movs	r1, #1
 80044a8:	fa01 f303 	lsl.w	r3, r1, r3
 80044ac:	e010      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x3f8>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	fa93 f3a3 	rbit	r3, r3
 80044ba:	617b      	str	r3, [r7, #20]
  return result;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	fab3 f383 	clz	r3, r3
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	3301      	adds	r3, #1
 80044c6:	f003 031f 	and.w	r3, r3, #31
 80044ca:	2101      	movs	r1, #1
 80044cc:	fa01 f303 	lsl.w	r3, r1, r3
 80044d0:	ea42 0103 	orr.w	r1, r2, r3
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10d      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x424>
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	0e9b      	lsrs	r3, r3, #26
 80044e6:	3301      	adds	r3, #1
 80044e8:	f003 021f 	and.w	r2, r3, #31
 80044ec:	4613      	mov	r3, r2
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	4413      	add	r3, r2
 80044f2:	3b1e      	subs	r3, #30
 80044f4:	051b      	lsls	r3, r3, #20
 80044f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80044fa:	e014      	b.n	8004526 <HAL_ADC_ConfigChannel+0x44e>
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	fa93 f3a3 	rbit	r3, r3
 8004508:	60fb      	str	r3, [r7, #12]
  return result;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	fab3 f383 	clz	r3, r3
 8004510:	b2db      	uxtb	r3, r3
 8004512:	3301      	adds	r3, #1
 8004514:	f003 021f 	and.w	r2, r3, #31
 8004518:	4613      	mov	r3, r2
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	4413      	add	r3, r2
 800451e:	3b1e      	subs	r3, #30
 8004520:	051b      	lsls	r3, r3, #20
 8004522:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004526:	430b      	orrs	r3, r1
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	6892      	ldr	r2, [r2, #8]
 800452c:	4619      	mov	r1, r3
 800452e:	f7ff fb5b 	bl	8003be8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	f280 80c4 	bge.w	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a65      	ldr	r2, [pc, #404]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d004      	beq.n	8004550 <HAL_ADC_ConfigChannel+0x478>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a64      	ldr	r2, [pc, #400]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d101      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x47c>
 8004550:	4b63      	ldr	r3, [pc, #396]	; (80046e0 <HAL_ADC_ConfigChannel+0x608>)
 8004552:	e000      	b.n	8004556 <HAL_ADC_ConfigChannel+0x47e>
 8004554:	4b63      	ldr	r3, [pc, #396]	; (80046e4 <HAL_ADC_ConfigChannel+0x60c>)
 8004556:	4618      	mov	r0, r3
 8004558:	f7ff fab8 	bl	8003acc <LL_ADC_GetCommonPathInternalCh>
 800455c:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a5d      	ldr	r2, [pc, #372]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d004      	beq.n	8004572 <HAL_ADC_ConfigChannel+0x49a>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a5b      	ldr	r2, [pc, #364]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d10e      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x4b8>
 8004572:	4859      	ldr	r0, [pc, #356]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 8004574:	f7ff fbd6 	bl	8003d24 <LL_ADC_IsEnabled>
 8004578:	4604      	mov	r4, r0
 800457a:	4858      	ldr	r0, [pc, #352]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 800457c:	f7ff fbd2 	bl	8003d24 <LL_ADC_IsEnabled>
 8004580:	4603      	mov	r3, r0
 8004582:	4323      	orrs	r3, r4
 8004584:	2b00      	cmp	r3, #0
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	e008      	b.n	80045a2 <HAL_ADC_ConfigChannel+0x4ca>
 8004590:	4855      	ldr	r0, [pc, #340]	; (80046e8 <HAL_ADC_ConfigChannel+0x610>)
 8004592:	f7ff fbc7 	bl	8003d24 <LL_ADC_IsEnabled>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	bf0c      	ite	eq
 800459c:	2301      	moveq	r3, #1
 800459e:	2300      	movne	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d07b      	beq.n	800469e <HAL_ADC_ConfigChannel+0x5c6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a50      	ldr	r2, [pc, #320]	; (80046ec <HAL_ADC_ConfigChannel+0x614>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d12e      	bne.n	800460e <HAL_ADC_ConfigChannel+0x536>
 80045b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d129      	bne.n	800460e <HAL_ADC_ConfigChannel+0x536>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a4a      	ldr	r2, [pc, #296]	; (80046e8 <HAL_ADC_ConfigChannel+0x610>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d17f      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a43      	ldr	r2, [pc, #268]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d004      	beq.n	80045d8 <HAL_ADC_ConfigChannel+0x500>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a42      	ldr	r2, [pc, #264]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d101      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x504>
 80045d8:	4a41      	ldr	r2, [pc, #260]	; (80046e0 <HAL_ADC_ConfigChannel+0x608>)
 80045da:	e000      	b.n	80045de <HAL_ADC_ConfigChannel+0x506>
 80045dc:	4a41      	ldr	r2, [pc, #260]	; (80046e4 <HAL_ADC_ConfigChannel+0x60c>)
 80045de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f7ff fa5d 	bl	8003aa6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80045ec:	4b40      	ldr	r3, [pc, #256]	; (80046f0 <HAL_ADC_ConfigChannel+0x618>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	099b      	lsrs	r3, r3, #6
 80045f2:	4a40      	ldr	r2, [pc, #256]	; (80046f4 <HAL_ADC_ConfigChannel+0x61c>)
 80045f4:	fba2 2303 	umull	r2, r3, r2, r3
 80045f8:	099b      	lsrs	r3, r3, #6
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80045fe:	e002      	b.n	8004606 <HAL_ADC_ConfigChannel+0x52e>
              {
                wait_loop_index--;
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	3b01      	subs	r3, #1
 8004604:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1f9      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x528>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800460c:	e05a      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a39      	ldr	r2, [pc, #228]	; (80046f8 <HAL_ADC_ConfigChannel+0x620>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d11e      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x57e>
 8004618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800461a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d119      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x57e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a30      	ldr	r2, [pc, #192]	; (80046e8 <HAL_ADC_ConfigChannel+0x610>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d14b      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a29      	ldr	r2, [pc, #164]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d004      	beq.n	8004640 <HAL_ADC_ConfigChannel+0x568>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a28      	ldr	r2, [pc, #160]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d101      	bne.n	8004644 <HAL_ADC_ConfigChannel+0x56c>
 8004640:	4a27      	ldr	r2, [pc, #156]	; (80046e0 <HAL_ADC_ConfigChannel+0x608>)
 8004642:	e000      	b.n	8004646 <HAL_ADC_ConfigChannel+0x56e>
 8004644:	4a27      	ldr	r2, [pc, #156]	; (80046e4 <HAL_ADC_ConfigChannel+0x60c>)
 8004646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004648:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f7ff fa29 	bl	8003aa6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004654:	e036      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a28      	ldr	r2, [pc, #160]	; (80046fc <HAL_ADC_ConfigChannel+0x624>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d131      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
 8004660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d12c      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a1e      	ldr	r2, [pc, #120]	; (80046e8 <HAL_ADC_ConfigChannel+0x610>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d127      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a17      	ldr	r2, [pc, #92]	; (80046d8 <HAL_ADC_ConfigChannel+0x600>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d004      	beq.n	8004688 <HAL_ADC_ConfigChannel+0x5b0>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a16      	ldr	r2, [pc, #88]	; (80046dc <HAL_ADC_ConfigChannel+0x604>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d101      	bne.n	800468c <HAL_ADC_ConfigChannel+0x5b4>
 8004688:	4a15      	ldr	r2, [pc, #84]	; (80046e0 <HAL_ADC_ConfigChannel+0x608>)
 800468a:	e000      	b.n	800468e <HAL_ADC_ConfigChannel+0x5b6>
 800468c:	4a15      	ldr	r2, [pc, #84]	; (80046e4 <HAL_ADC_ConfigChannel+0x60c>)
 800468e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f7ff fa05 	bl	8003aa6 <LL_ADC_SetCommonPathInternalCh>
 800469c:	e012      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a2:	f043 0220 	orr.w	r2, r3, #32
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80046b0:	e008      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x5ec>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	f043 0220 	orr.w	r2, r3, #32
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80046cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3764      	adds	r7, #100	; 0x64
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd90      	pop	{r4, r7, pc}
 80046d8:	40022000 	.word	0x40022000
 80046dc:	40022100 	.word	0x40022100
 80046e0:	40022300 	.word	0x40022300
 80046e4:	58026300 	.word	0x58026300
 80046e8:	58026000 	.word	0x58026000
 80046ec:	cb840000 	.word	0xcb840000
 80046f0:	240038a4 	.word	0x240038a4
 80046f4:	053e2d63 	.word	0x053e2d63
 80046f8:	c7520000 	.word	0xc7520000
 80046fc:	cfb80000 	.word	0xcfb80000

08004700 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a79      	ldr	r2, [pc, #484]	; (80048f4 <ADC_ConfigureBoostMode+0x1f4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d004      	beq.n	800471c <ADC_ConfigureBoostMode+0x1c>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a78      	ldr	r2, [pc, #480]	; (80048f8 <ADC_ConfigureBoostMode+0x1f8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d109      	bne.n	8004730 <ADC_ConfigureBoostMode+0x30>
 800471c:	4b77      	ldr	r3, [pc, #476]	; (80048fc <ADC_ConfigureBoostMode+0x1fc>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004724:	2b00      	cmp	r3, #0
 8004726:	bf14      	ite	ne
 8004728:	2301      	movne	r3, #1
 800472a:	2300      	moveq	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	e008      	b.n	8004742 <ADC_ConfigureBoostMode+0x42>
 8004730:	4b73      	ldr	r3, [pc, #460]	; (8004900 <ADC_ConfigureBoostMode+0x200>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d01c      	beq.n	8004780 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004746:	f002 feb5 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 800474a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004754:	d010      	beq.n	8004778 <ADC_ConfigureBoostMode+0x78>
 8004756:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800475a:	d871      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x140>
 800475c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004760:	d002      	beq.n	8004768 <ADC_ConfigureBoostMode+0x68>
 8004762:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004766:	d16b      	bne.n	8004840 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	0c1b      	lsrs	r3, r3, #16
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	fbb2 f3f3 	udiv	r3, r2, r3
 8004774:	60fb      	str	r3, [r7, #12]
        break;
 8004776:	e066      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	089b      	lsrs	r3, r3, #2
 800477c:	60fb      	str	r3, [r7, #12]
        break;
 800477e:	e062      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004780:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004784:	f003 fdfc 	bl	8008380 <HAL_RCCEx_GetPeriphCLKFreq>
 8004788:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004792:	d051      	beq.n	8004838 <ADC_ConfigureBoostMode+0x138>
 8004794:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004798:	d854      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 800479a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800479e:	d047      	beq.n	8004830 <ADC_ConfigureBoostMode+0x130>
 80047a0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80047a4:	d84e      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047a6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80047aa:	d03d      	beq.n	8004828 <ADC_ConfigureBoostMode+0x128>
 80047ac:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80047b0:	d848      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047b6:	d033      	beq.n	8004820 <ADC_ConfigureBoostMode+0x120>
 80047b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047bc:	d842      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047be:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80047c2:	d029      	beq.n	8004818 <ADC_ConfigureBoostMode+0x118>
 80047c4:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80047c8:	d83c      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047ca:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80047ce:	d01a      	beq.n	8004806 <ADC_ConfigureBoostMode+0x106>
 80047d0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80047d4:	d836      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047d6:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80047da:	d014      	beq.n	8004806 <ADC_ConfigureBoostMode+0x106>
 80047dc:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80047e0:	d830      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047e6:	d00e      	beq.n	8004806 <ADC_ConfigureBoostMode+0x106>
 80047e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047ec:	d82a      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047ee:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80047f2:	d008      	beq.n	8004806 <ADC_ConfigureBoostMode+0x106>
 80047f4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80047f8:	d824      	bhi.n	8004844 <ADC_ConfigureBoostMode+0x144>
 80047fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047fe:	d002      	beq.n	8004806 <ADC_ConfigureBoostMode+0x106>
 8004800:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004804:	d11e      	bne.n	8004844 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	0c9b      	lsrs	r3, r3, #18
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	fbb2 f3f3 	udiv	r3, r2, r3
 8004814:	60fb      	str	r3, [r7, #12]
        break;
 8004816:	e016      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	091b      	lsrs	r3, r3, #4
 800481c:	60fb      	str	r3, [r7, #12]
        break;
 800481e:	e012      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	60fb      	str	r3, [r7, #12]
        break;
 8004826:	e00e      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	099b      	lsrs	r3, r3, #6
 800482c:	60fb      	str	r3, [r7, #12]
        break;
 800482e:	e00a      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	09db      	lsrs	r3, r3, #7
 8004834:	60fb      	str	r3, [r7, #12]
        break;
 8004836:	e006      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	0a1b      	lsrs	r3, r3, #8
 800483c:	60fb      	str	r3, [r7, #12]
        break;
 800483e:	e002      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
        break;
 8004840:	bf00      	nop
 8004842:	e000      	b.n	8004846 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004844:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004846:	f7ff f90f 	bl	8003a68 <HAL_GetREVID>
 800484a:	4603      	mov	r3, r0
 800484c:	f241 0203 	movw	r2, #4099	; 0x1003
 8004850:	4293      	cmp	r3, r2
 8004852:	d815      	bhi.n	8004880 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a2b      	ldr	r2, [pc, #172]	; (8004904 <ADC_ConfigureBoostMode+0x204>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d908      	bls.n	800486e <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800486a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800486c:	e03e      	b.n	80048ec <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800487c:	609a      	str	r2, [r3, #8]
}
 800487e:	e035      	b.n	80048ec <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	085b      	lsrs	r3, r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4a1f      	ldr	r2, [pc, #124]	; (8004908 <ADC_ConfigureBoostMode+0x208>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d808      	bhi.n	80048a0 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800489c:	609a      	str	r2, [r3, #8]
}
 800489e:	e025      	b.n	80048ec <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	4a1a      	ldr	r2, [pc, #104]	; (800490c <ADC_ConfigureBoostMode+0x20c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d80a      	bhi.n	80048be <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048ba:	609a      	str	r2, [r3, #8]
}
 80048bc:	e016      	b.n	80048ec <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4a13      	ldr	r2, [pc, #76]	; (8004910 <ADC_ConfigureBoostMode+0x210>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d80a      	bhi.n	80048dc <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d8:	609a      	str	r2, [r3, #8]
}
 80048da:	e007      	b.n	80048ec <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80048ea:	609a      	str	r2, [r3, #8]
}
 80048ec:	bf00      	nop
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40022000 	.word	0x40022000
 80048f8:	40022100 	.word	0x40022100
 80048fc:	40022300 	.word	0x40022300
 8004900:	58026300 	.word	0x58026300
 8004904:	01312d00 	.word	0x01312d00
 8004908:	005f5e10 	.word	0x005f5e10
 800490c:	00bebc20 	.word	0x00bebc20
 8004910:	017d7840 	.word	0x017d7840

08004914 <LL_ADC_IsEnabled>:
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <LL_ADC_IsEnabled+0x18>
 8004928:	2301      	movs	r3, #1
 800492a:	e000      	b.n	800492e <LL_ADC_IsEnabled+0x1a>
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <LL_ADC_REG_IsConversionOngoing>:
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 0304 	and.w	r3, r3, #4
 800494a:	2b04      	cmp	r3, #4
 800494c:	d101      	bne.n	8004952 <LL_ADC_REG_IsConversionOngoing+0x18>
 800494e:	2301      	movs	r3, #1
 8004950:	e000      	b.n	8004954 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004960:	b590      	push	{r4, r7, lr}
 8004962:	b09f      	sub	sp, #124	; 0x7c
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800497a:	2302      	movs	r3, #2
 800497c:	e0ba      	b.n	8004af4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a5c      	ldr	r2, [pc, #368]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d102      	bne.n	8004996 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004990:	4b5b      	ldr	r3, [pc, #364]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8004992:	60bb      	str	r3, [r7, #8]
 8004994:	e001      	b.n	800499a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004996:	2300      	movs	r3, #0
 8004998:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a4:	f043 0220 	orr.w	r2, r3, #32
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e09d      	b.n	8004af4 <HAL_ADCEx_MultiModeConfigChannel+0x194>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7ff ffbd 	bl	800493a <LL_ADC_REG_IsConversionOngoing>
 80049c0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7ff ffb7 	bl	800493a <LL_ADC_REG_IsConversionOngoing>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d17f      	bne.n	8004ad2 <HAL_ADCEx_MultiModeConfigChannel+0x172>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80049d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d17c      	bne.n	8004ad2 <HAL_ADCEx_MultiModeConfigChannel+0x172>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a47      	ldr	r2, [pc, #284]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d004      	beq.n	80049ec <HAL_ADCEx_MultiModeConfigChannel+0x8c>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a46      	ldr	r2, [pc, #280]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d101      	bne.n	80049f0 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80049ec:	4b45      	ldr	r3, [pc, #276]	; (8004b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80049ee:	e000      	b.n	80049f2 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 80049f0:	4b45      	ldr	r3, [pc, #276]	; (8004b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80049f2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d039      	beq.n	8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x110>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80049fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a0c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a3a      	ldr	r2, [pc, #232]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a38      	ldr	r2, [pc, #224]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d10e      	bne.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8004a22:	4836      	ldr	r0, [pc, #216]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8004a24:	f7ff ff76 	bl	8004914 <LL_ADC_IsEnabled>
 8004a28:	4604      	mov	r4, r0
 8004a2a:	4835      	ldr	r0, [pc, #212]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8004a2c:	f7ff ff72 	bl	8004914 <LL_ADC_IsEnabled>
 8004a30:	4603      	mov	r3, r0
 8004a32:	4323      	orrs	r3, r4
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	bf0c      	ite	eq
 8004a38:	2301      	moveq	r3, #1
 8004a3a:	2300      	movne	r3, #0
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	e008      	b.n	8004a52 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8004a40:	4832      	ldr	r0, [pc, #200]	; (8004b0c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a42:	f7ff ff67 	bl	8004914 <LL_ADC_IsEnabled>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d047      	beq.n	8004ae6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a58:	689a      	ldr	r2, [r3, #8]
 8004a5a:	4b2d      	ldr	r3, [pc, #180]	; (8004b10 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	6811      	ldr	r1, [r2, #0]
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	6892      	ldr	r2, [r2, #8]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a6c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a6e:	e03a      	b.n	8004ae6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004a70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a7a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a1e      	ldr	r2, [pc, #120]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d004      	beq.n	8004a90 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d10e      	bne.n	8004aae <HAL_ADCEx_MultiModeConfigChannel+0x14e>
 8004a90:	481a      	ldr	r0, [pc, #104]	; (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8004a92:	f7ff ff3f 	bl	8004914 <LL_ADC_IsEnabled>
 8004a96:	4604      	mov	r4, r0
 8004a98:	4819      	ldr	r0, [pc, #100]	; (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8004a9a:	f7ff ff3b 	bl	8004914 <LL_ADC_IsEnabled>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	4323      	orrs	r3, r4
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	bf0c      	ite	eq
 8004aa6:	2301      	moveq	r3, #1
 8004aa8:	2300      	movne	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e008      	b.n	8004ac0 <HAL_ADCEx_MultiModeConfigChannel+0x160>
 8004aae:	4817      	ldr	r0, [pc, #92]	; (8004b0c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004ab0:	f7ff ff30 	bl	8004914 <LL_ADC_IsEnabled>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	bf0c      	ite	eq
 8004aba:	2301      	moveq	r3, #1
 8004abc:	2300      	movne	r3, #0
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d010      	beq.n	8004ae6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	4b11      	ldr	r3, [pc, #68]	; (8004b10 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ace:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ad0:	e009      	b.n	8004ae6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad6:	f043 0220 	orr.w	r2, r3, #32
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004ae4:	e000      	b.n	8004ae8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ae6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004af0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	377c      	adds	r7, #124	; 0x7c
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd90      	pop	{r4, r7, pc}
 8004afc:	40022000 	.word	0x40022000
 8004b00:	40022100 	.word	0x40022100
 8004b04:	40022300 	.word	0x40022300
 8004b08:	58026300 	.word	0x58026300
 8004b0c:	58026000 	.word	0x58026000
 8004b10:	fffff0e0 	.word	0xfffff0e0

08004b14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b24:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <__NVIC_SetPriorityGrouping+0x40>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b30:	4013      	ands	r3, r2
 8004b32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004b3c:	4b06      	ldr	r3, [pc, #24]	; (8004b58 <__NVIC_SetPriorityGrouping+0x44>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b42:	4a04      	ldr	r2, [pc, #16]	; (8004b54 <__NVIC_SetPriorityGrouping+0x40>)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	60d3      	str	r3, [r2, #12]
}
 8004b48:	bf00      	nop
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	e000ed00 	.word	0xe000ed00
 8004b58:	05fa0000 	.word	0x05fa0000

08004b5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b60:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <__NVIC_GetPriorityGrouping+0x18>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	0a1b      	lsrs	r3, r3, #8
 8004b66:	f003 0307 	and.w	r3, r3, #7
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	e000ed00 	.word	0xe000ed00

08004b78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004b82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	db0b      	blt.n	8004ba2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	f003 021f 	and.w	r2, r3, #31
 8004b90:	4907      	ldr	r1, [pc, #28]	; (8004bb0 <__NVIC_EnableIRQ+0x38>)
 8004b92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b96:	095b      	lsrs	r3, r3, #5
 8004b98:	2001      	movs	r0, #1
 8004b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	e000e100 	.word	0xe000e100

08004bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	6039      	str	r1, [r7, #0]
 8004bbe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004bc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	db0a      	blt.n	8004bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	490c      	ldr	r1, [pc, #48]	; (8004c00 <__NVIC_SetPriority+0x4c>)
 8004bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bd2:	0112      	lsls	r2, r2, #4
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bdc:	e00a      	b.n	8004bf4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	4908      	ldr	r1, [pc, #32]	; (8004c04 <__NVIC_SetPriority+0x50>)
 8004be4:	88fb      	ldrh	r3, [r7, #6]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	3b04      	subs	r3, #4
 8004bec:	0112      	lsls	r2, r2, #4
 8004bee:	b2d2      	uxtb	r2, r2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	761a      	strb	r2, [r3, #24]
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	e000e100 	.word	0xe000e100
 8004c04:	e000ed00 	.word	0xe000ed00

08004c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b089      	sub	sp, #36	; 0x24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f003 0307 	and.w	r3, r3, #7
 8004c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	f1c3 0307 	rsb	r3, r3, #7
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	bf28      	it	cs
 8004c26:	2304      	movcs	r3, #4
 8004c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	2b06      	cmp	r3, #6
 8004c30:	d902      	bls.n	8004c38 <NVIC_EncodePriority+0x30>
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	3b03      	subs	r3, #3
 8004c36:	e000      	b.n	8004c3a <NVIC_EncodePriority+0x32>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	43da      	mvns	r2, r3
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	401a      	ands	r2, r3
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c50:	f04f 31ff 	mov.w	r1, #4294967295
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5a:	43d9      	mvns	r1, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c60:	4313      	orrs	r3, r2
         );
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3724      	adds	r7, #36	; 0x24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
	...

08004c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c80:	d301      	bcc.n	8004c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c82:	2301      	movs	r3, #1
 8004c84:	e00f      	b.n	8004ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c86:	4a0a      	ldr	r2, [pc, #40]	; (8004cb0 <SysTick_Config+0x40>)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c8e:	210f      	movs	r1, #15
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	f7ff ff8e 	bl	8004bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c98:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <SysTick_Config+0x40>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c9e:	4b04      	ldr	r3, [pc, #16]	; (8004cb0 <SysTick_Config+0x40>)
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3708      	adds	r7, #8
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	e000e010 	.word	0xe000e010

08004cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7ff ff29 	bl	8004b14 <__NVIC_SetPriorityGrouping>
}
 8004cc2:	bf00      	nop
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b086      	sub	sp, #24
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	60b9      	str	r1, [r7, #8]
 8004cd4:	607a      	str	r2, [r7, #4]
 8004cd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004cd8:	f7ff ff40 	bl	8004b5c <__NVIC_GetPriorityGrouping>
 8004cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68b9      	ldr	r1, [r7, #8]
 8004ce2:	6978      	ldr	r0, [r7, #20]
 8004ce4:	f7ff ff90 	bl	8004c08 <NVIC_EncodePriority>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004cee:	4611      	mov	r1, r2
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff ff5f 	bl	8004bb4 <__NVIC_SetPriority>
}
 8004cf6:	bf00      	nop
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b082      	sub	sp, #8
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	4603      	mov	r3, r0
 8004d06:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff ff33 	bl	8004b78 <__NVIC_EnableIRQ>
}
 8004d12:	bf00      	nop
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b082      	sub	sp, #8
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff ffa4 	bl	8004c70 <SysTick_Config>
 8004d28:	4603      	mov	r3, r0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
	...

08004d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b089      	sub	sp, #36	; 0x24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004d42:	4b89      	ldr	r3, [pc, #548]	; (8004f68 <HAL_GPIO_Init+0x234>)
 8004d44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d46:	e194      	b.n	8005072 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	fa01 f303 	lsl.w	r3, r1, r3
 8004d54:	4013      	ands	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8186 	beq.w	800506c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d00b      	beq.n	8004d80 <HAL_GPIO_Init+0x4c>
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d007      	beq.n	8004d80 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d74:	2b11      	cmp	r3, #17
 8004d76:	d003      	beq.n	8004d80 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2b12      	cmp	r3, #18
 8004d7e:	d130      	bne.n	8004de2 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004db6:	2201      	movs	r2, #1
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbe:	43db      	mvns	r3, r3
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	091b      	lsrs	r3, r3, #4
 8004dcc:	f003 0201 	and.w	r2, r3, #1
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	69ba      	ldr	r2, [r7, #24]
 8004de0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	2203      	movs	r2, #3
 8004dee:	fa02 f303 	lsl.w	r3, r2, r3
 8004df2:	43db      	mvns	r3, r3
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	4013      	ands	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d003      	beq.n	8004e22 <HAL_GPIO_Init+0xee>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b12      	cmp	r3, #18
 8004e20:	d123      	bne.n	8004e6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	08da      	lsrs	r2, r3, #3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3208      	adds	r2, #8
 8004e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	f003 0307 	and.w	r3, r3, #7
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	220f      	movs	r2, #15
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	43db      	mvns	r3, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	4013      	ands	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	691a      	ldr	r2, [r3, #16]
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	f003 0307 	and.w	r3, r3, #7
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	fa02 f303 	lsl.w	r3, r2, r3
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	08da      	lsrs	r2, r3, #3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3208      	adds	r2, #8
 8004e64:	69b9      	ldr	r1, [r7, #24]
 8004e66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	2203      	movs	r2, #3
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f003 0203 	and.w	r2, r3, #3
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69ba      	ldr	r2, [r7, #24]
 8004e9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80e0 	beq.w	800506c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eac:	4b2f      	ldr	r3, [pc, #188]	; (8004f6c <HAL_GPIO_Init+0x238>)
 8004eae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004eb2:	4a2e      	ldr	r2, [pc, #184]	; (8004f6c <HAL_GPIO_Init+0x238>)
 8004eb4:	f043 0302 	orr.w	r3, r3, #2
 8004eb8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004ebc:	4b2b      	ldr	r3, [pc, #172]	; (8004f6c <HAL_GPIO_Init+0x238>)
 8004ebe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004eca:	4a29      	ldr	r2, [pc, #164]	; (8004f70 <HAL_GPIO_Init+0x23c>)
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	089b      	lsrs	r3, r3, #2
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	220f      	movs	r2, #15
 8004ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee6:	43db      	mvns	r3, r3
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	4013      	ands	r3, r2
 8004eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a20      	ldr	r2, [pc, #128]	; (8004f74 <HAL_GPIO_Init+0x240>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d052      	beq.n	8004f9c <HAL_GPIO_Init+0x268>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a1f      	ldr	r2, [pc, #124]	; (8004f78 <HAL_GPIO_Init+0x244>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d031      	beq.n	8004f62 <HAL_GPIO_Init+0x22e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a1e      	ldr	r2, [pc, #120]	; (8004f7c <HAL_GPIO_Init+0x248>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d02b      	beq.n	8004f5e <HAL_GPIO_Init+0x22a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a1d      	ldr	r2, [pc, #116]	; (8004f80 <HAL_GPIO_Init+0x24c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d025      	beq.n	8004f5a <HAL_GPIO_Init+0x226>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a1c      	ldr	r2, [pc, #112]	; (8004f84 <HAL_GPIO_Init+0x250>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01f      	beq.n	8004f56 <HAL_GPIO_Init+0x222>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a1b      	ldr	r2, [pc, #108]	; (8004f88 <HAL_GPIO_Init+0x254>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d019      	beq.n	8004f52 <HAL_GPIO_Init+0x21e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a1a      	ldr	r2, [pc, #104]	; (8004f8c <HAL_GPIO_Init+0x258>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_GPIO_Init+0x21a>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a19      	ldr	r2, [pc, #100]	; (8004f90 <HAL_GPIO_Init+0x25c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d00d      	beq.n	8004f4a <HAL_GPIO_Init+0x216>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a18      	ldr	r2, [pc, #96]	; (8004f94 <HAL_GPIO_Init+0x260>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d007      	beq.n	8004f46 <HAL_GPIO_Init+0x212>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a17      	ldr	r2, [pc, #92]	; (8004f98 <HAL_GPIO_Init+0x264>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d101      	bne.n	8004f42 <HAL_GPIO_Init+0x20e>
 8004f3e:	2309      	movs	r3, #9
 8004f40:	e02d      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f42:	230a      	movs	r3, #10
 8004f44:	e02b      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f46:	2308      	movs	r3, #8
 8004f48:	e029      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f4a:	2307      	movs	r3, #7
 8004f4c:	e027      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f4e:	2306      	movs	r3, #6
 8004f50:	e025      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f52:	2305      	movs	r3, #5
 8004f54:	e023      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f56:	2304      	movs	r3, #4
 8004f58:	e021      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e01f      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	e01d      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e01b      	b.n	8004f9e <HAL_GPIO_Init+0x26a>
 8004f66:	bf00      	nop
 8004f68:	58000080 	.word	0x58000080
 8004f6c:	58024400 	.word	0x58024400
 8004f70:	58000400 	.word	0x58000400
 8004f74:	58020000 	.word	0x58020000
 8004f78:	58020400 	.word	0x58020400
 8004f7c:	58020800 	.word	0x58020800
 8004f80:	58020c00 	.word	0x58020c00
 8004f84:	58021000 	.word	0x58021000
 8004f88:	58021400 	.word	0x58021400
 8004f8c:	58021800 	.word	0x58021800
 8004f90:	58021c00 	.word	0x58021c00
 8004f94:	58022000 	.word	0x58022000
 8004f98:	58022400 	.word	0x58022400
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	69fa      	ldr	r2, [r7, #28]
 8004fa0:	f002 0203 	and.w	r2, r2, #3
 8004fa4:	0092      	lsls	r2, r2, #2
 8004fa6:	4093      	lsls	r3, r2
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fae:	4938      	ldr	r1, [pc, #224]	; (8005090 <HAL_GPIO_Init+0x35c>)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	089b      	lsrs	r3, r3, #2
 8004fb4:	3302      	adds	r3, #2
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	43db      	mvns	r3, r3
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	43db      	mvns	r3, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4013      	ands	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4313      	orrs	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005036:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800503e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	43db      	mvns	r3, r3
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	4013      	ands	r3, r2
 800504e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d003      	beq.n	8005064 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	4313      	orrs	r3, r2
 8005062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005064:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	3301      	adds	r3, #1
 8005070:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	fa22 f303 	lsr.w	r3, r2, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	f47f ae63 	bne.w	8004d48 <HAL_GPIO_Init+0x14>
  }
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	3724      	adds	r7, #36	; 0x24
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr
 8005090:	58000400 	.word	0x58000400

08005094 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691a      	ldr	r2, [r3, #16]
 80050a4:	887b      	ldrh	r3, [r7, #2]
 80050a6:	4013      	ands	r3, r2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050ac:	2301      	movs	r3, #1
 80050ae:	73fb      	strb	r3, [r7, #15]
 80050b0:	e001      	b.n	80050b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	807b      	strh	r3, [r7, #2]
 80050d0:	4613      	mov	r3, r2
 80050d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050d4:	787b      	ldrb	r3, [r7, #1]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050da:	887a      	ldrh	r2, [r7, #2]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80050e0:	e003      	b.n	80050ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80050e2:	887b      	ldrh	r3, [r7, #2]
 80050e4:	041a      	lsls	r2, r3, #16
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	619a      	str	r2, [r3, #24]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	4603      	mov	r3, r0
 80050fe:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005104:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005108:	88fb      	ldrh	r3, [r7, #6]
 800510a:	4013      	ands	r3, r2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d008      	beq.n	8005122 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005110:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005114:	88fb      	ldrh	r3, [r7, #6]
 8005116:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	4618      	mov	r0, r3
 800511e:	f000 f804 	bl	800512a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005122:	bf00      	nop
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	4603      	mov	r3, r0
 8005132:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e038      	b.n	80051c4 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800515a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f245 5255 	movw	r2, #21845	; 0x5555
 8005164:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6852      	ldr	r2, [r2, #4]
 800516e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6892      	ldr	r2, [r2, #8]
 8005178:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800517a:	f7fe fc45 	bl	8003a08 <HAL_GetTick>
 800517e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8005180:	e008      	b.n	8005194 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005182:	f7fe fc41 	bl	8003a08 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b30      	cmp	r3, #48	; 0x30
 800518e:	d901      	bls.n	8005194 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e017      	b.n	80051c4 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f1      	bne.n	8005182 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691a      	ldr	r2, [r3, #16]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d005      	beq.n	80051b8 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	68d2      	ldr	r2, [r2, #12]
 80051b4:	611a      	str	r2, [r3, #16]
 80051b6:	e004      	b.n	80051c2 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80051c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80051dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80051ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ee:	b08f      	sub	sp, #60	; 0x3c
 80051f0:	af0a      	add	r7, sp, #40	; 0x28
 80051f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e116      	b.n	800542c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d106      	bne.n	800521e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f009 f837 	bl	800e28c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2203      	movs	r2, #3
 8005222:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522e:	2b00      	cmp	r3, #0
 8005230:	d102      	bne.n	8005238 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4618      	mov	r0, r3
 800523e:	f005 ff3c 	bl	800b0ba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	603b      	str	r3, [r7, #0]
 8005248:	687e      	ldr	r6, [r7, #4]
 800524a:	466d      	mov	r5, sp
 800524c:	f106 0410 	add.w	r4, r6, #16
 8005250:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005252:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005254:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005256:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005258:	e894 0003 	ldmia.w	r4, {r0, r1}
 800525c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005260:	1d33      	adds	r3, r6, #4
 8005262:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005264:	6838      	ldr	r0, [r7, #0]
 8005266:	f005 fe13 	bl	800ae90 <USB_CoreInit>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d005      	beq.n	800527c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0d7      	b.n	800542c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2100      	movs	r1, #0
 8005282:	4618      	mov	r0, r3
 8005284:	f005 ff2a 	bl	800b0dc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005288:	2300      	movs	r3, #0
 800528a:	73fb      	strb	r3, [r7, #15]
 800528c:	e04a      	b.n	8005324 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800528e:	7bfa      	ldrb	r2, [r7, #15]
 8005290:	6879      	ldr	r1, [r7, #4]
 8005292:	4613      	mov	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	440b      	add	r3, r1
 800529c:	333d      	adds	r3, #61	; 0x3d
 800529e:	2201      	movs	r2, #1
 80052a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80052a2:	7bfa      	ldrb	r2, [r7, #15]
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	333c      	adds	r3, #60	; 0x3c
 80052b2:	7bfa      	ldrb	r2, [r7, #15]
 80052b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80052b6:	7bfa      	ldrb	r2, [r7, #15]
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	b298      	uxth	r0, r3
 80052bc:	6879      	ldr	r1, [r7, #4]
 80052be:	4613      	mov	r3, r2
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	1a9b      	subs	r3, r3, r2
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	440b      	add	r3, r1
 80052c8:	3342      	adds	r3, #66	; 0x42
 80052ca:	4602      	mov	r2, r0
 80052cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80052ce:	7bfa      	ldrb	r2, [r7, #15]
 80052d0:	6879      	ldr	r1, [r7, #4]
 80052d2:	4613      	mov	r3, r2
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	1a9b      	subs	r3, r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	440b      	add	r3, r1
 80052dc:	333f      	adds	r3, #63	; 0x3f
 80052de:	2200      	movs	r2, #0
 80052e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80052e2:	7bfa      	ldrb	r2, [r7, #15]
 80052e4:	6879      	ldr	r1, [r7, #4]
 80052e6:	4613      	mov	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	1a9b      	subs	r3, r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	440b      	add	r3, r1
 80052f0:	3344      	adds	r3, #68	; 0x44
 80052f2:	2200      	movs	r2, #0
 80052f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80052f6:	7bfa      	ldrb	r2, [r7, #15]
 80052f8:	6879      	ldr	r1, [r7, #4]
 80052fa:	4613      	mov	r3, r2
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	1a9b      	subs	r3, r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	440b      	add	r3, r1
 8005304:	3348      	adds	r3, #72	; 0x48
 8005306:	2200      	movs	r2, #0
 8005308:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800530a:	7bfa      	ldrb	r2, [r7, #15]
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	00db      	lsls	r3, r3, #3
 8005312:	1a9b      	subs	r3, r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	440b      	add	r3, r1
 8005318:	3350      	adds	r3, #80	; 0x50
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800531e:	7bfb      	ldrb	r3, [r7, #15]
 8005320:	3301      	adds	r3, #1
 8005322:	73fb      	strb	r3, [r7, #15]
 8005324:	7bfa      	ldrb	r2, [r7, #15]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	429a      	cmp	r2, r3
 800532c:	d3af      	bcc.n	800528e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800532e:	2300      	movs	r3, #0
 8005330:	73fb      	strb	r3, [r7, #15]
 8005332:	e044      	b.n	80053be <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005334:	7bfa      	ldrb	r2, [r7, #15]
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	4613      	mov	r3, r2
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	1a9b      	subs	r3, r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	440b      	add	r3, r1
 8005342:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005346:	2200      	movs	r2, #0
 8005348:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800534a:	7bfa      	ldrb	r2, [r7, #15]
 800534c:	6879      	ldr	r1, [r7, #4]
 800534e:	4613      	mov	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	440b      	add	r3, r1
 8005358:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800535c:	7bfa      	ldrb	r2, [r7, #15]
 800535e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005360:	7bfa      	ldrb	r2, [r7, #15]
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	440b      	add	r3, r1
 800536e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005372:	2200      	movs	r2, #0
 8005374:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005376:	7bfa      	ldrb	r2, [r7, #15]
 8005378:	6879      	ldr	r1, [r7, #4]
 800537a:	4613      	mov	r3, r2
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	1a9b      	subs	r3, r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005388:	2200      	movs	r2, #0
 800538a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800538c:	7bfa      	ldrb	r2, [r7, #15]
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	4613      	mov	r3, r2
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	1a9b      	subs	r3, r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	440b      	add	r3, r1
 800539a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800539e:	2200      	movs	r2, #0
 80053a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80053a2:	7bfa      	ldrb	r2, [r7, #15]
 80053a4:	6879      	ldr	r1, [r7, #4]
 80053a6:	4613      	mov	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	1a9b      	subs	r3, r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	440b      	add	r3, r1
 80053b0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
 80053ba:	3301      	adds	r3, #1
 80053bc:	73fb      	strb	r3, [r7, #15]
 80053be:	7bfa      	ldrb	r2, [r7, #15]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d3b5      	bcc.n	8005334 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	603b      	str	r3, [r7, #0]
 80053ce:	687e      	ldr	r6, [r7, #4]
 80053d0:	466d      	mov	r5, sp
 80053d2:	f106 0410 	add.w	r4, r6, #16
 80053d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80053e2:	e885 0003 	stmia.w	r5, {r0, r1}
 80053e6:	1d33      	adds	r3, r6, #4
 80053e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053ea:	6838      	ldr	r0, [r7, #0]
 80053ec:	f005 fea0 	bl	800b130 <USB_DevInit>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d005      	beq.n	8005402 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e014      	b.n	800542c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005416:	2b01      	cmp	r3, #1
 8005418:	d102      	bne.n	8005420 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f001 f892 	bl	8006544 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4618      	mov	r0, r3
 8005426:	f006 fedf 	bl	800c1e8 <USB_DevDisconnect>

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005434 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_PCD_Start+0x1c>
 800544c:	2302      	movs	r3, #2
 800544e:	e020      	b.n	8005492 <HAL_PCD_Start+0x5e>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545c:	2b01      	cmp	r3, #1
 800545e:	d109      	bne.n	8005474 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005464:	2b01      	cmp	r3, #1
 8005466:	d005      	beq.n	8005474 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4618      	mov	r0, r3
 800547a:	f006 fe9d 	bl	800c1b8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f005 fe08 	bl	800b098 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800549a:	b590      	push	{r4, r7, lr}
 800549c:	b08d      	sub	sp, #52	; 0x34
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f006 ff44 	bl	800c33e <USB_GetMode>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f040 83ca 	bne.w	8005c52 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f006 fea8 	bl	800c218 <USB_ReadInterrupts>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 83c0 	beq.w	8005c50 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f006 fe9f 	bl	800c218 <USB_ReadInterrupts>
 80054da:	4603      	mov	r3, r0
 80054dc:	f003 0302 	and.w	r3, r3, #2
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d107      	bne.n	80054f4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695a      	ldr	r2, [r3, #20]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f002 0202 	and.w	r2, r2, #2
 80054f2:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f006 fe8d 	bl	800c218 <USB_ReadInterrupts>
 80054fe:	4603      	mov	r3, r0
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	2b10      	cmp	r3, #16
 8005506:	d161      	bne.n	80055cc <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	699a      	ldr	r2, [r3, #24]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0210 	bic.w	r2, r2, #16
 8005516:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f003 020f 	and.w	r2, r3, #15
 8005524:	4613      	mov	r3, r2
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	1a9b      	subs	r3, r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	4413      	add	r3, r2
 8005534:	3304      	adds	r3, #4
 8005536:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	0c5b      	lsrs	r3, r3, #17
 800553c:	f003 030f 	and.w	r3, r3, #15
 8005540:	2b02      	cmp	r3, #2
 8005542:	d124      	bne.n	800558e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005544:	69ba      	ldr	r2, [r7, #24]
 8005546:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800554a:	4013      	ands	r3, r2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d035      	beq.n	80055bc <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800555a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800555e:	b29b      	uxth	r3, r3
 8005560:	461a      	mov	r2, r3
 8005562:	6a38      	ldr	r0, [r7, #32]
 8005564:	f006 fd05 	bl	800bf72 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	091b      	lsrs	r3, r3, #4
 8005570:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005574:	441a      	add	r2, r3
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	699a      	ldr	r2, [r3, #24]
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	091b      	lsrs	r3, r3, #4
 8005582:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005586:	441a      	add	r2, r3
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	619a      	str	r2, [r3, #24]
 800558c:	e016      	b.n	80055bc <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	0c5b      	lsrs	r3, r3, #17
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	2b06      	cmp	r3, #6
 8005598:	d110      	bne.n	80055bc <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055a0:	2208      	movs	r2, #8
 80055a2:	4619      	mov	r1, r3
 80055a4:	6a38      	ldr	r0, [r7, #32]
 80055a6:	f006 fce4 	bl	800bf72 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	091b      	lsrs	r3, r3, #4
 80055b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055b6:	441a      	add	r2, r3
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	699a      	ldr	r2, [r3, #24]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0210 	orr.w	r2, r2, #16
 80055ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f006 fe21 	bl	800c218 <USB_ReadInterrupts>
 80055d6:	4603      	mov	r3, r0
 80055d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055dc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80055e0:	d16e      	bne.n	80056c0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4618      	mov	r0, r3
 80055ec:	f006 fe27 	bl	800c23e <USB_ReadDevAllOutEpInterrupt>
 80055f0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80055f2:	e062      	b.n	80056ba <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d057      	beq.n	80056ae <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005604:	b2d2      	uxtb	r2, r2
 8005606:	4611      	mov	r1, r2
 8005608:	4618      	mov	r0, r3
 800560a:	f006 fe4c 	bl	800c2a6 <USB_ReadDevOutEPInterrupt>
 800560e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00c      	beq.n	8005634 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005626:	461a      	mov	r2, r3
 8005628:	2301      	movs	r3, #1
 800562a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800562c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fdde 	bl	80061f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00c      	beq.n	8005658 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800563e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	4413      	add	r3, r2
 8005646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800564a:	461a      	mov	r2, r3
 800564c:	2308      	movs	r3, #8
 800564e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005650:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fed8 	bl	8006408 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f003 0310 	and.w	r3, r3, #16
 800565e:	2b00      	cmp	r3, #0
 8005660:	d008      	beq.n	8005674 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	015a      	lsls	r2, r3, #5
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	4413      	add	r3, r2
 800566a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800566e:	461a      	mov	r2, r3
 8005670:	2310      	movs	r3, #16
 8005672:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f003 0320 	and.w	r3, r3, #32
 800567a:	2b00      	cmp	r3, #0
 800567c:	d008      	beq.n	8005690 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800567e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005680:	015a      	lsls	r2, r3, #5
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	4413      	add	r3, r2
 8005686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800568a:	461a      	mov	r2, r3
 800568c:	2320      	movs	r3, #32
 800568e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d009      	beq.n	80056ae <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	461a      	mov	r2, r3
 80056a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80056ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b0:	3301      	adds	r3, #1
 80056b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80056b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b6:	085b      	lsrs	r3, r3, #1
 80056b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d199      	bne.n	80055f4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4618      	mov	r0, r3
 80056c6:	f006 fda7 	bl	800c218 <USB_ReadInterrupts>
 80056ca:	4603      	mov	r3, r0
 80056cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80056d4:	f040 80c0 	bne.w	8005858 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4618      	mov	r0, r3
 80056de:	f006 fdc8 	bl	800c272 <USB_ReadDevAllInEpInterrupt>
 80056e2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80056e8:	e0b2      	b.n	8005850 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80056ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 80a7 	beq.w	8005844 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fc:	b2d2      	uxtb	r2, r2
 80056fe:	4611      	mov	r1, r2
 8005700:	4618      	mov	r0, r3
 8005702:	f006 fdee 	bl	800c2e2 <USB_ReadDevInEPInterrupt>
 8005706:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d057      	beq.n	80057c2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	2201      	movs	r2, #1
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	43db      	mvns	r3, r3
 800572c:	69f9      	ldr	r1, [r7, #28]
 800572e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005732:	4013      	ands	r3, r2
 8005734:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005738:	015a      	lsls	r2, r3, #5
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	4413      	add	r3, r2
 800573e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005742:	461a      	mov	r2, r3
 8005744:	2301      	movs	r3, #1
 8005746:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d132      	bne.n	80057b6 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005750:	6879      	ldr	r1, [r7, #4]
 8005752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005754:	4613      	mov	r3, r2
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	1a9b      	subs	r3, r3, r2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	440b      	add	r3, r1
 800575e:	3348      	adds	r3, #72	; 0x48
 8005760:	6819      	ldr	r1, [r3, #0]
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005766:	4613      	mov	r3, r2
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	1a9b      	subs	r3, r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	4403      	add	r3, r0
 8005770:	3344      	adds	r3, #68	; 0x44
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4419      	add	r1, r3
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800577a:	4613      	mov	r3, r2
 800577c:	00db      	lsls	r3, r3, #3
 800577e:	1a9b      	subs	r3, r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4403      	add	r3, r0
 8005784:	3348      	adds	r3, #72	; 0x48
 8005786:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	2b00      	cmp	r3, #0
 800578c:	d113      	bne.n	80057b6 <HAL_PCD_IRQHandler+0x31c>
 800578e:	6879      	ldr	r1, [r7, #4]
 8005790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005792:	4613      	mov	r3, r2
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	440b      	add	r3, r1
 800579c:	3350      	adds	r3, #80	; 0x50
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d108      	bne.n	80057b6 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6818      	ldr	r0, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80057ae:	461a      	mov	r2, r3
 80057b0:	2101      	movs	r1, #1
 80057b2:	f006 fdf7 	bl	800c3a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	4619      	mov	r1, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f008 fde4 	bl	800e38a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d008      	beq.n	80057de <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80057cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057d8:	461a      	mov	r2, r3
 80057da:	2308      	movs	r3, #8
 80057dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d008      	beq.n	80057fa <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f4:	461a      	mov	r2, r3
 80057f6:	2310      	movs	r3, #16
 80057f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005800:	2b00      	cmp	r3, #0
 8005802:	d008      	beq.n	8005816 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	4413      	add	r3, r2
 800580c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005810:	461a      	mov	r2, r3
 8005812:	2340      	movs	r3, #64	; 0x40
 8005814:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d008      	beq.n	8005832 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005822:	015a      	lsls	r2, r3, #5
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	4413      	add	r3, r2
 8005828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800582c:	461a      	mov	r2, r3
 800582e:	2302      	movs	r3, #2
 8005830:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005838:	2b00      	cmp	r3, #0
 800583a:	d003      	beq.n	8005844 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800583c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 fc48 	bl	80060d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	3301      	adds	r3, #1
 8005848:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800584a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584c:	085b      	lsrs	r3, r3, #1
 800584e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005852:	2b00      	cmp	r3, #0
 8005854:	f47f af49 	bne.w	80056ea <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f006 fcdb 	bl	800c218 <USB_ReadInterrupts>
 8005862:	4603      	mov	r3, r0
 8005864:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005868:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800586c:	d122      	bne.n	80058b4 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005888:	2b01      	cmp	r3, #1
 800588a:	d108      	bne.n	800589e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005894:	2100      	movs	r1, #0
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 fe78 	bl	800658c <HAL_PCDEx_LPM_Callback>
 800589c:	e002      	b.n	80058a4 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f008 fdea 	bl	800e478 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695a      	ldr	r2, [r3, #20]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80058b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4618      	mov	r0, r3
 80058ba:	f006 fcad 	bl	800c218 <USB_ReadInterrupts>
 80058be:	4603      	mov	r3, r0
 80058c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058c8:	d112      	bne.n	80058f0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d102      	bne.n	80058e0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f008 fda6 	bl	800e42c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695a      	ldr	r2, [r3, #20]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80058ee:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4618      	mov	r0, r3
 80058f6:	f006 fc8f 	bl	800c218 <USB_ReadInterrupts>
 80058fa:	4603      	mov	r3, r0
 80058fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005900:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005904:	d121      	bne.n	800594a <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	695a      	ldr	r2, [r3, #20]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005914:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800591c:	2b00      	cmp	r3, #0
 800591e:	d111      	bne.n	8005944 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592e:	089b      	lsrs	r3, r3, #2
 8005930:	f003 020f 	and.w	r2, r3, #15
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800593a:	2101      	movs	r1, #1
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fe25 	bl	800658c <HAL_PCDEx_LPM_Callback>
 8005942:	e002      	b.n	800594a <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f008 fd71 	bl	800e42c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4618      	mov	r0, r3
 8005950:	f006 fc62 	bl	800c218 <USB_ReadInterrupts>
 8005954:	4603      	mov	r3, r0
 8005956:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800595a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800595e:	f040 80c7 	bne.w	8005af0 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	69fa      	ldr	r2, [r7, #28]
 800596c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005970:	f023 0301 	bic.w	r3, r3, #1
 8005974:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2110      	movs	r1, #16
 800597c:	4618      	mov	r0, r3
 800597e:	f005 fd35 	bl	800b3ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005982:	2300      	movs	r3, #0
 8005984:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005986:	e056      	b.n	8005a36 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598a:	015a      	lsls	r2, r3, #5
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	4413      	add	r3, r2
 8005990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005994:	461a      	mov	r2, r3
 8005996:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800599a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800599c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059ac:	0151      	lsls	r1, r2, #5
 80059ae:	69fa      	ldr	r2, [r7, #28]
 80059b0:	440a      	add	r2, r1
 80059b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059ba:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059be:	015a      	lsls	r2, r3, #5
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	4413      	add	r3, r2
 80059c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059cc:	0151      	lsls	r1, r2, #5
 80059ce:	69fa      	ldr	r2, [r7, #28]
 80059d0:	440a      	add	r2, r1
 80059d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80059da:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80059dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e8:	461a      	mov	r2, r3
 80059ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80059ee:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80059f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f2:	015a      	lsls	r2, r3, #5
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a00:	0151      	lsls	r1, r2, #5
 8005a02:	69fa      	ldr	r2, [r7, #28]
 8005a04:	440a      	add	r2, r1
 8005a06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a0e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a20:	0151      	lsls	r1, r2, #5
 8005a22:	69fa      	ldr	r2, [r7, #28]
 8005a24:	440a      	add	r2, r1
 8005a26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a2a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a2e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a32:	3301      	adds	r3, #1
 8005a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d3a3      	bcc.n	8005988 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a4e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005a52:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d016      	beq.n	8005a8a <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a66:	69fa      	ldr	r2, [r7, #28]
 8005a68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a6c:	f043 030b 	orr.w	r3, r3, #11
 8005a70:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a82:	f043 030b 	orr.w	r3, r3, #11
 8005a86:	6453      	str	r3, [r2, #68]	; 0x44
 8005a88:	e015      	b.n	8005ab6 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a90:	695a      	ldr	r2, [r3, #20]
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a98:	4619      	mov	r1, r3
 8005a9a:	f242 032b 	movw	r3, #8235	; 0x202b
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	69fa      	ldr	r2, [r7, #28]
 8005aac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ab0:	f043 030b 	orr.w	r3, r3, #11
 8005ab4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69fa      	ldr	r2, [r7, #28]
 8005ac0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ac4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ac8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005ada:	461a      	mov	r2, r3
 8005adc:	f006 fc62 	bl	800c3a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695a      	ldr	r2, [r3, #20]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005aee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f006 fb8f 	bl	800c218 <USB_ReadInterrupts>
 8005afa:	4603      	mov	r3, r0
 8005afc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b04:	d124      	bne.n	8005b50 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f006 fc26 	bl	800c35c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f005 fcca 	bl	800b4ae <USB_GetDevSpeed>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681c      	ldr	r4, [r3, #0]
 8005b26:	f001 fcc5 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 8005b2a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	461a      	mov	r2, r3
 8005b34:	4620      	mov	r0, r4
 8005b36:	f005 fa0d 	bl	800af54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f008 fc4d 	bl	800e3da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	695a      	ldr	r2, [r3, #20]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005b4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f006 fb5f 	bl	800c218 <USB_ReadInterrupts>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	f003 0308 	and.w	r3, r3, #8
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d10a      	bne.n	8005b7a <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f008 fc2a 	bl	800e3be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	695a      	ldr	r2, [r3, #20]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f002 0208 	and.w	r2, r2, #8
 8005b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f006 fb4a 	bl	800c218 <USB_ReadInterrupts>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b8e:	d10f      	bne.n	8005bb0 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f008 fc8c 	bl	800e4b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695a      	ldr	r2, [r3, #20]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005bae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f006 fb2f 	bl	800c218 <USB_ReadInterrupts>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bc0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bc4:	d10f      	bne.n	8005be6 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	4619      	mov	r1, r3
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f008 fc5f 	bl	800e494 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	695a      	ldr	r2, [r3, #20]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005be4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f006 fb14 	bl	800c218 <USB_ReadInterrupts>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bfa:	d10a      	bne.n	8005c12 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f008 fc6d 	bl	800e4dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695a      	ldr	r2, [r3, #20]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005c10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f006 fafe 	bl	800c218 <USB_ReadInterrupts>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d115      	bne.n	8005c52 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	f003 0304 	and.w	r3, r3, #4
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f008 fc5d 	bl	800e4f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6859      	ldr	r1, [r3, #4]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	605a      	str	r2, [r3, #4]
 8005c4e:	e000      	b.n	8005c52 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8005c50:	bf00      	nop
    }
  }
}
 8005c52:	3734      	adds	r7, #52	; 0x34
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd90      	pop	{r4, r7, pc}

08005c58 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	460b      	mov	r3, r1
 8005c62:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d101      	bne.n	8005c72 <HAL_PCD_SetAddress+0x1a>
 8005c6e:	2302      	movs	r3, #2
 8005c70:	e013      	b.n	8005c9a <HAL_PCD_SetAddress+0x42>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	78fa      	ldrb	r2, [r7, #3]
 8005c7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	78fa      	ldrb	r2, [r7, #3]
 8005c88:	4611      	mov	r1, r2
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f006 fa6e 	bl	800c16c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
 8005caa:	4608      	mov	r0, r1
 8005cac:	4611      	mov	r1, r2
 8005cae:	461a      	mov	r2, r3
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	70fb      	strb	r3, [r7, #3]
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	803b      	strh	r3, [r7, #0]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	da0f      	bge.n	8005ce8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	f003 020f 	and.w	r2, r3, #15
 8005cce:	4613      	mov	r3, r2
 8005cd0:	00db      	lsls	r3, r3, #3
 8005cd2:	1a9b      	subs	r3, r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	3338      	adds	r3, #56	; 0x38
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	4413      	add	r3, r2
 8005cdc:	3304      	adds	r3, #4
 8005cde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	705a      	strb	r2, [r3, #1]
 8005ce6:	e00f      	b.n	8005d08 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ce8:	78fb      	ldrb	r3, [r7, #3]
 8005cea:	f003 020f 	and.w	r2, r3, #15
 8005cee:	4613      	mov	r3, r2
 8005cf0:	00db      	lsls	r3, r3, #3
 8005cf2:	1a9b      	subs	r3, r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	3304      	adds	r3, #4
 8005d00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005d08:	78fb      	ldrb	r3, [r7, #3]
 8005d0a:	f003 030f 	and.w	r3, r3, #15
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005d14:	883a      	ldrh	r2, [r7, #0]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	78ba      	ldrb	r2, [r7, #2]
 8005d1e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	785b      	ldrb	r3, [r3, #1]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d004      	beq.n	8005d32 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005d32:	78bb      	ldrb	r3, [r7, #2]
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d102      	bne.n	8005d3e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_PCD_EP_Open+0xaa>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e00e      	b.n	8005d6a <HAL_PCD_EP_Open+0xc8>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68f9      	ldr	r1, [r7, #12]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f005 fbcc 	bl	800b4f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005d68:	7afb      	ldrb	r3, [r7, #11]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b084      	sub	sp, #16
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	da0f      	bge.n	8005da6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	f003 020f 	and.w	r2, r3, #15
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	1a9b      	subs	r3, r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	3338      	adds	r3, #56	; 0x38
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	4413      	add	r3, r2
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2201      	movs	r2, #1
 8005da2:	705a      	strb	r2, [r3, #1]
 8005da4:	e00f      	b.n	8005dc6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005da6:	78fb      	ldrb	r3, [r7, #3]
 8005da8:	f003 020f 	and.w	r2, r3, #15
 8005dac:	4613      	mov	r3, r2
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	1a9b      	subs	r3, r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	4413      	add	r3, r2
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005dc6:	78fb      	ldrb	r3, [r7, #3]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_PCD_EP_Close+0x6e>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e00e      	b.n	8005dfe <HAL_PCD_EP_Close+0x8c>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68f9      	ldr	r1, [r7, #12]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f005 fc0a 	bl	800b608 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b086      	sub	sp, #24
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
 8005e12:	460b      	mov	r3, r1
 8005e14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e16:	7afb      	ldrb	r3, [r7, #11]
 8005e18:	f003 020f 	and.w	r2, r3, #15
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	1a9b      	subs	r3, r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	3304      	adds	r3, #4
 8005e2e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	2200      	movs	r2, #0
 8005e46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e48:	7afb      	ldrb	r3, [r7, #11]
 8005e4a:	f003 030f 	and.w	r3, r3, #15
 8005e4e:	b2da      	uxtb	r2, r3
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	691b      	ldr	r3, [r3, #16]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d102      	bne.n	8005e62 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e62:	7afb      	ldrb	r3, [r7, #11]
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d109      	bne.n	8005e80 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	461a      	mov	r2, r3
 8005e78:	6979      	ldr	r1, [r7, #20]
 8005e7a:	f005 feed 	bl	800bc58 <USB_EP0StartXfer>
 8005e7e:	e008      	b.n	8005e92 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6818      	ldr	r0, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	6979      	ldr	r1, [r7, #20]
 8005e8e:	f005 fc97 	bl	800b7c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005ea8:	78fb      	ldrb	r3, [r7, #3]
 8005eaa:	f003 020f 	and.w	r2, r3, #15
 8005eae:	6879      	ldr	r1, [r7, #4]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	1a9b      	subs	r3, r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005ebe:	681b      	ldr	r3, [r3, #0]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	607a      	str	r2, [r7, #4]
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005edc:	7afb      	ldrb	r3, [r7, #11]
 8005ede:	f003 020f 	and.w	r2, r3, #15
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	00db      	lsls	r3, r3, #3
 8005ee6:	1a9b      	subs	r3, r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	3338      	adds	r3, #56	; 0x38
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	4413      	add	r3, r2
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	2200      	movs	r2, #0
 8005f04:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f0c:	7afb      	ldrb	r3, [r7, #11]
 8005f0e:	f003 030f 	and.w	r3, r3, #15
 8005f12:	b2da      	uxtb	r2, r3
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d102      	bne.n	8005f26 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f26:	7afb      	ldrb	r3, [r7, #11]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d109      	bne.n	8005f44 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	6979      	ldr	r1, [r7, #20]
 8005f3e:	f005 fe8b 	bl	800bc58 <USB_EP0StartXfer>
 8005f42:	e008      	b.n	8005f56 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6818      	ldr	r0, [r3, #0]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	461a      	mov	r2, r3
 8005f50:	6979      	ldr	r1, [r7, #20]
 8005f52:	f005 fc35 	bl	800b7c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3718      	adds	r7, #24
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	460b      	mov	r3, r1
 8005f6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005f6c:	78fb      	ldrb	r3, [r7, #3]
 8005f6e:	f003 020f 	and.w	r2, r3, #15
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d901      	bls.n	8005f7e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e050      	b.n	8006020 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	da0f      	bge.n	8005fa6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	f003 020f 	and.w	r2, r3, #15
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	1a9b      	subs	r3, r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	3338      	adds	r3, #56	; 0x38
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	4413      	add	r3, r2
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	705a      	strb	r2, [r3, #1]
 8005fa4:	e00d      	b.n	8005fc2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005fa6:	78fa      	ldrb	r2, [r7, #3]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	00db      	lsls	r3, r3, #3
 8005fac:	1a9b      	subs	r3, r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	3304      	adds	r3, #4
 8005fba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	f003 030f 	and.w	r3, r3, #15
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d101      	bne.n	8005fe2 <HAL_PCD_EP_SetStall+0x82>
 8005fde:	2302      	movs	r3, #2
 8005fe0:	e01e      	b.n	8006020 <HAL_PCD_EP_SetStall+0xc0>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68f9      	ldr	r1, [r7, #12]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f005 ffe7 	bl	800bfc4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ff6:	78fb      	ldrb	r3, [r7, #3]
 8005ff8:	f003 030f 	and.w	r3, r3, #15
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	b2d9      	uxtb	r1, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006010:	461a      	mov	r2, r3
 8006012:	f006 f9c7 	bl	800c3a4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006034:	78fb      	ldrb	r3, [r7, #3]
 8006036:	f003 020f 	and.w	r2, r3, #15
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	429a      	cmp	r2, r3
 8006040:	d901      	bls.n	8006046 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e042      	b.n	80060cc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006046:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800604a:	2b00      	cmp	r3, #0
 800604c:	da0f      	bge.n	800606e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800604e:	78fb      	ldrb	r3, [r7, #3]
 8006050:	f003 020f 	and.w	r2, r3, #15
 8006054:	4613      	mov	r3, r2
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	1a9b      	subs	r3, r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	3338      	adds	r3, #56	; 0x38
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	4413      	add	r3, r2
 8006062:	3304      	adds	r3, #4
 8006064:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	705a      	strb	r2, [r3, #1]
 800606c:	e00f      	b.n	800608e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	f003 020f 	and.w	r2, r3, #15
 8006074:	4613      	mov	r3, r2
 8006076:	00db      	lsls	r3, r3, #3
 8006078:	1a9b      	subs	r3, r3, r2
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	4413      	add	r3, r2
 8006084:	3304      	adds	r3, #4
 8006086:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	f003 030f 	and.w	r3, r3, #15
 800609a:	b2da      	uxtb	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d101      	bne.n	80060ae <HAL_PCD_EP_ClrStall+0x86>
 80060aa:	2302      	movs	r3, #2
 80060ac:	e00e      	b.n	80060cc <HAL_PCD_EP_ClrStall+0xa4>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68f9      	ldr	r1, [r7, #12]
 80060bc:	4618      	mov	r0, r3
 80060be:	f005 ffef 	bl	800c0a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b08a      	sub	sp, #40	; 0x28
 80060d8:	af02      	add	r7, sp, #8
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	4613      	mov	r3, r2
 80060ec:	00db      	lsls	r3, r3, #3
 80060ee:	1a9b      	subs	r3, r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	3338      	adds	r3, #56	; 0x38
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	4413      	add	r3, r2
 80060f8:	3304      	adds	r3, #4
 80060fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	699a      	ldr	r2, [r3, #24]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	429a      	cmp	r2, r3
 8006106:	d901      	bls.n	800610c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e06c      	b.n	80061e6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	695a      	ldr	r2, [r3, #20]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	69fa      	ldr	r2, [r7, #28]
 800611e:	429a      	cmp	r2, r3
 8006120:	d902      	bls.n	8006128 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	3303      	adds	r3, #3
 800612c:	089b      	lsrs	r3, r3, #2
 800612e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006130:	e02b      	b.n	800618a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	695a      	ldr	r2, [r3, #20]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	69fa      	ldr	r2, [r7, #28]
 8006144:	429a      	cmp	r2, r3
 8006146:	d902      	bls.n	800614e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	3303      	adds	r3, #3
 8006152:	089b      	lsrs	r3, r3, #2
 8006154:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	68d9      	ldr	r1, [r3, #12]
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	b2da      	uxtb	r2, r3
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006166:	b2db      	uxtb	r3, r3
 8006168:	9300      	str	r3, [sp, #0]
 800616a:	4603      	mov	r3, r0
 800616c:	6978      	ldr	r0, [r7, #20]
 800616e:	f005 fecb 	bl	800bf08 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	68da      	ldr	r2, [r3, #12]
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	441a      	add	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	699a      	ldr	r2, [r3, #24]
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	441a      	add	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	4413      	add	r3, r2
 8006192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	b29b      	uxth	r3, r3
 800619a:	69ba      	ldr	r2, [r7, #24]
 800619c:	429a      	cmp	r2, r3
 800619e:	d809      	bhi.n	80061b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d203      	bcs.n	80061b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1be      	bne.n	8006132 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	695a      	ldr	r2, [r3, #20]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d811      	bhi.n	80061e4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	f003 030f 	and.w	r3, r3, #15
 80061c6:	2201      	movs	r2, #1
 80061c8:	fa02 f303 	lsl.w	r3, r2, r3
 80061cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	43db      	mvns	r3, r3
 80061da:	6939      	ldr	r1, [r7, #16]
 80061dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061e0:	4013      	ands	r3, r2
 80061e2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3720      	adds	r7, #32
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
	...

080061f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	333c      	adds	r3, #60	; 0x3c
 8006208:	3304      	adds	r3, #4
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	4413      	add	r3, r2
 8006216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	2b01      	cmp	r3, #1
 8006224:	f040 80a0 	bne.w	8006368 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f003 0308 	and.w	r3, r3, #8
 800622e:	2b00      	cmp	r3, #0
 8006230:	d015      	beq.n	800625e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a72      	ldr	r2, [pc, #456]	; (8006400 <PCD_EP_OutXfrComplete_int+0x210>)
 8006236:	4293      	cmp	r3, r2
 8006238:	f240 80dd 	bls.w	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006242:	2b00      	cmp	r3, #0
 8006244:	f000 80d7 	beq.w	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006254:	461a      	mov	r2, r3
 8006256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800625a:	6093      	str	r3, [r2, #8]
 800625c:	e0cb      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b00      	cmp	r3, #0
 8006266:	d009      	beq.n	800627c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	4413      	add	r3, r2
 8006270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006274:	461a      	mov	r2, r3
 8006276:	2320      	movs	r3, #32
 8006278:	6093      	str	r3, [r2, #8]
 800627a:	e0bc      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006282:	2b00      	cmp	r3, #0
 8006284:	f040 80b7 	bne.w	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	4a5d      	ldr	r2, [pc, #372]	; (8006400 <PCD_EP_OutXfrComplete_int+0x210>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d90f      	bls.n	80062b0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	015a      	lsls	r2, r3, #5
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062a6:	461a      	mov	r2, r3
 80062a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062ac:	6093      	str	r3, [r2, #8]
 80062ae:	e0a2      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80062b0:	6879      	ldr	r1, [r7, #4]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4613      	mov	r3, r2
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	1a9b      	subs	r3, r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	440b      	add	r3, r1
 80062be:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80062c2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	0159      	lsls	r1, r3, #5
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	440b      	add	r3, r1
 80062cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80062d6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	00db      	lsls	r3, r3, #3
 80062e0:	1a9b      	subs	r3, r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4403      	add	r3, r0
 80062e6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80062ea:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	683a      	ldr	r2, [r7, #0]
 80062f0:	4613      	mov	r3, r2
 80062f2:	00db      	lsls	r3, r3, #3
 80062f4:	1a9b      	subs	r3, r3, r2
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	440b      	add	r3, r1
 80062fa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80062fe:	6819      	ldr	r1, [r3, #0]
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	4613      	mov	r3, r2
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	1a9b      	subs	r3, r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4403      	add	r3, r0
 800630e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4419      	add	r1, r3
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	1a9b      	subs	r3, r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4403      	add	r3, r0
 8006324:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006328:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d114      	bne.n	800635a <PCD_EP_OutXfrComplete_int+0x16a>
 8006330:	6879      	ldr	r1, [r7, #4]
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	4613      	mov	r3, r2
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	1a9b      	subs	r3, r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	440b      	add	r3, r1
 800633e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d108      	bne.n	800635a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6818      	ldr	r0, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006352:	461a      	mov	r2, r3
 8006354:	2101      	movs	r1, #1
 8006356:	f006 f825 	bl	800c3a4 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	b2db      	uxtb	r3, r3
 800635e:	4619      	mov	r1, r3
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f007 fff7 	bl	800e354 <HAL_PCD_DataOutStageCallback>
 8006366:	e046      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4a26      	ldr	r2, [pc, #152]	; (8006404 <PCD_EP_OutXfrComplete_int+0x214>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d124      	bne.n	80063ba <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00a      	beq.n	8006390 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006386:	461a      	mov	r2, r3
 8006388:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800638c:	6093      	str	r3, [r2, #8]
 800638e:	e032      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d008      	beq.n	80063ac <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063a6:	461a      	mov	r2, r3
 80063a8:	2320      	movs	r3, #32
 80063aa:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	4619      	mov	r1, r3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f007 ffce 	bl	800e354 <HAL_PCD_DataOutStageCallback>
 80063b8:	e01d      	b.n	80063f6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d114      	bne.n	80063ea <PCD_EP_OutXfrComplete_int+0x1fa>
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	4613      	mov	r3, r2
 80063c6:	00db      	lsls	r3, r3, #3
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	440b      	add	r3, r1
 80063ce:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d108      	bne.n	80063ea <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6818      	ldr	r0, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80063e2:	461a      	mov	r2, r3
 80063e4:	2100      	movs	r1, #0
 80063e6:	f005 ffdd 	bl	800c3a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	4619      	mov	r1, r3
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f007 ffaf 	bl	800e354 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3718      	adds	r7, #24
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	4f54300a 	.word	0x4f54300a
 8006404:	4f54310a 	.word	0x4f54310a

08006408 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b086      	sub	sp, #24
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	333c      	adds	r3, #60	; 0x3c
 8006420:	3304      	adds	r3, #4
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	4a15      	ldr	r2, [pc, #84]	; (8006490 <PCD_EP_OutSetupPacket_int+0x88>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d90e      	bls.n	800645c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006444:	2b00      	cmp	r3, #0
 8006446:	d009      	beq.n	800645c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	015a      	lsls	r2, r3, #5
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	4413      	add	r3, r2
 8006450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006454:	461a      	mov	r2, r3
 8006456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800645a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f007 ff67 	bl	800e330 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	4a0a      	ldr	r2, [pc, #40]	; (8006490 <PCD_EP_OutSetupPacket_int+0x88>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d90c      	bls.n	8006484 <PCD_EP_OutSetupPacket_int+0x7c>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	2b01      	cmp	r3, #1
 8006470:	d108      	bne.n	8006484 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800647c:	461a      	mov	r2, r3
 800647e:	2101      	movs	r1, #1
 8006480:	f005 ff90 	bl	800c3a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3718      	adds	r7, #24
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	4f54300a 	.word	0x4f54300a

08006494 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	460b      	mov	r3, r1
 800649e:	70fb      	strb	r3, [r7, #3]
 80064a0:	4613      	mov	r3, r2
 80064a2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80064ac:	78fb      	ldrb	r3, [r7, #3]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d107      	bne.n	80064c2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80064b2:	883b      	ldrh	r3, [r7, #0]
 80064b4:	0419      	lsls	r1, r3, #16
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	430a      	orrs	r2, r1
 80064be:	629a      	str	r2, [r3, #40]	; 0x28
 80064c0:	e028      	b.n	8006514 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c8:	0c1b      	lsrs	r3, r3, #16
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	4413      	add	r3, r2
 80064ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80064d0:	2300      	movs	r3, #0
 80064d2:	73fb      	strb	r3, [r7, #15]
 80064d4:	e00d      	b.n	80064f2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	7bfb      	ldrb	r3, [r7, #15]
 80064dc:	3340      	adds	r3, #64	; 0x40
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	0c1b      	lsrs	r3, r3, #16
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	4413      	add	r3, r2
 80064ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
 80064ee:	3301      	adds	r3, #1
 80064f0:	73fb      	strb	r3, [r7, #15]
 80064f2:	7bfa      	ldrb	r2, [r7, #15]
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	3b01      	subs	r3, #1
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d3ec      	bcc.n	80064d6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80064fc:	883b      	ldrh	r3, [r7, #0]
 80064fe:	0418      	lsls	r0, r3, #16
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6819      	ldr	r1, [r3, #0]
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	3b01      	subs	r3, #1
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	4302      	orrs	r2, r0
 800650c:	3340      	adds	r3, #64	; 0x40
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	440b      	add	r3, r1
 8006512:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3714      	adds	r7, #20
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006522:	b480      	push	{r7}
 8006524:	b083      	sub	sp, #12
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	460b      	mov	r3, r1
 800652c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	887a      	ldrh	r2, [r7, #2]
 8006534:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <HAL_PCDEx_ActivateLPM+0x44>)
 8006574:	4313      	orrs	r3, r2
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr
 8006588:	10000003 	.word	0x10000003

0800658c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	460b      	mov	r3, r1
 8006596:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80065ac:	4b19      	ldr	r3, [pc, #100]	; (8006614 <HAL_PWREx_ConfigSupply+0x70>)
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b04      	cmp	r3, #4
 80065b6:	d00a      	beq.n	80065ce <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80065b8:	4b16      	ldr	r3, [pc, #88]	; (8006614 <HAL_PWREx_ConfigSupply+0x70>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d001      	beq.n	80065ca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e01f      	b.n	800660a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	e01d      	b.n	800660a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80065ce:	4b11      	ldr	r3, [pc, #68]	; (8006614 <HAL_PWREx_ConfigSupply+0x70>)
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	f023 0207 	bic.w	r2, r3, #7
 80065d6:	490f      	ldr	r1, [pc, #60]	; (8006614 <HAL_PWREx_ConfigSupply+0x70>)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80065de:	f7fd fa13 	bl	8003a08 <HAL_GetTick>
 80065e2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80065e4:	e009      	b.n	80065fa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80065e6:	f7fd fa0f 	bl	8003a08 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065f4:	d901      	bls.n	80065fa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e007      	b.n	800660a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80065fa:	4b06      	ldr	r3, [pc, #24]	; (8006614 <HAL_PWREx_ConfigSupply+0x70>)
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006606:	d1ee      	bne.n	80065e6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	58024800 	.word	0x58024800

08006618 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800661c:	4b05      	ldr	r3, [pc, #20]	; (8006634 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	4a04      	ldr	r2, [pc, #16]	; (8006634 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006626:	60d3      	str	r3, [r2, #12]
}
 8006628:	bf00      	nop
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	58024800 	.word	0x58024800

08006638 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b08c      	sub	sp, #48	; 0x30
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e3fd      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0301 	and.w	r3, r3, #1
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 8087 	beq.w	8006766 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006658:	4b99      	ldr	r3, [pc, #612]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006660:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006662:	4b97      	ldr	r3, [pc, #604]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006666:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800666a:	2b10      	cmp	r3, #16
 800666c:	d007      	beq.n	800667e <HAL_RCC_OscConfig+0x46>
 800666e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006670:	2b18      	cmp	r3, #24
 8006672:	d110      	bne.n	8006696 <HAL_RCC_OscConfig+0x5e>
 8006674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006676:	f003 0303 	and.w	r3, r3, #3
 800667a:	2b02      	cmp	r3, #2
 800667c:	d10b      	bne.n	8006696 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800667e:	4b90      	ldr	r3, [pc, #576]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d06c      	beq.n	8006764 <HAL_RCC_OscConfig+0x12c>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d168      	bne.n	8006764 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e3d7      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800669e:	d106      	bne.n	80066ae <HAL_RCC_OscConfig+0x76>
 80066a0:	4b87      	ldr	r3, [pc, #540]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a86      	ldr	r2, [pc, #536]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	e02e      	b.n	800670c <HAL_RCC_OscConfig+0xd4>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10c      	bne.n	80066d0 <HAL_RCC_OscConfig+0x98>
 80066b6:	4b82      	ldr	r3, [pc, #520]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a81      	ldr	r2, [pc, #516]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	4b7f      	ldr	r3, [pc, #508]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a7e      	ldr	r2, [pc, #504]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066cc:	6013      	str	r3, [r2, #0]
 80066ce:	e01d      	b.n	800670c <HAL_RCC_OscConfig+0xd4>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066d8:	d10c      	bne.n	80066f4 <HAL_RCC_OscConfig+0xbc>
 80066da:	4b79      	ldr	r3, [pc, #484]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a78      	ldr	r2, [pc, #480]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066e4:	6013      	str	r3, [r2, #0]
 80066e6:	4b76      	ldr	r3, [pc, #472]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a75      	ldr	r2, [pc, #468]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066f0:	6013      	str	r3, [r2, #0]
 80066f2:	e00b      	b.n	800670c <HAL_RCC_OscConfig+0xd4>
 80066f4:	4b72      	ldr	r3, [pc, #456]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a71      	ldr	r2, [pc, #452]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80066fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066fe:	6013      	str	r3, [r2, #0]
 8006700:	4b6f      	ldr	r3, [pc, #444]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a6e      	ldr	r2, [pc, #440]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006706:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800670a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d013      	beq.n	800673c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006714:	f7fd f978 	bl	8003a08 <HAL_GetTick>
 8006718:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800671a:	e008      	b.n	800672e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800671c:	f7fd f974 	bl	8003a08 <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b64      	cmp	r3, #100	; 0x64
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e38b      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800672e:	4b64      	ldr	r3, [pc, #400]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0f0      	beq.n	800671c <HAL_RCC_OscConfig+0xe4>
 800673a:	e014      	b.n	8006766 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800673c:	f7fd f964 	bl	8003a08 <HAL_GetTick>
 8006740:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006742:	e008      	b.n	8006756 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006744:	f7fd f960 	bl	8003a08 <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	2b64      	cmp	r3, #100	; 0x64
 8006750:	d901      	bls.n	8006756 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e377      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006756:	4b5a      	ldr	r3, [pc, #360]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1f0      	bne.n	8006744 <HAL_RCC_OscConfig+0x10c>
 8006762:	e000      	b.n	8006766 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b00      	cmp	r3, #0
 8006770:	f000 80ae 	beq.w	80068d0 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006774:	4b52      	ldr	r3, [pc, #328]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800677c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800677e:	4b50      	ldr	r3, [pc, #320]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006782:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d007      	beq.n	800679a <HAL_RCC_OscConfig+0x162>
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	2b18      	cmp	r3, #24
 800678e:	d13a      	bne.n	8006806 <HAL_RCC_OscConfig+0x1ce>
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	f003 0303 	and.w	r3, r3, #3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d135      	bne.n	8006806 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800679a:	4b49      	ldr	r3, [pc, #292]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0304 	and.w	r3, r3, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d005      	beq.n	80067b2 <HAL_RCC_OscConfig+0x17a>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e349      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067b2:	f7fd f959 	bl	8003a68 <HAL_GetREVID>
 80067b6:	4603      	mov	r3, r0
 80067b8:	f241 0203 	movw	r2, #4099	; 0x1003
 80067bc:	4293      	cmp	r3, r2
 80067be:	d817      	bhi.n	80067f0 <HAL_RCC_OscConfig+0x1b8>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2b40      	cmp	r3, #64	; 0x40
 80067c6:	d108      	bne.n	80067da <HAL_RCC_OscConfig+0x1a2>
 80067c8:	4b3d      	ldr	r3, [pc, #244]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80067d0:	4a3b      	ldr	r2, [pc, #236]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80067d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067d6:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067d8:	e07a      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067da:	4b39      	ldr	r3, [pc, #228]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	031b      	lsls	r3, r3, #12
 80067e8:	4935      	ldr	r1, [pc, #212]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067ee:	e06f      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067f0:	4b33      	ldr	r3, [pc, #204]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	061b      	lsls	r3, r3, #24
 80067fe:	4930      	ldr	r1, [pc, #192]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006800:	4313      	orrs	r3, r2
 8006802:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006804:	e064      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d045      	beq.n	800689a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800680e:	4b2c      	ldr	r3, [pc, #176]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f023 0219 	bic.w	r2, r3, #25
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	4929      	ldr	r1, [pc, #164]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800681c:	4313      	orrs	r3, r2
 800681e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006820:	f7fd f8f2 	bl	8003a08 <HAL_GetTick>
 8006824:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006828:	f7fd f8ee 	bl	8003a08 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b02      	cmp	r3, #2
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e305      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800683a:	4b21      	ldr	r3, [pc, #132]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d0f0      	beq.n	8006828 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006846:	f7fd f90f 	bl	8003a68 <HAL_GetREVID>
 800684a:	4603      	mov	r3, r0
 800684c:	f241 0203 	movw	r2, #4099	; 0x1003
 8006850:	4293      	cmp	r3, r2
 8006852:	d817      	bhi.n	8006884 <HAL_RCC_OscConfig+0x24c>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	2b40      	cmp	r3, #64	; 0x40
 800685a:	d108      	bne.n	800686e <HAL_RCC_OscConfig+0x236>
 800685c:	4b18      	ldr	r3, [pc, #96]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006864:	4a16      	ldr	r2, [pc, #88]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006866:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800686a:	6053      	str	r3, [r2, #4]
 800686c:	e030      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
 800686e:	4b14      	ldr	r3, [pc, #80]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	031b      	lsls	r3, r3, #12
 800687c:	4910      	ldr	r1, [pc, #64]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800687e:	4313      	orrs	r3, r2
 8006880:	604b      	str	r3, [r1, #4]
 8006882:	e025      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
 8006884:	4b0e      	ldr	r3, [pc, #56]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	061b      	lsls	r3, r3, #24
 8006892:	490b      	ldr	r1, [pc, #44]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 8006894:	4313      	orrs	r3, r2
 8006896:	604b      	str	r3, [r1, #4]
 8006898:	e01a      	b.n	80068d0 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800689a:	4b09      	ldr	r3, [pc, #36]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a08      	ldr	r2, [pc, #32]	; (80068c0 <HAL_RCC_OscConfig+0x288>)
 80068a0:	f023 0301 	bic.w	r3, r3, #1
 80068a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a6:	f7fd f8af 	bl	8003a08 <HAL_GetTick>
 80068aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80068ac:	e00a      	b.n	80068c4 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068ae:	f7fd f8ab 	bl	8003a08 <HAL_GetTick>
 80068b2:	4602      	mov	r2, r0
 80068b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b6:	1ad3      	subs	r3, r2, r3
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d903      	bls.n	80068c4 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e2c2      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
 80068c0:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80068c4:	4b94      	ldr	r3, [pc, #592]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1ee      	bne.n	80068ae <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0310 	and.w	r3, r3, #16
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 80a9 	beq.w	8006a30 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068de:	4b8e      	ldr	r3, [pc, #568]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068e6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068e8:	4b8b      	ldr	r3, [pc, #556]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80068ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ec:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	d007      	beq.n	8006904 <HAL_RCC_OscConfig+0x2cc>
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	2b18      	cmp	r3, #24
 80068f8:	d13a      	bne.n	8006970 <HAL_RCC_OscConfig+0x338>
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f003 0303 	and.w	r3, r3, #3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d135      	bne.n	8006970 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006904:	4b84      	ldr	r3, [pc, #528]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800690c:	2b00      	cmp	r3, #0
 800690e:	d005      	beq.n	800691c <HAL_RCC_OscConfig+0x2e4>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	2b80      	cmp	r3, #128	; 0x80
 8006916:	d001      	beq.n	800691c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e294      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800691c:	f7fd f8a4 	bl	8003a68 <HAL_GetREVID>
 8006920:	4603      	mov	r3, r0
 8006922:	f241 0203 	movw	r2, #4099	; 0x1003
 8006926:	4293      	cmp	r3, r2
 8006928:	d817      	bhi.n	800695a <HAL_RCC_OscConfig+0x322>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	2b20      	cmp	r3, #32
 8006930:	d108      	bne.n	8006944 <HAL_RCC_OscConfig+0x30c>
 8006932:	4b79      	ldr	r3, [pc, #484]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800693a:	4a77      	ldr	r2, [pc, #476]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 800693c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006940:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006942:	e075      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006944:	4b74      	ldr	r3, [pc, #464]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	069b      	lsls	r3, r3, #26
 8006952:	4971      	ldr	r1, [pc, #452]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006954:	4313      	orrs	r3, r2
 8006956:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006958:	e06a      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800695a:	4b6f      	ldr	r3, [pc, #444]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	061b      	lsls	r3, r3, #24
 8006968:	496b      	ldr	r1, [pc, #428]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 800696a:	4313      	orrs	r3, r2
 800696c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800696e:	e05f      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d042      	beq.n	80069fe <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006978:	4b67      	ldr	r3, [pc, #412]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a66      	ldr	r2, [pc, #408]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 800697e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006984:	f7fd f840 	bl	8003a08 <HAL_GetTick>
 8006988:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800698a:	e008      	b.n	800699e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800698c:	f7fd f83c 	bl	8003a08 <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	2b02      	cmp	r3, #2
 8006998:	d901      	bls.n	800699e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e253      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800699e:	4b5e      	ldr	r3, [pc, #376]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0f0      	beq.n	800698c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80069aa:	f7fd f85d 	bl	8003a68 <HAL_GetREVID>
 80069ae:	4603      	mov	r3, r0
 80069b0:	f241 0203 	movw	r2, #4099	; 0x1003
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d817      	bhi.n	80069e8 <HAL_RCC_OscConfig+0x3b0>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	2b20      	cmp	r3, #32
 80069be:	d108      	bne.n	80069d2 <HAL_RCC_OscConfig+0x39a>
 80069c0:	4b55      	ldr	r3, [pc, #340]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80069c8:	4a53      	ldr	r2, [pc, #332]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069ce:	6053      	str	r3, [r2, #4]
 80069d0:	e02e      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
 80069d2:	4b51      	ldr	r3, [pc, #324]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	069b      	lsls	r3, r3, #26
 80069e0:	494d      	ldr	r1, [pc, #308]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	604b      	str	r3, [r1, #4]
 80069e6:	e023      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
 80069e8:	4b4b      	ldr	r3, [pc, #300]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	061b      	lsls	r3, r3, #24
 80069f6:	4948      	ldr	r1, [pc, #288]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60cb      	str	r3, [r1, #12]
 80069fc:	e018      	b.n	8006a30 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80069fe:	4b46      	ldr	r3, [pc, #280]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a45      	ldr	r2, [pc, #276]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0a:	f7fc fffd 	bl	8003a08 <HAL_GetTick>
 8006a0e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006a10:	e008      	b.n	8006a24 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006a12:	f7fc fff9 	bl	8003a08 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e210      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006a24:	4b3c      	ldr	r3, [pc, #240]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1f0      	bne.n	8006a12 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d036      	beq.n	8006aaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d019      	beq.n	8006a78 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a44:	4b34      	ldr	r3, [pc, #208]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a48:	4a33      	ldr	r2, [pc, #204]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a4a:	f043 0301 	orr.w	r3, r3, #1
 8006a4e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a50:	f7fc ffda 	bl	8003a08 <HAL_GetTick>
 8006a54:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a56:	e008      	b.n	8006a6a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a58:	f7fc ffd6 	bl	8003a08 <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e1ed      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a6a:	4b2b      	ldr	r3, [pc, #172]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d0f0      	beq.n	8006a58 <HAL_RCC_OscConfig+0x420>
 8006a76:	e018      	b.n	8006aaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a78:	4b27      	ldr	r3, [pc, #156]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a7c:	4a26      	ldr	r2, [pc, #152]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006a7e:	f023 0301 	bic.w	r3, r3, #1
 8006a82:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a84:	f7fc ffc0 	bl	8003a08 <HAL_GetTick>
 8006a88:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a8a:	e008      	b.n	8006a9e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a8c:	f7fc ffbc 	bl	8003a08 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e1d3      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a9e:	4b1e      	ldr	r3, [pc, #120]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1f0      	bne.n	8006a8c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d038      	beq.n	8006b28 <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d019      	beq.n	8006af2 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006abe:	4b16      	ldr	r3, [pc, #88]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a15      	ldr	r2, [pc, #84]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006ac4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006ac8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006aca:	f7fc ff9d 	bl	8003a08 <HAL_GetTick>
 8006ace:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006ad2:	f7fc ff99 	bl	8003a08 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e1b0      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0f0      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x49a>
 8006af0:	e01a      	b.n	8006b28 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006af2:	4b09      	ldr	r3, [pc, #36]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a08      	ldr	r2, [pc, #32]	; (8006b18 <HAL_RCC_OscConfig+0x4e0>)
 8006af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006afc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006afe:	f7fc ff83 	bl	8003a08 <HAL_GetTick>
 8006b02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006b04:	e00a      	b.n	8006b1c <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006b06:	f7fc ff7f 	bl	8003a08 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d903      	bls.n	8006b1c <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e196      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
 8006b18:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006b1c:	4b99      	ldr	r3, [pc, #612]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1ee      	bne.n	8006b06 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0304 	and.w	r3, r3, #4
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 8081 	beq.w	8006c38 <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006b36:	4b94      	ldr	r3, [pc, #592]	; (8006d88 <HAL_RCC_OscConfig+0x750>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a93      	ldr	r2, [pc, #588]	; (8006d88 <HAL_RCC_OscConfig+0x750>)
 8006b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b42:	f7fc ff61 	bl	8003a08 <HAL_GetTick>
 8006b46:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b48:	e008      	b.n	8006b5c <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b4a:	f7fc ff5d 	bl	8003a08 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b64      	cmp	r3, #100	; 0x64
 8006b56:	d901      	bls.n	8006b5c <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e174      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b5c:	4b8a      	ldr	r3, [pc, #552]	; (8006d88 <HAL_RCC_OscConfig+0x750>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d0f0      	beq.n	8006b4a <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d106      	bne.n	8006b7e <HAL_RCC_OscConfig+0x546>
 8006b70:	4b84      	ldr	r3, [pc, #528]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b74:	4a83      	ldr	r2, [pc, #524]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b76:	f043 0301 	orr.w	r3, r3, #1
 8006b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8006b7c:	e02d      	b.n	8006bda <HAL_RCC_OscConfig+0x5a2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10c      	bne.n	8006ba0 <HAL_RCC_OscConfig+0x568>
 8006b86:	4b7f      	ldr	r3, [pc, #508]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8a:	4a7e      	ldr	r2, [pc, #504]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b8c:	f023 0301 	bic.w	r3, r3, #1
 8006b90:	6713      	str	r3, [r2, #112]	; 0x70
 8006b92:	4b7c      	ldr	r3, [pc, #496]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b96:	4a7b      	ldr	r2, [pc, #492]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006b98:	f023 0304 	bic.w	r3, r3, #4
 8006b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b9e:	e01c      	b.n	8006bda <HAL_RCC_OscConfig+0x5a2>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	2b05      	cmp	r3, #5
 8006ba6:	d10c      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x58a>
 8006ba8:	4b76      	ldr	r3, [pc, #472]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bac:	4a75      	ldr	r2, [pc, #468]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bae:	f043 0304 	orr.w	r3, r3, #4
 8006bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8006bb4:	4b73      	ldr	r3, [pc, #460]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb8:	4a72      	ldr	r2, [pc, #456]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bba:	f043 0301 	orr.w	r3, r3, #1
 8006bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8006bc0:	e00b      	b.n	8006bda <HAL_RCC_OscConfig+0x5a2>
 8006bc2:	4b70      	ldr	r3, [pc, #448]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc6:	4a6f      	ldr	r2, [pc, #444]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	6713      	str	r3, [r2, #112]	; 0x70
 8006bce:	4b6d      	ldr	r3, [pc, #436]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd2:	4a6c      	ldr	r2, [pc, #432]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006bd4:	f023 0304 	bic.w	r3, r3, #4
 8006bd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d015      	beq.n	8006c0e <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be2:	f7fc ff11 	bl	8003a08 <HAL_GetTick>
 8006be6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006be8:	e00a      	b.n	8006c00 <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bea:	f7fc ff0d 	bl	8003a08 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d901      	bls.n	8006c00 <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e122      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c00:	4b60      	ldr	r3, [pc, #384]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0ee      	beq.n	8006bea <HAL_RCC_OscConfig+0x5b2>
 8006c0c:	e014      	b.n	8006c38 <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c0e:	f7fc fefb 	bl	8003a08 <HAL_GetTick>
 8006c12:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c14:	e00a      	b.n	8006c2c <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c16:	f7fc fef7 	bl	8003a08 <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d901      	bls.n	8006c2c <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e10c      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c2c:	4b55      	ldr	r3, [pc, #340]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1ee      	bne.n	8006c16 <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 8101 	beq.w	8006e44 <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006c42:	4b50      	ldr	r3, [pc, #320]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c4a:	2b18      	cmp	r3, #24
 8006c4c:	f000 80bc 	beq.w	8006dc8 <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	f040 809d 	bne.w	8006d94 <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c5a:	4b4a      	ldr	r3, [pc, #296]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a49      	ldr	r2, [pc, #292]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c66:	f7fc fecf 	bl	8003a08 <HAL_GetTick>
 8006c6a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c6c:	e008      	b.n	8006c80 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c6e:	f7fc fecb 	bl	8003a08 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e0e2      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c80:	4b40      	ldr	r3, [pc, #256]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1f0      	bne.n	8006c6e <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c8c:	4b3d      	ldr	r3, [pc, #244]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006c8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c90:	4b3e      	ldr	r3, [pc, #248]	; (8006d8c <HAL_RCC_OscConfig+0x754>)
 8006c92:	4013      	ands	r3, r2
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006c9c:	0112      	lsls	r2, r2, #4
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	4938      	ldr	r1, [pc, #224]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	628b      	str	r3, [r1, #40]	; 0x28
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006caa:	3b01      	subs	r3, #1
 8006cac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	025b      	lsls	r3, r3, #9
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	431a      	orrs	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	041b      	lsls	r3, r3, #16
 8006cc4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006cc8:	431a      	orrs	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	061b      	lsls	r3, r3, #24
 8006cd2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006cd6:	492b      	ldr	r1, [pc, #172]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006cdc:	4b29      	ldr	r3, [pc, #164]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce0:	4a28      	ldr	r2, [pc, #160]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006ce2:	f023 0301 	bic.w	r3, r3, #1
 8006ce6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006ce8:	4b26      	ldr	r3, [pc, #152]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006cea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cec:	4b28      	ldr	r3, [pc, #160]	; (8006d90 <HAL_RCC_OscConfig+0x758>)
 8006cee:	4013      	ands	r3, r2
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006cf4:	00d2      	lsls	r2, r2, #3
 8006cf6:	4923      	ldr	r1, [pc, #140]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006cfc:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d00:	f023 020c 	bic.w	r2, r3, #12
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	491e      	ldr	r1, [pc, #120]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006d0e:	4b1d      	ldr	r3, [pc, #116]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d12:	f023 0202 	bic.w	r2, r3, #2
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d1a:	491a      	ldr	r1, [pc, #104]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d20:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d24:	4a17      	ldr	r2, [pc, #92]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d2a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d2c:	4b15      	ldr	r3, [pc, #84]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d30:	4a14      	ldr	r2, [pc, #80]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006d38:	4b12      	ldr	r3, [pc, #72]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d3c:	4a11      	ldr	r2, [pc, #68]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d42:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006d44:	4b0f      	ldr	r3, [pc, #60]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d48:	4a0e      	ldr	r2, [pc, #56]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d4a:	f043 0301 	orr.w	r3, r3, #1
 8006d4e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d50:	4b0c      	ldr	r3, [pc, #48]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a0b      	ldr	r2, [pc, #44]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5c:	f7fc fe54 	bl	8003a08 <HAL_GetTick>
 8006d60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d64:	f7fc fe50 	bl	8003a08 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e067      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d76:	4b03      	ldr	r3, [pc, #12]	; (8006d84 <HAL_RCC_OscConfig+0x74c>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f0      	beq.n	8006d64 <HAL_RCC_OscConfig+0x72c>
 8006d82:	e05f      	b.n	8006e44 <HAL_RCC_OscConfig+0x80c>
 8006d84:	58024400 	.word	0x58024400
 8006d88:	58024800 	.word	0x58024800
 8006d8c:	fffffc0c 	.word	0xfffffc0c
 8006d90:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d94:	4b2e      	ldr	r3, [pc, #184]	; (8006e50 <HAL_RCC_OscConfig+0x818>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a2d      	ldr	r2, [pc, #180]	; (8006e50 <HAL_RCC_OscConfig+0x818>)
 8006d9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da0:	f7fc fe32 	bl	8003a08 <HAL_GetTick>
 8006da4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006da6:	e008      	b.n	8006dba <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006da8:	f7fc fe2e 	bl	8003a08 <HAL_GetTick>
 8006dac:	4602      	mov	r2, r0
 8006dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	2b02      	cmp	r3, #2
 8006db4:	d901      	bls.n	8006dba <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e045      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006dba:	4b25      	ldr	r3, [pc, #148]	; (8006e50 <HAL_RCC_OscConfig+0x818>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1f0      	bne.n	8006da8 <HAL_RCC_OscConfig+0x770>
 8006dc6:	e03d      	b.n	8006e44 <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006dc8:	4b21      	ldr	r3, [pc, #132]	; (8006e50 <HAL_RCC_OscConfig+0x818>)
 8006dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dcc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006dce:	4b20      	ldr	r3, [pc, #128]	; (8006e50 <HAL_RCC_OscConfig+0x818>)
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d031      	beq.n	8006e40 <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f003 0203 	and.w	r2, r3, #3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d12a      	bne.n	8006e40 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	091b      	lsrs	r3, r3, #4
 8006dee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d122      	bne.n	8006e40 <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e04:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d11a      	bne.n	8006e40 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	0a5b      	lsrs	r3, r3, #9
 8006e0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e16:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d111      	bne.n	8006e40 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	0c1b      	lsrs	r3, r3, #16
 8006e20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e28:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d108      	bne.n	8006e40 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	0e1b      	lsrs	r3, r3, #24
 8006e32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e3a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d001      	beq.n	8006e44 <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	e000      	b.n	8006e46 <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3730      	adds	r7, #48	; 0x30
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	bf00      	nop
 8006e50:	58024400 	.word	0x58024400

08006e54 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d101      	bne.n	8006e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e19c      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e68:	4b8a      	ldr	r3, [pc, #552]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 030f 	and.w	r3, r3, #15
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d910      	bls.n	8006e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e76:	4b87      	ldr	r3, [pc, #540]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f023 020f 	bic.w	r2, r3, #15
 8006e7e:	4985      	ldr	r1, [pc, #532]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e86:	4b83      	ldr	r3, [pc, #524]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 030f 	and.w	r3, r3, #15
 8006e8e:	683a      	ldr	r2, [r7, #0]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d001      	beq.n	8006e98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e184      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0304 	and.w	r3, r3, #4
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d010      	beq.n	8006ec6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	691a      	ldr	r2, [r3, #16]
 8006ea8:	4b7b      	ldr	r3, [pc, #492]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d908      	bls.n	8006ec6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006eb4:	4b78      	ldr	r3, [pc, #480]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	4975      	ldr	r1, [pc, #468]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0308 	and.w	r3, r3, #8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d010      	beq.n	8006ef4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	695a      	ldr	r2, [r3, #20]
 8006ed6:	4b70      	ldr	r3, [pc, #448]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d908      	bls.n	8006ef4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006ee2:	4b6d      	ldr	r3, [pc, #436]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006ee4:	69db      	ldr	r3, [r3, #28]
 8006ee6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	496a      	ldr	r1, [pc, #424]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d010      	beq.n	8006f22 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	699a      	ldr	r2, [r3, #24]
 8006f04:	4b64      	ldr	r3, [pc, #400]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d908      	bls.n	8006f22 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006f10:	4b61      	ldr	r3, [pc, #388]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f12:	69db      	ldr	r3, [r3, #28]
 8006f14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	495e      	ldr	r1, [pc, #376]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0320 	and.w	r3, r3, #32
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d010      	beq.n	8006f50 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	69da      	ldr	r2, [r3, #28]
 8006f32:	4b59      	ldr	r3, [pc, #356]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d908      	bls.n	8006f50 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006f3e:	4b56      	ldr	r3, [pc, #344]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	4953      	ldr	r1, [pc, #332]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d010      	beq.n	8006f7e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	68da      	ldr	r2, [r3, #12]
 8006f60:	4b4d      	ldr	r3, [pc, #308]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	f003 030f 	and.w	r3, r3, #15
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d908      	bls.n	8006f7e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f6c:	4b4a      	ldr	r3, [pc, #296]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f6e:	699b      	ldr	r3, [r3, #24]
 8006f70:	f023 020f 	bic.w	r2, r3, #15
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	4947      	ldr	r1, [pc, #284]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d055      	beq.n	8007036 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006f8a:	4b43      	ldr	r3, [pc, #268]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	4940      	ldr	r1, [pc, #256]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d107      	bne.n	8006fb4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fa4:	4b3c      	ldr	r3, [pc, #240]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d121      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e0f6      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d107      	bne.n	8006fcc <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006fbc:	4b36      	ldr	r3, [pc, #216]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d115      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e0ea      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d107      	bne.n	8006fe4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006fd4:	4b30      	ldr	r3, [pc, #192]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d109      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e0de      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006fe4:	4b2c      	ldr	r3, [pc, #176]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 0304 	and.w	r3, r3, #4
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e0d6      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ff4:	4b28      	ldr	r3, [pc, #160]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	f023 0207 	bic.w	r2, r3, #7
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	4925      	ldr	r1, [pc, #148]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8007002:	4313      	orrs	r3, r2
 8007004:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007006:	f7fc fcff 	bl	8003a08 <HAL_GetTick>
 800700a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800700c:	e00a      	b.n	8007024 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800700e:	f7fc fcfb 	bl	8003a08 <HAL_GetTick>
 8007012:	4602      	mov	r2, r0
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	f241 3288 	movw	r2, #5000	; 0x1388
 800701c:	4293      	cmp	r3, r2
 800701e:	d901      	bls.n	8007024 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e0be      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007024:	4b1c      	ldr	r3, [pc, #112]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	00db      	lsls	r3, r3, #3
 8007032:	429a      	cmp	r2, r3
 8007034:	d1eb      	bne.n	800700e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 0302 	and.w	r3, r3, #2
 800703e:	2b00      	cmp	r3, #0
 8007040:	d010      	beq.n	8007064 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68da      	ldr	r2, [r3, #12]
 8007046:	4b14      	ldr	r3, [pc, #80]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	f003 030f 	and.w	r3, r3, #15
 800704e:	429a      	cmp	r2, r3
 8007050:	d208      	bcs.n	8007064 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007052:	4b11      	ldr	r3, [pc, #68]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	f023 020f 	bic.w	r2, r3, #15
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	490e      	ldr	r1, [pc, #56]	; (8007098 <HAL_RCC_ClockConfig+0x244>)
 8007060:	4313      	orrs	r3, r2
 8007062:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007064:	4b0b      	ldr	r3, [pc, #44]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 030f 	and.w	r3, r3, #15
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	429a      	cmp	r2, r3
 8007070:	d214      	bcs.n	800709c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007072:	4b08      	ldr	r3, [pc, #32]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f023 020f 	bic.w	r2, r3, #15
 800707a:	4906      	ldr	r1, [pc, #24]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	4313      	orrs	r3, r2
 8007080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007082:	4b04      	ldr	r3, [pc, #16]	; (8007094 <HAL_RCC_ClockConfig+0x240>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 030f 	and.w	r3, r3, #15
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	429a      	cmp	r2, r3
 800708e:	d005      	beq.n	800709c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e086      	b.n	80071a2 <HAL_RCC_ClockConfig+0x34e>
 8007094:	52002000 	.word	0x52002000
 8007098:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0304 	and.w	r3, r3, #4
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d010      	beq.n	80070ca <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	4b3f      	ldr	r3, [pc, #252]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d208      	bcs.n	80070ca <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80070b8:	4b3c      	ldr	r3, [pc, #240]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	4939      	ldr	r1, [pc, #228]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0308 	and.w	r3, r3, #8
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d010      	beq.n	80070f8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	695a      	ldr	r2, [r3, #20]
 80070da:	4b34      	ldr	r3, [pc, #208]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d208      	bcs.n	80070f8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80070e6:	4b31      	ldr	r3, [pc, #196]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070e8:	69db      	ldr	r3, [r3, #28]
 80070ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	492e      	ldr	r1, [pc, #184]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0310 	and.w	r3, r3, #16
 8007100:	2b00      	cmp	r3, #0
 8007102:	d010      	beq.n	8007126 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	699a      	ldr	r2, [r3, #24]
 8007108:	4b28      	ldr	r3, [pc, #160]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 800710a:	69db      	ldr	r3, [r3, #28]
 800710c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007110:	429a      	cmp	r2, r3
 8007112:	d208      	bcs.n	8007126 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007114:	4b25      	ldr	r3, [pc, #148]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	4922      	ldr	r1, [pc, #136]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007122:	4313      	orrs	r3, r2
 8007124:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0320 	and.w	r3, r3, #32
 800712e:	2b00      	cmp	r3, #0
 8007130:	d010      	beq.n	8007154 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	69da      	ldr	r2, [r3, #28]
 8007136:	4b1d      	ldr	r3, [pc, #116]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800713e:	429a      	cmp	r2, r3
 8007140:	d208      	bcs.n	8007154 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007142:	4b1a      	ldr	r3, [pc, #104]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	4917      	ldr	r1, [pc, #92]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007150:	4313      	orrs	r3, r2
 8007152:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007154:	f000 f834 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 8007158:	4602      	mov	r2, r0
 800715a:	4b14      	ldr	r3, [pc, #80]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	0a1b      	lsrs	r3, r3, #8
 8007160:	f003 030f 	and.w	r3, r3, #15
 8007164:	4912      	ldr	r1, [pc, #72]	; (80071b0 <HAL_RCC_ClockConfig+0x35c>)
 8007166:	5ccb      	ldrb	r3, [r1, r3]
 8007168:	f003 031f 	and.w	r3, r3, #31
 800716c:	fa22 f303 	lsr.w	r3, r2, r3
 8007170:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007172:	4b0e      	ldr	r3, [pc, #56]	; (80071ac <HAL_RCC_ClockConfig+0x358>)
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	f003 030f 	and.w	r3, r3, #15
 800717a:	4a0d      	ldr	r2, [pc, #52]	; (80071b0 <HAL_RCC_ClockConfig+0x35c>)
 800717c:	5cd3      	ldrb	r3, [r2, r3]
 800717e:	f003 031f 	and.w	r3, r3, #31
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	fa22 f303 	lsr.w	r3, r2, r3
 8007188:	4a0a      	ldr	r2, [pc, #40]	; (80071b4 <HAL_RCC_ClockConfig+0x360>)
 800718a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800718c:	4a0a      	ldr	r2, [pc, #40]	; (80071b8 <HAL_RCC_ClockConfig+0x364>)
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007192:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <HAL_RCC_ClockConfig+0x368>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7fc fbec 	bl	8003974 <HAL_InitTick>
 800719c:	4603      	mov	r3, r0
 800719e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3718      	adds	r7, #24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	58024400 	.word	0x58024400
 80071b0:	08011b5c 	.word	0x08011b5c
 80071b4:	240038a8 	.word	0x240038a8
 80071b8:	240038a4 	.word	0x240038a4
 80071bc:	240038b0 	.word	0x240038b0

080071c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b089      	sub	sp, #36	; 0x24
 80071c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071c6:	4bb3      	ldr	r3, [pc, #716]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071ce:	2b18      	cmp	r3, #24
 80071d0:	f200 8155 	bhi.w	800747e <HAL_RCC_GetSysClockFreq+0x2be>
 80071d4:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80071d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071da:	bf00      	nop
 80071dc:	08007241 	.word	0x08007241
 80071e0:	0800747f 	.word	0x0800747f
 80071e4:	0800747f 	.word	0x0800747f
 80071e8:	0800747f 	.word	0x0800747f
 80071ec:	0800747f 	.word	0x0800747f
 80071f0:	0800747f 	.word	0x0800747f
 80071f4:	0800747f 	.word	0x0800747f
 80071f8:	0800747f 	.word	0x0800747f
 80071fc:	08007267 	.word	0x08007267
 8007200:	0800747f 	.word	0x0800747f
 8007204:	0800747f 	.word	0x0800747f
 8007208:	0800747f 	.word	0x0800747f
 800720c:	0800747f 	.word	0x0800747f
 8007210:	0800747f 	.word	0x0800747f
 8007214:	0800747f 	.word	0x0800747f
 8007218:	0800747f 	.word	0x0800747f
 800721c:	0800726d 	.word	0x0800726d
 8007220:	0800747f 	.word	0x0800747f
 8007224:	0800747f 	.word	0x0800747f
 8007228:	0800747f 	.word	0x0800747f
 800722c:	0800747f 	.word	0x0800747f
 8007230:	0800747f 	.word	0x0800747f
 8007234:	0800747f 	.word	0x0800747f
 8007238:	0800747f 	.word	0x0800747f
 800723c:	08007273 	.word	0x08007273
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007240:	4b94      	ldr	r3, [pc, #592]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0320 	and.w	r3, r3, #32
 8007248:	2b00      	cmp	r3, #0
 800724a:	d009      	beq.n	8007260 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800724c:	4b91      	ldr	r3, [pc, #580]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	08db      	lsrs	r3, r3, #3
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	4a90      	ldr	r2, [pc, #576]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007258:	fa22 f303 	lsr.w	r3, r2, r3
 800725c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800725e:	e111      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007260:	4b8d      	ldr	r3, [pc, #564]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007262:	61bb      	str	r3, [r7, #24]
    break;
 8007264:	e10e      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007266:	4b8d      	ldr	r3, [pc, #564]	; (800749c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007268:	61bb      	str	r3, [r7, #24]
    break;
 800726a:	e10b      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800726c:	4b8c      	ldr	r3, [pc, #560]	; (80074a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800726e:	61bb      	str	r3, [r7, #24]
    break;
 8007270:	e108      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007272:	4b88      	ldr	r3, [pc, #544]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800727c:	4b85      	ldr	r3, [pc, #532]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800727e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007280:	091b      	lsrs	r3, r3, #4
 8007282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007286:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007288:	4b82      	ldr	r3, [pc, #520]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800728a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007292:	4b80      	ldr	r3, [pc, #512]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007296:	08db      	lsrs	r3, r3, #3
 8007298:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	fb02 f303 	mul.w	r3, r2, r3
 80072a2:	ee07 3a90 	vmov	s15, r3
 80072a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072aa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 80e1 	beq.w	8007478 <HAL_RCC_GetSysClockFreq+0x2b8>
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	f000 8083 	beq.w	80073c4 <HAL_RCC_GetSysClockFreq+0x204>
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	f200 80a1 	bhi.w	8007408 <HAL_RCC_GetSysClockFreq+0x248>
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <HAL_RCC_GetSysClockFreq+0x114>
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d056      	beq.n	8007380 <HAL_RCC_GetSysClockFreq+0x1c0>
 80072d2:	e099      	b.n	8007408 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072d4:	4b6f      	ldr	r3, [pc, #444]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d02d      	beq.n	800733c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80072e0:	4b6c      	ldr	r3, [pc, #432]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	08db      	lsrs	r3, r3, #3
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	4a6b      	ldr	r2, [pc, #428]	; (8007498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80072ec:	fa22 f303 	lsr.w	r3, r2, r3
 80072f0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	ee07 3a90 	vmov	s15, r3
 80072f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	ee07 3a90 	vmov	s15, r3
 8007302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800730a:	4b62      	ldr	r3, [pc, #392]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800730c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007312:	ee07 3a90 	vmov	s15, r3
 8007316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800731a:	ed97 6a02 	vldr	s12, [r7, #8]
 800731e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800732a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800732e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007336:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800733a:	e087      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	ee07 3a90 	vmov	s15, r3
 8007342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007346:	eddf 6a58 	vldr	s13, [pc, #352]	; 80074a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800734a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800734e:	4b51      	ldr	r3, [pc, #324]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007356:	ee07 3a90 	vmov	s15, r3
 800735a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800735e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007362:	eddf 5a50 	vldr	s11, [pc, #320]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800736a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800736e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800737a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800737e:	e065      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	ee07 3a90 	vmov	s15, r3
 8007386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800738a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80074ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800738e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007392:	4b40      	ldr	r3, [pc, #256]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800739a:	ee07 3a90 	vmov	s15, r3
 800739e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80073a6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80073aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073c2:	e043      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	ee07 3a90 	vmov	s15, r3
 80073ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ce:	eddf 6a38 	vldr	s13, [pc, #224]	; 80074b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80073d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073d6:	4b2f      	ldr	r3, [pc, #188]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80073ea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80073ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007402:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007406:	e021      	b.n	800744c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	ee07 3a90 	vmov	s15, r3
 800740e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007412:	eddf 6a26 	vldr	s13, [pc, #152]	; 80074ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8007416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800741a:	4b1e      	ldr	r3, [pc, #120]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800741c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800741e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007422:	ee07 3a90 	vmov	s15, r3
 8007426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800742a:	ed97 6a02 	vldr	s12, [r7, #8]
 800742e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80074a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800743a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800743e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007446:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800744a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800744c:	4b11      	ldr	r3, [pc, #68]	; (8007494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800744e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007450:	0a5b      	lsrs	r3, r3, #9
 8007452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007456:	3301      	adds	r3, #1
 8007458:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	ee07 3a90 	vmov	s15, r3
 8007460:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007464:	edd7 6a07 	vldr	s13, [r7, #28]
 8007468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800746c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007470:	ee17 3a90 	vmov	r3, s15
 8007474:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007476:	e005      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	61bb      	str	r3, [r7, #24]
    break;
 800747c:	e002      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800747e:	4b07      	ldr	r3, [pc, #28]	; (800749c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007480:	61bb      	str	r3, [r7, #24]
    break;
 8007482:	bf00      	nop
  }

  return sysclockfreq;
 8007484:	69bb      	ldr	r3, [r7, #24]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3724      	adds	r7, #36	; 0x24
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	58024400 	.word	0x58024400
 8007498:	03d09000 	.word	0x03d09000
 800749c:	003d0900 	.word	0x003d0900
 80074a0:	017d7840 	.word	0x017d7840
 80074a4:	46000000 	.word	0x46000000
 80074a8:	4c742400 	.word	0x4c742400
 80074ac:	4a742400 	.word	0x4a742400
 80074b0:	4bbebc20 	.word	0x4bbebc20

080074b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80074ba:	f7ff fe81 	bl	80071c0 <HAL_RCC_GetSysClockFreq>
 80074be:	4602      	mov	r2, r0
 80074c0:	4b10      	ldr	r3, [pc, #64]	; (8007504 <HAL_RCC_GetHCLKFreq+0x50>)
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	0a1b      	lsrs	r3, r3, #8
 80074c6:	f003 030f 	and.w	r3, r3, #15
 80074ca:	490f      	ldr	r1, [pc, #60]	; (8007508 <HAL_RCC_GetHCLKFreq+0x54>)
 80074cc:	5ccb      	ldrb	r3, [r1, r3]
 80074ce:	f003 031f 	and.w	r3, r3, #31
 80074d2:	fa22 f303 	lsr.w	r3, r2, r3
 80074d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80074d8:	4b0a      	ldr	r3, [pc, #40]	; (8007504 <HAL_RCC_GetHCLKFreq+0x50>)
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f003 030f 	and.w	r3, r3, #15
 80074e0:	4a09      	ldr	r2, [pc, #36]	; (8007508 <HAL_RCC_GetHCLKFreq+0x54>)
 80074e2:	5cd3      	ldrb	r3, [r2, r3]
 80074e4:	f003 031f 	and.w	r3, r3, #31
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	4a07      	ldr	r2, [pc, #28]	; (800750c <HAL_RCC_GetHCLKFreq+0x58>)
 80074f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80074f2:	4a07      	ldr	r2, [pc, #28]	; (8007510 <HAL_RCC_GetHCLKFreq+0x5c>)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80074f8:	4b04      	ldr	r3, [pc, #16]	; (800750c <HAL_RCC_GetHCLKFreq+0x58>)
 80074fa:	681b      	ldr	r3, [r3, #0]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	58024400 	.word	0x58024400
 8007508:	08011b5c 	.word	0x08011b5c
 800750c:	240038a8 	.word	0x240038a8
 8007510:	240038a4 	.word	0x240038a4

08007514 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800751c:	2300      	movs	r3, #0
 800751e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007520:	2300      	movs	r3, #0
 8007522:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d03f      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007534:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007538:	d02a      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800753a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800753e:	d824      	bhi.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007540:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007544:	d018      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007546:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800754a:	d81e      	bhi.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800754c:	2b00      	cmp	r3, #0
 800754e:	d003      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007550:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007554:	d007      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007556:	e018      	b.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007558:	4ba3      	ldr	r3, [pc, #652]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800755a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755c:	4aa2      	ldr	r2, [pc, #648]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800755e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007562:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007564:	e015      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	3304      	adds	r3, #4
 800756a:	2102      	movs	r1, #2
 800756c:	4618      	mov	r0, r3
 800756e:	f001 fdd7 	bl	8009120 <RCCEx_PLL2_Config>
 8007572:	4603      	mov	r3, r0
 8007574:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007576:	e00c      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3324      	adds	r3, #36	; 0x24
 800757c:	2102      	movs	r1, #2
 800757e:	4618      	mov	r0, r3
 8007580:	f001 fe80 	bl	8009284 <RCCEx_PLL3_Config>
 8007584:	4603      	mov	r3, r0
 8007586:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007588:	e003      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	75fb      	strb	r3, [r7, #23]
      break;
 800758e:	e000      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007592:	7dfb      	ldrb	r3, [r7, #23]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d109      	bne.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007598:	4b93      	ldr	r3, [pc, #588]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800759a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800759c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075a4:	4990      	ldr	r1, [pc, #576]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	650b      	str	r3, [r1, #80]	; 0x50
 80075aa:	e001      	b.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ac:	7dfb      	ldrb	r3, [r7, #23]
 80075ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d03d      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d826      	bhi.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80075c4:	a201      	add	r2, pc, #4	; (adr r2, 80075cc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080075e1 	.word	0x080075e1
 80075d0:	080075ef 	.word	0x080075ef
 80075d4:	08007601 	.word	0x08007601
 80075d8:	08007619 	.word	0x08007619
 80075dc:	08007619 	.word	0x08007619
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e0:	4b81      	ldr	r3, [pc, #516]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80075e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e4:	4a80      	ldr	r2, [pc, #512]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80075e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80075ec:	e015      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	3304      	adds	r3, #4
 80075f2:	2100      	movs	r1, #0
 80075f4:	4618      	mov	r0, r3
 80075f6:	f001 fd93 	bl	8009120 <RCCEx_PLL2_Config>
 80075fa:	4603      	mov	r3, r0
 80075fc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80075fe:	e00c      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3324      	adds	r3, #36	; 0x24
 8007604:	2100      	movs	r1, #0
 8007606:	4618      	mov	r0, r3
 8007608:	f001 fe3c 	bl	8009284 <RCCEx_PLL3_Config>
 800760c:	4603      	mov	r3, r0
 800760e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007610:	e003      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	75fb      	strb	r3, [r7, #23]
      break;
 8007616:	e000      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007618:	bf00      	nop
    }

    if(ret == HAL_OK)
 800761a:	7dfb      	ldrb	r3, [r7, #23]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d109      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007620:	4b71      	ldr	r3, [pc, #452]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007624:	f023 0207 	bic.w	r2, r3, #7
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800762c:	496e      	ldr	r1, [pc, #440]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800762e:	4313      	orrs	r3, r2
 8007630:	650b      	str	r3, [r1, #80]	; 0x50
 8007632:	e001      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007634:	7dfb      	ldrb	r3, [r7, #23]
 8007636:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007640:	2b00      	cmp	r3, #0
 8007642:	d042      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007648:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800764c:	d02b      	beq.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800764e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007652:	d825      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007654:	2bc0      	cmp	r3, #192	; 0xc0
 8007656:	d028      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007658:	2bc0      	cmp	r3, #192	; 0xc0
 800765a:	d821      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800765c:	2b80      	cmp	r3, #128	; 0x80
 800765e:	d016      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007660:	2b80      	cmp	r3, #128	; 0x80
 8007662:	d81d      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007668:	2b40      	cmp	r3, #64	; 0x40
 800766a:	d007      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800766c:	e018      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800766e:	4b5e      	ldr	r3, [pc, #376]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007672:	4a5d      	ldr	r2, [pc, #372]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007678:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800767a:	e017      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	3304      	adds	r3, #4
 8007680:	2100      	movs	r1, #0
 8007682:	4618      	mov	r0, r3
 8007684:	f001 fd4c 	bl	8009120 <RCCEx_PLL2_Config>
 8007688:	4603      	mov	r3, r0
 800768a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800768c:	e00e      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	3324      	adds	r3, #36	; 0x24
 8007692:	2100      	movs	r1, #0
 8007694:	4618      	mov	r0, r3
 8007696:	f001 fdf5 	bl	8009284 <RCCEx_PLL3_Config>
 800769a:	4603      	mov	r3, r0
 800769c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800769e:	e005      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	75fb      	strb	r3, [r7, #23]
      break;
 80076a4:	e002      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80076a6:	bf00      	nop
 80076a8:	e000      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80076aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076ac:	7dfb      	ldrb	r3, [r7, #23]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d109      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80076b2:	4b4d      	ldr	r3, [pc, #308]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076be:	494a      	ldr	r1, [pc, #296]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	650b      	str	r3, [r1, #80]	; 0x50
 80076c4:	e001      	b.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c6:	7dfb      	ldrb	r3, [r7, #23]
 80076c8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d049      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80076dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076e0:	d030      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80076e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076e6:	d82a      	bhi.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80076e8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80076ec:	d02c      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80076ee:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80076f2:	d824      	bhi.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80076f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076f8:	d018      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x218>
 80076fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076fe:	d81e      	bhi.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007700:	2b00      	cmp	r3, #0
 8007702:	d003      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007704:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007708:	d007      	beq.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800770a:	e018      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800770c:	4b36      	ldr	r3, [pc, #216]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800770e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007710:	4a35      	ldr	r2, [pc, #212]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007712:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007716:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007718:	e017      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	3304      	adds	r3, #4
 800771e:	2100      	movs	r1, #0
 8007720:	4618      	mov	r0, r3
 8007722:	f001 fcfd 	bl	8009120 <RCCEx_PLL2_Config>
 8007726:	4603      	mov	r3, r0
 8007728:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800772a:	e00e      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3324      	adds	r3, #36	; 0x24
 8007730:	2100      	movs	r1, #0
 8007732:	4618      	mov	r0, r3
 8007734:	f001 fda6 	bl	8009284 <RCCEx_PLL3_Config>
 8007738:	4603      	mov	r3, r0
 800773a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800773c:	e005      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	75fb      	strb	r3, [r7, #23]
      break;
 8007742:	e002      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007744:	bf00      	nop
 8007746:	e000      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007748:	bf00      	nop
    }

    if(ret == HAL_OK)
 800774a:	7dfb      	ldrb	r3, [r7, #23]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d10a      	bne.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007750:	4b25      	ldr	r3, [pc, #148]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007754:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800775e:	4922      	ldr	r1, [pc, #136]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007760:	4313      	orrs	r3, r2
 8007762:	658b      	str	r3, [r1, #88]	; 0x58
 8007764:	e001      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007766:	7dfb      	ldrb	r3, [r7, #23]
 8007768:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007772:	2b00      	cmp	r3, #0
 8007774:	d04b      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800777c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007780:	d030      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007782:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007786:	d82a      	bhi.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007788:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800778c:	d02e      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800778e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007792:	d824      	bhi.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007794:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007798:	d018      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800779a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800779e:	d81e      	bhi.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x298>
 80077a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077a8:	d007      	beq.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80077aa:	e018      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077ac:	4b0e      	ldr	r3, [pc, #56]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80077ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b0:	4a0d      	ldr	r2, [pc, #52]	; (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80077b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077b8:	e019      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	3304      	adds	r3, #4
 80077be:	2100      	movs	r1, #0
 80077c0:	4618      	mov	r0, r3
 80077c2:	f001 fcad 	bl	8009120 <RCCEx_PLL2_Config>
 80077c6:	4603      	mov	r3, r0
 80077c8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80077ca:	e010      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	3324      	adds	r3, #36	; 0x24
 80077d0:	2100      	movs	r1, #0
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 fd56 	bl	8009284 <RCCEx_PLL3_Config>
 80077d8:	4603      	mov	r3, r0
 80077da:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077dc:	e007      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	75fb      	strb	r3, [r7, #23]
      break;
 80077e2:	e004      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80077e4:	bf00      	nop
 80077e6:	e002      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80077e8:	58024400 	.word	0x58024400
      break;
 80077ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077ee:	7dfb      	ldrb	r3, [r7, #23]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80077f4:	4b99      	ldr	r3, [pc, #612]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80077f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007802:	4996      	ldr	r1, [pc, #600]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007804:	4313      	orrs	r3, r2
 8007806:	658b      	str	r3, [r1, #88]	; 0x58
 8007808:	e001      	b.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800780a:	7dfb      	ldrb	r3, [r7, #23]
 800780c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d032      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800781e:	2b30      	cmp	r3, #48	; 0x30
 8007820:	d01c      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8007822:	2b30      	cmp	r3, #48	; 0x30
 8007824:	d817      	bhi.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8007826:	2b20      	cmp	r3, #32
 8007828:	d00c      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800782a:	2b20      	cmp	r3, #32
 800782c:	d813      	bhi.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800782e:	2b00      	cmp	r3, #0
 8007830:	d016      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8007832:	2b10      	cmp	r3, #16
 8007834:	d10f      	bne.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007836:	4b89      	ldr	r3, [pc, #548]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783a:	4a88      	ldr	r2, [pc, #544]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800783c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007840:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007842:	e00e      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	3304      	adds	r3, #4
 8007848:	2102      	movs	r1, #2
 800784a:	4618      	mov	r0, r3
 800784c:	f001 fc68 	bl	8009120 <RCCEx_PLL2_Config>
 8007850:	4603      	mov	r3, r0
 8007852:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007854:	e005      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	75fb      	strb	r3, [r7, #23]
      break;
 800785a:	e002      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800785c:	bf00      	nop
 800785e:	e000      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8007860:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007862:	7dfb      	ldrb	r3, [r7, #23]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d109      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007868:	4b7c      	ldr	r3, [pc, #496]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800786a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800786c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007874:	4979      	ldr	r1, [pc, #484]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007876:	4313      	orrs	r3, r2
 8007878:	64cb      	str	r3, [r1, #76]	; 0x4c
 800787a:	e001      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800787c:	7dfb      	ldrb	r3, [r7, #23]
 800787e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d047      	beq.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007890:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007894:	d030      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007896:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800789a:	d82a      	bhi.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800789c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078a0:	d02c      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80078a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078a6:	d824      	bhi.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80078a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078ac:	d018      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80078ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b2:	d81e      	bhi.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d003      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80078b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078bc:	d007      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80078be:	e018      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078c0:	4b66      	ldr	r3, [pc, #408]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80078c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c4:	4a65      	ldr	r2, [pc, #404]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80078c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80078cc:	e017      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	3304      	adds	r3, #4
 80078d2:	2100      	movs	r1, #0
 80078d4:	4618      	mov	r0, r3
 80078d6:	f001 fc23 	bl	8009120 <RCCEx_PLL2_Config>
 80078da:	4603      	mov	r3, r0
 80078dc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80078de:	e00e      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	3324      	adds	r3, #36	; 0x24
 80078e4:	2100      	movs	r1, #0
 80078e6:	4618      	mov	r0, r3
 80078e8:	f001 fccc 	bl	8009284 <RCCEx_PLL3_Config>
 80078ec:	4603      	mov	r3, r0
 80078ee:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80078f0:	e005      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	75fb      	strb	r3, [r7, #23]
      break;
 80078f6:	e002      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80078f8:	bf00      	nop
 80078fa:	e000      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80078fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078fe:	7dfb      	ldrb	r3, [r7, #23]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d109      	bne.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007904:	4b55      	ldr	r3, [pc, #340]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007908:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007910:	4952      	ldr	r1, [pc, #328]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007912:	4313      	orrs	r3, r2
 8007914:	650b      	str	r3, [r1, #80]	; 0x50
 8007916:	e001      	b.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007918:	7dfb      	ldrb	r3, [r7, #23]
 800791a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d049      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800792c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007930:	d02e      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007932:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007936:	d828      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007938:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800793c:	d02a      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800793e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007942:	d822      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007944:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007948:	d026      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800794a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800794e:	d81c      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007950:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007954:	d010      	beq.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8007956:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800795a:	d816      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01d      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8007960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007964:	d111      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3304      	adds	r3, #4
 800796a:	2101      	movs	r1, #1
 800796c:	4618      	mov	r0, r3
 800796e:	f001 fbd7 	bl	8009120 <RCCEx_PLL2_Config>
 8007972:	4603      	mov	r3, r0
 8007974:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007976:	e012      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	3324      	adds	r3, #36	; 0x24
 800797c:	2101      	movs	r1, #1
 800797e:	4618      	mov	r0, r3
 8007980:	f001 fc80 	bl	8009284 <RCCEx_PLL3_Config>
 8007984:	4603      	mov	r3, r0
 8007986:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007988:	e009      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	75fb      	strb	r3, [r7, #23]
      break;
 800798e:	e006      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007990:	bf00      	nop
 8007992:	e004      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007994:	bf00      	nop
 8007996:	e002      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007998:	bf00      	nop
 800799a:	e000      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800799c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800799e:	7dfb      	ldrb	r3, [r7, #23]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d109      	bne.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80079a4:	4b2d      	ldr	r3, [pc, #180]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80079a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079a8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b0:	492a      	ldr	r1, [pc, #168]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	650b      	str	r3, [r1, #80]	; 0x50
 80079b6:	e001      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079b8:	7dfb      	ldrb	r3, [r7, #23]
 80079ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d04d      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80079ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80079d2:	d02e      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80079d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80079d8:	d828      	bhi.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80079da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079de:	d02a      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80079e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079e4:	d822      	bhi.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80079e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80079ea:	d026      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x526>
 80079ec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80079f0:	d81c      	bhi.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80079f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079f6:	d010      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x506>
 80079f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079fc:	d816      	bhi.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d01d      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8007a02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a06:	d111      	bne.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	3304      	adds	r3, #4
 8007a0c:	2101      	movs	r1, #1
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f001 fb86 	bl	8009120 <RCCEx_PLL2_Config>
 8007a14:	4603      	mov	r3, r0
 8007a16:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a18:	e012      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	3324      	adds	r3, #36	; 0x24
 8007a1e:	2101      	movs	r1, #1
 8007a20:	4618      	mov	r0, r3
 8007a22:	f001 fc2f 	bl	8009284 <RCCEx_PLL3_Config>
 8007a26:	4603      	mov	r3, r0
 8007a28:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007a2a:	e009      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8007a30:	e006      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007a32:	bf00      	nop
 8007a34:	e004      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007a36:	bf00      	nop
 8007a38:	e002      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007a3a:	bf00      	nop
 8007a3c:	e000      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007a3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a40:	7dfb      	ldrb	r3, [r7, #23]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10c      	bne.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007a46:	4b05      	ldr	r3, [pc, #20]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a4a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a54:	4901      	ldr	r1, [pc, #4]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	658b      	str	r3, [r1, #88]	; 0x58
 8007a5a:	e003      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007a5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d02f      	beq.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a78:	d00e      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8007a7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a7e:	d814      	bhi.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x596>
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d015      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8007a84:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a88:	d10f      	bne.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a8a:	4baf      	ldr	r3, [pc, #700]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a8e:	4aae      	ldr	r2, [pc, #696]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a94:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007a96:	e00c      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f001 fb3e 	bl	8009120 <RCCEx_PLL2_Config>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007aa8:	e003      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	75fb      	strb	r3, [r7, #23]
      break;
 8007aae:	e000      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8007ab0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ab2:	7dfb      	ldrb	r3, [r7, #23]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d109      	bne.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ab8:	4ba3      	ldr	r3, [pc, #652]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007abc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ac4:	49a0      	ldr	r1, [pc, #640]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	650b      	str	r3, [r1, #80]	; 0x50
 8007aca:	e001      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
 8007ace:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d032      	beq.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae0:	2b03      	cmp	r3, #3
 8007ae2:	d81b      	bhi.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007ae4:	a201      	add	r2, pc, #4	; (adr r2, 8007aec <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8007ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aea:	bf00      	nop
 8007aec:	08007b23 	.word	0x08007b23
 8007af0:	08007afd 	.word	0x08007afd
 8007af4:	08007b0b 	.word	0x08007b0b
 8007af8:	08007b23 	.word	0x08007b23
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007afc:	4b92      	ldr	r3, [pc, #584]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b00:	4a91      	ldr	r2, [pc, #580]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b08:	e00c      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	3304      	adds	r3, #4
 8007b0e:	2102      	movs	r1, #2
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 fb05 	bl	8009120 <RCCEx_PLL2_Config>
 8007b16:	4603      	mov	r3, r0
 8007b18:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007b1a:	e003      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b20:	e000      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007b22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b24:	7dfb      	ldrb	r3, [r7, #23]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d109      	bne.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007b2a:	4b87      	ldr	r3, [pc, #540]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b2e:	f023 0203 	bic.w	r2, r3, #3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b36:	4984      	ldr	r1, [pc, #528]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007b3c:	e001      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b3e:	7dfb      	ldrb	r3, [r7, #23]
 8007b40:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f000 8086 	beq.w	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b50:	4b7e      	ldr	r3, [pc, #504]	; (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a7d      	ldr	r2, [pc, #500]	; (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b5a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b5c:	f7fb ff54 	bl	8003a08 <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b62:	e009      	b.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b64:	f7fb ff50 	bl	8003a08 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b64      	cmp	r3, #100	; 0x64
 8007b70:	d902      	bls.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	75fb      	strb	r3, [r7, #23]
        break;
 8007b76:	e005      	b.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b78:	4b74      	ldr	r3, [pc, #464]	; (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d0ef      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007b84:	7dfb      	ldrb	r3, [r7, #23]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d166      	bne.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007b8a:	4b6f      	ldr	r3, [pc, #444]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007b8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007b94:	4053      	eors	r3, r2
 8007b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d013      	beq.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b9e:	4b6a      	ldr	r3, [pc, #424]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ba8:	4b67      	ldr	r3, [pc, #412]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bac:	4a66      	ldr	r2, [pc, #408]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bb2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007bb4:	4b64      	ldr	r3, [pc, #400]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bb8:	4a63      	ldr	r2, [pc, #396]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bbe:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007bc0:	4a61      	ldr	r2, [pc, #388]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bd0:	d115      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd2:	f7fb ff19 	bl	8003a08 <HAL_GetTick>
 8007bd6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007bd8:	e00b      	b.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bda:	f7fb ff15 	bl	8003a08 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d902      	bls.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	75fb      	strb	r3, [r7, #23]
            break;
 8007bf0:	e005      	b.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007bf2:	4b55      	ldr	r3, [pc, #340]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d0ed      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007bfe:	7dfb      	ldrb	r3, [r7, #23]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d126      	bne.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c12:	d10d      	bne.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007c14:	4b4c      	ldr	r3, [pc, #304]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c22:	0919      	lsrs	r1, r3, #4
 8007c24:	4b4a      	ldr	r3, [pc, #296]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8007c26:	400b      	ands	r3, r1
 8007c28:	4947      	ldr	r1, [pc, #284]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	610b      	str	r3, [r1, #16]
 8007c2e:	e005      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007c30:	4b45      	ldr	r3, [pc, #276]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	4a44      	ldr	r2, [pc, #272]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c36:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007c3a:	6113      	str	r3, [r2, #16]
 8007c3c:	4b42      	ldr	r3, [pc, #264]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c4a:	493f      	ldr	r1, [pc, #252]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	670b      	str	r3, [r1, #112]	; 0x70
 8007c50:	e004      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
 8007c54:	75bb      	strb	r3, [r7, #22]
 8007c56:	e001      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c58:	7dfb      	ldrb	r3, [r7, #23]
 8007c5a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 8085 	beq.w	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c6e:	2b28      	cmp	r3, #40	; 0x28
 8007c70:	d866      	bhi.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007c72:	a201      	add	r2, pc, #4	; (adr r2, 8007c78 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c78:	08007d55 	.word	0x08007d55
 8007c7c:	08007d41 	.word	0x08007d41
 8007c80:	08007d41 	.word	0x08007d41
 8007c84:	08007d41 	.word	0x08007d41
 8007c88:	08007d41 	.word	0x08007d41
 8007c8c:	08007d41 	.word	0x08007d41
 8007c90:	08007d41 	.word	0x08007d41
 8007c94:	08007d41 	.word	0x08007d41
 8007c98:	08007d1d 	.word	0x08007d1d
 8007c9c:	08007d41 	.word	0x08007d41
 8007ca0:	08007d41 	.word	0x08007d41
 8007ca4:	08007d41 	.word	0x08007d41
 8007ca8:	08007d41 	.word	0x08007d41
 8007cac:	08007d41 	.word	0x08007d41
 8007cb0:	08007d41 	.word	0x08007d41
 8007cb4:	08007d41 	.word	0x08007d41
 8007cb8:	08007d2f 	.word	0x08007d2f
 8007cbc:	08007d41 	.word	0x08007d41
 8007cc0:	08007d41 	.word	0x08007d41
 8007cc4:	08007d41 	.word	0x08007d41
 8007cc8:	08007d41 	.word	0x08007d41
 8007ccc:	08007d41 	.word	0x08007d41
 8007cd0:	08007d41 	.word	0x08007d41
 8007cd4:	08007d41 	.word	0x08007d41
 8007cd8:	08007d55 	.word	0x08007d55
 8007cdc:	08007d41 	.word	0x08007d41
 8007ce0:	08007d41 	.word	0x08007d41
 8007ce4:	08007d41 	.word	0x08007d41
 8007ce8:	08007d41 	.word	0x08007d41
 8007cec:	08007d41 	.word	0x08007d41
 8007cf0:	08007d41 	.word	0x08007d41
 8007cf4:	08007d41 	.word	0x08007d41
 8007cf8:	08007d55 	.word	0x08007d55
 8007cfc:	08007d41 	.word	0x08007d41
 8007d00:	08007d41 	.word	0x08007d41
 8007d04:	08007d41 	.word	0x08007d41
 8007d08:	08007d41 	.word	0x08007d41
 8007d0c:	08007d41 	.word	0x08007d41
 8007d10:	08007d41 	.word	0x08007d41
 8007d14:	08007d41 	.word	0x08007d41
 8007d18:	08007d55 	.word	0x08007d55
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3304      	adds	r3, #4
 8007d20:	2101      	movs	r1, #1
 8007d22:	4618      	mov	r0, r3
 8007d24:	f001 f9fc 	bl	8009120 <RCCEx_PLL2_Config>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d2c:	e013      	b.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	3324      	adds	r3, #36	; 0x24
 8007d32:	2101      	movs	r1, #1
 8007d34:	4618      	mov	r0, r3
 8007d36:	f001 faa5 	bl	8009284 <RCCEx_PLL3_Config>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007d3e:	e00a      	b.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	75fb      	strb	r3, [r7, #23]
      break;
 8007d44:	e007      	b.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007d46:	bf00      	nop
 8007d48:	58024400 	.word	0x58024400
 8007d4c:	58024800 	.word	0x58024800
 8007d50:	00ffffcf 	.word	0x00ffffcf
      break;
 8007d54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d109      	bne.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d5c:	4b96      	ldr	r3, [pc, #600]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d60:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d68:	4993      	ldr	r1, [pc, #588]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	654b      	str	r3, [r1, #84]	; 0x54
 8007d6e:	e001      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d70:	7dfb      	ldrb	r3, [r7, #23]
 8007d72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 0302 	and.w	r3, r3, #2
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d038      	beq.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d84:	2b05      	cmp	r3, #5
 8007d86:	d821      	bhi.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007d88:	a201      	add	r2, pc, #4	; (adr r2, 8007d90 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8007d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d8e:	bf00      	nop
 8007d90:	08007dd3 	.word	0x08007dd3
 8007d94:	08007da9 	.word	0x08007da9
 8007d98:	08007dbb 	.word	0x08007dbb
 8007d9c:	08007dd3 	.word	0x08007dd3
 8007da0:	08007dd3 	.word	0x08007dd3
 8007da4:	08007dd3 	.word	0x08007dd3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	3304      	adds	r3, #4
 8007dac:	2101      	movs	r1, #1
 8007dae:	4618      	mov	r0, r3
 8007db0:	f001 f9b6 	bl	8009120 <RCCEx_PLL2_Config>
 8007db4:	4603      	mov	r3, r0
 8007db6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007db8:	e00c      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	3324      	adds	r3, #36	; 0x24
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f001 fa5f 	bl	8009284 <RCCEx_PLL3_Config>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007dca:	e003      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	75fb      	strb	r3, [r7, #23]
      break;
 8007dd0:	e000      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8007dd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dd4:	7dfb      	ldrb	r3, [r7, #23]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007dda:	4b77      	ldr	r3, [pc, #476]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dde:	f023 0207 	bic.w	r2, r3, #7
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007de6:	4974      	ldr	r1, [pc, #464]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	654b      	str	r3, [r1, #84]	; 0x54
 8007dec:	e001      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dee:	7dfb      	ldrb	r3, [r7, #23]
 8007df0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0304 	and.w	r3, r3, #4
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d03a      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e04:	2b05      	cmp	r3, #5
 8007e06:	d821      	bhi.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x938>
 8007e08:	a201      	add	r2, pc, #4	; (adr r2, 8007e10 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8007e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0e:	bf00      	nop
 8007e10:	08007e53 	.word	0x08007e53
 8007e14:	08007e29 	.word	0x08007e29
 8007e18:	08007e3b 	.word	0x08007e3b
 8007e1c:	08007e53 	.word	0x08007e53
 8007e20:	08007e53 	.word	0x08007e53
 8007e24:	08007e53 	.word	0x08007e53
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	3304      	adds	r3, #4
 8007e2c:	2101      	movs	r1, #1
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f001 f976 	bl	8009120 <RCCEx_PLL2_Config>
 8007e34:	4603      	mov	r3, r0
 8007e36:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e38:	e00c      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	3324      	adds	r3, #36	; 0x24
 8007e3e:	2101      	movs	r1, #1
 8007e40:	4618      	mov	r0, r3
 8007e42:	f001 fa1f 	bl	8009284 <RCCEx_PLL3_Config>
 8007e46:	4603      	mov	r3, r0
 8007e48:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007e4a:	e003      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e50:	e000      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8007e52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e54:	7dfb      	ldrb	r3, [r7, #23]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10a      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e5a:	4b57      	ldr	r3, [pc, #348]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e5e:	f023 0207 	bic.w	r2, r3, #7
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e68:	4953      	ldr	r1, [pc, #332]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	658b      	str	r3, [r1, #88]	; 0x58
 8007e6e:	e001      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e70:	7dfb      	ldrb	r3, [r7, #23]
 8007e72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0320 	and.w	r3, r3, #32
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d04b      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e8a:	d02e      	beq.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e90:	d828      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e96:	d02a      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8007e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e9c:	d822      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007e9e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ea2:	d026      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007ea4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ea8:	d81c      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007eaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007eae:	d010      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8007eb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007eb4:	d816      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d01d      	beq.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8007eba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ebe:	d111      	bne.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f001 f92a 	bl	8009120 <RCCEx_PLL2_Config>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007ed0:	e012      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3324      	adds	r3, #36	; 0x24
 8007ed6:	2102      	movs	r1, #2
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f001 f9d3 	bl	8009284 <RCCEx_PLL3_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007ee2:	e009      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ee8:	e006      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007eea:	bf00      	nop
 8007eec:	e004      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007eee:	bf00      	nop
 8007ef0:	e002      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007ef2:	bf00      	nop
 8007ef4:	e000      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007ef6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ef8:	7dfb      	ldrb	r3, [r7, #23]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10a      	bne.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007efe:	4b2e      	ldr	r3, [pc, #184]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f02:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f0c:	492a      	ldr	r1, [pc, #168]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	654b      	str	r3, [r1, #84]	; 0x54
 8007f12:	e001      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f14:	7dfb      	ldrb	r3, [r7, #23]
 8007f16:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d04d      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f2a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f2e:	d02e      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007f30:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f34:	d828      	bhi.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007f36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f3a:	d02a      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f40:	d822      	bhi.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007f42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f46:	d026      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8007f48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f4c:	d81c      	bhi.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f52:	d010      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8007f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f58:	d816      	bhi.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d01d      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8007f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f62:	d111      	bne.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	3304      	adds	r3, #4
 8007f68:	2100      	movs	r1, #0
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f001 f8d8 	bl	8009120 <RCCEx_PLL2_Config>
 8007f70:	4603      	mov	r3, r0
 8007f72:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007f74:	e012      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	3324      	adds	r3, #36	; 0x24
 8007f7a:	2102      	movs	r1, #2
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f001 f981 	bl	8009284 <RCCEx_PLL3_Config>
 8007f82:	4603      	mov	r3, r0
 8007f84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007f86:	e009      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f8c:	e006      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007f8e:	bf00      	nop
 8007f90:	e004      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007f92:	bf00      	nop
 8007f94:	e002      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007f96:	bf00      	nop
 8007f98:	e000      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007f9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f9c:	7dfb      	ldrb	r3, [r7, #23]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10c      	bne.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fa2:	4b05      	ldr	r3, [pc, #20]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007fb0:	4901      	ldr	r1, [pc, #4]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	658b      	str	r3, [r1, #88]	; 0x58
 8007fb6:	e003      	b.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8007fb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fbc:	7dfb      	ldrb	r3, [r7, #23]
 8007fbe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d04b      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007fd2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007fd6:	d02e      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8007fd8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007fdc:	d828      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe2:	d02a      	beq.n	800803a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007fe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe8:	d822      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007fea:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007fee:	d026      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8007ff0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007ff4:	d81c      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007ff6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ffa:	d010      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008000:	d816      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008002:	2b00      	cmp	r3, #0
 8008004:	d01d      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8008006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800800a:	d111      	bne.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3304      	adds	r3, #4
 8008010:	2100      	movs	r1, #0
 8008012:	4618      	mov	r0, r3
 8008014:	f001 f884 	bl	8009120 <RCCEx_PLL2_Config>
 8008018:	4603      	mov	r3, r0
 800801a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800801c:	e012      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	3324      	adds	r3, #36	; 0x24
 8008022:	2102      	movs	r1, #2
 8008024:	4618      	mov	r0, r3
 8008026:	f001 f92d 	bl	8009284 <RCCEx_PLL3_Config>
 800802a:	4603      	mov	r3, r0
 800802c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800802e:	e009      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	75fb      	strb	r3, [r7, #23]
      break;
 8008034:	e006      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008036:	bf00      	nop
 8008038:	e004      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800803a:	bf00      	nop
 800803c:	e002      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800803e:	bf00      	nop
 8008040:	e000      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008042:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008044:	7dfb      	ldrb	r3, [r7, #23]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10a      	bne.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800804a:	4b9d      	ldr	r3, [pc, #628]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800804c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800804e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008058:	4999      	ldr	r1, [pc, #612]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800805a:	4313      	orrs	r3, r2
 800805c:	658b      	str	r3, [r1, #88]	; 0x58
 800805e:	e001      	b.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008060:	7dfb      	ldrb	r3, [r7, #23]
 8008062:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0308 	and.w	r3, r3, #8
 800806c:	2b00      	cmp	r3, #0
 800806e:	d01a      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800807a:	d10a      	bne.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	3324      	adds	r3, #36	; 0x24
 8008080:	2102      	movs	r1, #2
 8008082:	4618      	mov	r0, r3
 8008084:	f001 f8fe 	bl	8009284 <RCCEx_PLL3_Config>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008092:	4b8b      	ldr	r3, [pc, #556]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008096:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080a0:	4987      	ldr	r1, [pc, #540]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80080a2:	4313      	orrs	r3, r2
 80080a4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0310 	and.w	r3, r3, #16
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d01a      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080bc:	d10a      	bne.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	3324      	adds	r3, #36	; 0x24
 80080c2:	2102      	movs	r1, #2
 80080c4:	4618      	mov	r0, r3
 80080c6:	f001 f8dd 	bl	8009284 <RCCEx_PLL3_Config>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d001      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080d4:	4b7a      	ldr	r3, [pc, #488]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80080d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080e2:	4977      	ldr	r1, [pc, #476]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80080e4:	4313      	orrs	r3, r2
 80080e6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d034      	beq.n	800815e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80080fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80080fe:	d01d      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008100:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008104:	d817      	bhi.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800810a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800810e:	d009      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008110:	e011      	b.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	3304      	adds	r3, #4
 8008116:	2100      	movs	r1, #0
 8008118:	4618      	mov	r0, r3
 800811a:	f001 f801 	bl	8009120 <RCCEx_PLL2_Config>
 800811e:	4603      	mov	r3, r0
 8008120:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008122:	e00c      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	3324      	adds	r3, #36	; 0x24
 8008128:	2102      	movs	r1, #2
 800812a:	4618      	mov	r0, r3
 800812c:	f001 f8aa 	bl	8009284 <RCCEx_PLL3_Config>
 8008130:	4603      	mov	r3, r0
 8008132:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008134:	e003      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	75fb      	strb	r3, [r7, #23]
      break;
 800813a:	e000      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800813c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800813e:	7dfb      	ldrb	r3, [r7, #23]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10a      	bne.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008144:	4b5e      	ldr	r3, [pc, #376]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008148:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008152:	495b      	ldr	r1, [pc, #364]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008154:	4313      	orrs	r3, r2
 8008156:	658b      	str	r3, [r1, #88]	; 0x58
 8008158:	e001      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800815a:	7dfb      	ldrb	r3, [r7, #23]
 800815c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008166:	2b00      	cmp	r3, #0
 8008168:	d033      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008170:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008174:	d01c      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8008176:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800817a:	d816      	bhi.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800817c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008180:	d003      	beq.n	800818a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8008182:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008186:	d007      	beq.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8008188:	e00f      	b.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800818a:	4b4d      	ldr	r3, [pc, #308]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800818c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800818e:	4a4c      	ldr	r2, [pc, #304]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008194:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008196:	e00c      	b.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	3324      	adds	r3, #36	; 0x24
 800819c:	2101      	movs	r1, #1
 800819e:	4618      	mov	r0, r3
 80081a0:	f001 f870 	bl	8009284 <RCCEx_PLL3_Config>
 80081a4:	4603      	mov	r3, r0
 80081a6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80081a8:	e003      	b.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	75fb      	strb	r3, [r7, #23]
      break;
 80081ae:	e000      	b.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80081b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081b2:	7dfb      	ldrb	r3, [r7, #23]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d10a      	bne.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081b8:	4b41      	ldr	r3, [pc, #260]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081c6:	493e      	ldr	r1, [pc, #248]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081c8:	4313      	orrs	r3, r2
 80081ca:	654b      	str	r3, [r1, #84]	; 0x54
 80081cc:	e001      	b.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ce:	7dfb      	ldrb	r3, [r7, #23]
 80081d0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d029      	beq.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d003      	beq.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80081e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081ea:	d007      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80081ec:	e00f      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081ee:	4b34      	ldr	r3, [pc, #208]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f2:	4a33      	ldr	r2, [pc, #204]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081f8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80081fa:	e00b      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	3304      	adds	r3, #4
 8008200:	2102      	movs	r1, #2
 8008202:	4618      	mov	r0, r3
 8008204:	f000 ff8c 	bl	8009120 <RCCEx_PLL2_Config>
 8008208:	4603      	mov	r3, r0
 800820a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800820c:	e002      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	75fb      	strb	r3, [r7, #23]
      break;
 8008212:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008214:	7dfb      	ldrb	r3, [r7, #23]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d109      	bne.n	800822e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800821a:	4b29      	ldr	r3, [pc, #164]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800821c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800821e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008226:	4926      	ldr	r1, [pc, #152]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008228:	4313      	orrs	r3, r2
 800822a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800822c:	e001      	b.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800822e:	7dfb      	ldrb	r3, [r7, #23]
 8008230:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00a      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	3324      	adds	r3, #36	; 0x24
 8008242:	2102      	movs	r1, #2
 8008244:	4618      	mov	r0, r3
 8008246:	f001 f81d 	bl	8009284 <RCCEx_PLL3_Config>
 800824a:	4603      	mov	r3, r0
 800824c:	2b00      	cmp	r3, #0
 800824e:	d001      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800825c:	2b00      	cmp	r3, #0
 800825e:	d033      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008264:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008268:	d017      	beq.n	800829a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800826a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800826e:	d811      	bhi.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008270:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008274:	d013      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008276:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800827a:	d80b      	bhi.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800827c:	2b00      	cmp	r3, #0
 800827e:	d010      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8008280:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008284:	d106      	bne.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008286:	4b0e      	ldr	r3, [pc, #56]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	4a0d      	ldr	r2, [pc, #52]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800828c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008290:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008292:	e007      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	75fb      	strb	r3, [r7, #23]
      break;
 8008298:	e004      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800829a:	bf00      	nop
 800829c:	e002      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800829e:	bf00      	nop
 80082a0:	e000      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80082a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10c      	bne.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80082aa:	4b05      	ldr	r3, [pc, #20]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80082ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082b6:	4902      	ldr	r1, [pc, #8]	; (80082c0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	654b      	str	r3, [r1, #84]	; 0x54
 80082bc:	e004      	b.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80082be:	bf00      	nop
 80082c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082c4:	7dfb      	ldrb	r3, [r7, #23]
 80082c6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d008      	beq.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80082d4:	4b29      	ldr	r3, [pc, #164]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 80082d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082e0:	4926      	ldr	r1, [pc, #152]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 80082e2:	4313      	orrs	r3, r2
 80082e4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d009      	beq.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80082f2:	4b22      	ldr	r3, [pc, #136]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008300:	491e      	ldr	r1, [pc, #120]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008302:	4313      	orrs	r3, r2
 8008304:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d008      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008312:	4b1a      	ldr	r3, [pc, #104]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008316:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800831e:	4917      	ldr	r1, [pc, #92]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008320:	4313      	orrs	r3, r2
 8008322:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00d      	beq.n	800834c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008330:	4b12      	ldr	r3, [pc, #72]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008332:	691b      	ldr	r3, [r3, #16]
 8008334:	4a11      	ldr	r2, [pc, #68]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008336:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800833a:	6113      	str	r3, [r2, #16]
 800833c:	4b0f      	ldr	r3, [pc, #60]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 800833e:	691a      	ldr	r2, [r3, #16]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008346:	490d      	ldr	r1, [pc, #52]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008348:	4313      	orrs	r3, r2
 800834a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	da08      	bge.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008354:	4b09      	ldr	r3, [pc, #36]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008358:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008360:	4906      	ldr	r1, [pc, #24]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0xe68>)
 8008362:	4313      	orrs	r3, r2
 8008364:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8008366:	7dbb      	ldrb	r3, [r7, #22]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d101      	bne.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
  {
    return HAL_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	e000      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
  }
  return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
}
 8008372:	4618      	mov	r0, r3
 8008374:	3718      	adds	r7, #24
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	58024400 	.word	0x58024400

08008380 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b090      	sub	sp, #64	; 0x40
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800838e:	d14f      	bne.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8008390:	4b88      	ldr	r3, [pc, #544]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 8008392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008394:	f003 0307 	and.w	r3, r3, #7
 8008398:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800839a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839c:	2b04      	cmp	r3, #4
 800839e:	d844      	bhi.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80083a0:	a201      	add	r2, pc, #4	; (adr r2, 80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 80083a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a6:	bf00      	nop
 80083a8:	080083bd 	.word	0x080083bd
 80083ac:	080083cd 	.word	0x080083cd
 80083b0:	080083dd 	.word	0x080083dd
 80083b4:	08008425 	.word	0x08008425
 80083b8:	080083ed 	.word	0x080083ed
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083c0:	4618      	mov	r0, r3
 80083c2:	f000 fd5b 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083ca:	e28c      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083cc:	f107 0318 	add.w	r3, r7, #24
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 faab 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083da:	e284      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083dc:	f107 030c 	add.w	r3, r7, #12
 80083e0:	4618      	mov	r0, r3
 80083e2:	f000 fbf7 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083ea:	e27c      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80083ec:	4b71      	ldr	r3, [pc, #452]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 80083ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80083f4:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80083f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d102      	bne.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80083fc:	4b6e      	ldr	r3, [pc, #440]	; (80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80083fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8008400:	e271      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8008402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008404:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008408:	d102      	bne.n	8008410 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 800840a:	4b6c      	ldr	r3, [pc, #432]	; (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>)
 800840c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800840e:	e26a      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8008410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008412:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008416:	d102      	bne.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 8008418:	4b69      	ldr	r3, [pc, #420]	; (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>)
 800841a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800841c:	e263      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008422:	e260      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008424:	4b67      	ldr	r3, [pc, #412]	; (80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>)
 8008426:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008428:	e25d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      default :
        {
          frequency = 0;
 800842a:	2300      	movs	r3, #0
 800842c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800842e:	e25a      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008436:	d159      	bne.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8008438:	4b5e      	ldr	r3, [pc, #376]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 800843a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800843c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8008440:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008448:	d02e      	beq.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 800844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008450:	d849      	bhi.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8008452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008454:	2bc0      	cmp	r3, #192	; 0xc0
 8008456:	d043      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800845a:	2bc0      	cmp	r3, #192	; 0xc0
 800845c:	d843      	bhi.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800845e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008460:	2b80      	cmp	r3, #128	; 0x80
 8008462:	d019      	beq.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008466:	2b80      	cmp	r3, #128	; 0x80
 8008468:	d83d      	bhi.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800846a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
 8008470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008472:	2b40      	cmp	r3, #64	; 0x40
 8008474:	d008      	beq.n	8008488 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008476:	e036      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800847c:	4618      	mov	r0, r3
 800847e:	f000 fcfd 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008484:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008486:	e22e      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008488:	f107 0318 	add.w	r3, r7, #24
 800848c:	4618      	mov	r0, r3
 800848e:	f000 fa4d 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008496:	e226      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008498:	f107 030c 	add.w	r3, r7, #12
 800849c:	4618      	mov	r0, r3
 800849e:	f000 fb99 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084a6:	e21e      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80084a8:	4b42      	ldr	r3, [pc, #264]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 80084aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80084b0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80084b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d102      	bne.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80084b8:	4b3f      	ldr	r3, [pc, #252]	; (80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80084ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80084bc:	e213      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80084be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084c4:	d102      	bne.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
            frequency = CSI_VALUE;
 80084c6:	4b3d      	ldr	r3, [pc, #244]	; (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>)
 80084c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084ca:	e20c      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80084cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084d2:	d102      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
            frequency = HSE_VALUE;
 80084d4:	4b3a      	ldr	r3, [pc, #232]	; (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>)
 80084d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084d8:	e205      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 80084da:	2300      	movs	r3, #0
 80084dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084de:	e202      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80084e0:	4b38      	ldr	r3, [pc, #224]	; (80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>)
 80084e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084e4:	e1ff      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      default :
        {
          frequency = 0;
 80084e6:	2300      	movs	r3, #0
 80084e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084ea:	e1fc      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084f2:	d169      	bne.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80084f4:	4b2f      	ldr	r3, [pc, #188]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 80084f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084f8:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80084fc:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80084fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008500:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008504:	d033      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
 8008506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008508:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800850c:	d84e      	bhi.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800850e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008510:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008514:	d047      	beq.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 8008516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008518:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800851c:	d846      	bhi.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800851e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008520:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008524:	d01b      	beq.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8008526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008528:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800852c:	d83e      	bhi.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800852e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008530:	2b00      	cmp	r3, #0
 8008532:	d004      	beq.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008536:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800853a:	d008      	beq.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800853c:	e036      	b.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800853e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fc9a 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800854c:	e1cb      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800854e:	f107 0318 	add.w	r3, r7, #24
 8008552:	4618      	mov	r0, r3
 8008554:	f000 f9ea 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008558:	69bb      	ldr	r3, [r7, #24]
 800855a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800855c:	e1c3      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800855e:	f107 030c 	add.w	r3, r7, #12
 8008562:	4618      	mov	r0, r3
 8008564:	f000 fb36 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800856c:	e1bb      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800856e:	4b11      	ldr	r3, [pc, #68]	; (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x234>)
 8008570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008572:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008576:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8008578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800857a:	2b00      	cmp	r3, #0
 800857c:	d102      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800857e:	4b0e      	ldr	r3, [pc, #56]	; (80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8008580:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8008582:	e1b0      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8008584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008586:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800858a:	d102      	bne.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x212>
            frequency = CSI_VALUE;
 800858c:	4b0b      	ldr	r3, [pc, #44]	; (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>)
 800858e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008590:	e1a9      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8008592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008594:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008598:	d102      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
            frequency = HSE_VALUE;
 800859a:	4b09      	ldr	r3, [pc, #36]	; (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>)
 800859c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800859e:	e1a2      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 80085a0:	2300      	movs	r3, #0
 80085a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085a4:	e19f      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80085a6:	4b07      	ldr	r3, [pc, #28]	; (80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>)
 80085a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085aa:	e19c      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      default :
        {
          frequency = 0;
 80085ac:	2300      	movs	r3, #0
 80085ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085b0:	e199      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80085b2:	bf00      	nop
 80085b4:	58024400 	.word	0x58024400
 80085b8:	03d09000 	.word	0x03d09000
 80085bc:	003d0900 	.word	0x003d0900
 80085c0:	017d7840 	.word	0x017d7840
 80085c4:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085ce:	d15e      	bne.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80085d0:	4b96      	ldr	r3, [pc, #600]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 80085d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085d4:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80085d8:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80085da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085e0:	d033      	beq.n	800864a <HAL_RCCEx_GetPeriphCLKFreq+0x2ca>
 80085e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085e8:	d84e      	bhi.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80085f0:	d047      	beq.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80085f8:	d846      	bhi.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 80085fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008600:	d01b      	beq.n	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
 8008602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008604:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008608:	d83e      	bhi.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 800860a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800860c:	2b00      	cmp	r3, #0
 800860e:	d004      	beq.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8008610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008612:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008616:	d008      	beq.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 8008618:	e036      	b.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800861a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800861e:	4618      	mov	r0, r3
 8008620:	f000 fc2c 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008628:	e15d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800862a:	f107 0318 	add.w	r3, r7, #24
 800862e:	4618      	mov	r0, r3
 8008630:	f000 f97c 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008638:	e155      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800863a:	f107 030c 	add.w	r3, r7, #12
 800863e:	4618      	mov	r0, r3
 8008640:	f000 fac8 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008648:	e14d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800864a:	4b78      	ldr	r3, [pc, #480]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800864c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800864e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008652:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8008654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008656:	2b00      	cmp	r3, #0
 8008658:	d102      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800865a:	4b75      	ldr	r3, [pc, #468]	; (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 800865c:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800865e:	e142      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8008660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008666:	d102      	bne.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x2ee>
            frequency = CSI_VALUE;
 8008668:	4b72      	ldr	r3, [pc, #456]	; (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 800866a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800866c:	e13b      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800866e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008670:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008674:	d102      	bne.n	800867c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            frequency = HSE_VALUE;
 8008676:	4b70      	ldr	r3, [pc, #448]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8008678:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800867a:	e134      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 800867c:	2300      	movs	r3, #0
 800867e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008680:	e131      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008682:	4b6e      	ldr	r3, [pc, #440]	; (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 8008684:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008686:	e12e      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      default :
        {
          frequency = 0;
 8008688:	2300      	movs	r3, #0
 800868a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800868c:	e12b      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008694:	d15e      	bne.n	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008696:	4b65      	ldr	r3, [pc, #404]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 8008698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800869a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800869e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80086a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80086a6:	d033      	beq.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 80086a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80086ae:	d84e      	bhi.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80086b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086b6:	d047      	beq.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 80086b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086be:	d846      	bhi.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80086c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086c6:	d01b      	beq.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
 80086c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086ce:	d83e      	bhi.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80086d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d004      	beq.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80086d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086dc:	d008      	beq.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80086de:	e036      	b.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80086e4:	4618      	mov	r0, r3
 80086e6:	f000 fbc9 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086ee:	e0fa      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f0:	f107 0318 	add.w	r3, r7, #24
 80086f4:	4618      	mov	r0, r3
 80086f6:	f000 f919 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086fe:	e0f2      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008700:	f107 030c 	add.w	r3, r7, #12
 8008704:	4618      	mov	r0, r3
 8008706:	f000 fa65 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800870e:	e0ea      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008710:	4b46      	ldr	r3, [pc, #280]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 8008712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008718:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800871a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800871c:	2b00      	cmp	r3, #0
 800871e:	d102      	bne.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8008720:	4b43      	ldr	r3, [pc, #268]	; (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 8008722:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8008724:	e0df      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800872c:	d102      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
            frequency = CSI_VALUE;
 800872e:	4b41      	ldr	r3, [pc, #260]	; (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 8008730:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008732:	e0d8      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8008734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800873a:	d102      	bne.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
            frequency = HSE_VALUE;
 800873c:	4b3e      	ldr	r3, [pc, #248]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 800873e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008740:	e0d1      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 8008742:	2300      	movs	r3, #0
 8008744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008746:	e0ce      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008748:	4b3c      	ldr	r3, [pc, #240]	; (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 800874a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800874c:	e0cb      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      default :
        {
          frequency = 0;
 800874e:	2300      	movs	r3, #0
 8008750:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008752:	e0c8      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800875a:	d143      	bne.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800875c:	4b33      	ldr	r3, [pc, #204]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800875e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008764:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008768:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800876c:	d01b      	beq.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x426>
 800876e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008770:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008774:	d833      	bhi.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
 8008776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008778:	2b00      	cmp	r3, #0
 800877a:	d004      	beq.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
 800877c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008782:	d008      	beq.n	8008796 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 8008784:	e02b      	b.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008786:	f107 0318 	add.w	r3, r7, #24
 800878a:	4618      	mov	r0, r3
 800878c:	f000 f8ce 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008794:	e0a7      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008796:	f107 030c 	add.w	r3, r7, #12
 800879a:	4618      	mov	r0, r3
 800879c:	f000 fa1a 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087a4:	e09f      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80087a6:	4b21      	ldr	r3, [pc, #132]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 80087a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80087ae:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80087b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d102      	bne.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80087b6:	4b1e      	ldr	r3, [pc, #120]	; (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 80087b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80087ba:	e094      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80087bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80087c2:	d102      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
            frequency = CSI_VALUE;
 80087c4:	4b1b      	ldr	r3, [pc, #108]	; (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 80087c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087c8:	e08d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80087ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087d0:	d102      	bne.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
            frequency = HSE_VALUE;
 80087d2:	4b19      	ldr	r3, [pc, #100]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 80087d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087d6:	e086      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
            frequency = 0;
 80087d8:	2300      	movs	r3, #0
 80087da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087dc:	e083      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      default :
        {
          frequency = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087e2:	e080      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087ea:	d129      	bne.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80087ec:	4b0f      	ldr	r3, [pc, #60]	; (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 80087ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087f4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80087f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d004      	beq.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 80087fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008802:	d008      	beq.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008804:	e00f      	b.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008806:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800880a:	4618      	mov	r0, r3
 800880c:	f000 fb36 	bl	8008e7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008812:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008814:	e067      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008816:	f107 0318 	add.w	r3, r7, #24
 800881a:	4618      	mov	r0, r3
 800881c:	f000 f886 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008820:	6a3b      	ldr	r3, [r7, #32]
 8008822:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008824:	e05f      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }

      default :
        {
          frequency = 0;
 8008826:	2300      	movs	r3, #0
 8008828:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800882a:	e05c      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800882c:	58024400 	.word	0x58024400
 8008830:	03d09000 	.word	0x03d09000
 8008834:	003d0900 	.word	0x003d0900
 8008838:	017d7840 	.word	0x017d7840
 800883c:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008846:	d14c      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x562>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8008848:	4b29      	ldr	r3, [pc, #164]	; (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800884a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800884c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008850:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008858:	d03d      	beq.n	80088d6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 800885a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008860:	d83c      	bhi.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8008862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008868:	d032      	beq.n	80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
 800886a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008870:	d834      	bhi.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8008872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008874:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008878:	d027      	beq.n	80088ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 800887a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800887c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008880:	d82c      	bhi.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8008882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008884:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008888:	d017      	beq.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
 800888a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008890:	d824      	bhi.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8008892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008894:	2b00      	cmp	r3, #0
 8008896:	d004      	beq.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800889a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800889e:	d004      	beq.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80088a0:	e01c      	b.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80088a2:	f000 f82d 	bl	8008900 <HAL_RCCEx_GetD3PCLK1Freq>
 80088a6:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80088a8:	e01d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088aa:	f107 0318 	add.w	r3, r7, #24
 80088ae:	4618      	mov	r0, r3
 80088b0:	f000 f83c 	bl	800892c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088b8:	e015      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088ba:	f107 030c 	add.w	r3, r7, #12
 80088be:	4618      	mov	r0, r3
 80088c0:	f000 f988 	bl	8008bd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088c8:	e00d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 80088ca:	4b0a      	ldr	r3, [pc, #40]	; (80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80088cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088ce:	e00a      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 80088d0:	4b09      	ldr	r3, [pc, #36]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80088d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088d4:	e007      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 80088d6:	4b09      	ldr	r3, [pc, #36]	; (80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80088d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088da:	e004      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80088dc:	2300      	movs	r3, #0
 80088de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088e0:	e001      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
        }
      }
    }
  else
    {
      frequency = 0;
 80088e2:	2300      	movs	r3, #0
 80088e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80088e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3740      	adds	r7, #64	; 0x40
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	58024400 	.word	0x58024400
 80088f4:	03d09000 	.word	0x03d09000
 80088f8:	003d0900 	.word	0x003d0900
 80088fc:	017d7840 	.word	0x017d7840

08008900 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008904:	f7fe fdd6 	bl	80074b4 <HAL_RCC_GetHCLKFreq>
 8008908:	4602      	mov	r2, r0
 800890a:	4b06      	ldr	r3, [pc, #24]	; (8008924 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800890c:	6a1b      	ldr	r3, [r3, #32]
 800890e:	091b      	lsrs	r3, r3, #4
 8008910:	f003 0307 	and.w	r3, r3, #7
 8008914:	4904      	ldr	r1, [pc, #16]	; (8008928 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008916:	5ccb      	ldrb	r3, [r1, r3]
 8008918:	f003 031f 	and.w	r3, r3, #31
 800891c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008920:	4618      	mov	r0, r3
 8008922:	bd80      	pop	{r7, pc}
 8008924:	58024400 	.word	0x58024400
 8008928:	08011b5c 	.word	0x08011b5c

0800892c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800892c:	b480      	push	{r7}
 800892e:	b089      	sub	sp, #36	; 0x24
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008934:	4ba1      	ldr	r3, [pc, #644]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008938:	f003 0303 	and.w	r3, r3, #3
 800893c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800893e:	4b9f      	ldr	r3, [pc, #636]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008942:	0b1b      	lsrs	r3, r3, #12
 8008944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008948:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800894a:	4b9c      	ldr	r3, [pc, #624]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800894c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894e:	091b      	lsrs	r3, r3, #4
 8008950:	f003 0301 	and.w	r3, r3, #1
 8008954:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008956:	4b99      	ldr	r3, [pc, #612]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800895a:	08db      	lsrs	r3, r3, #3
 800895c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008960:	693a      	ldr	r2, [r7, #16]
 8008962:	fb02 f303 	mul.w	r3, r2, r3
 8008966:	ee07 3a90 	vmov	s15, r3
 800896a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800896e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8111 	beq.w	8008b9c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	2b02      	cmp	r3, #2
 800897e:	f000 8083 	beq.w	8008a88 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	2b02      	cmp	r3, #2
 8008986:	f200 80a1 	bhi.w	8008acc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d003      	beq.n	8008998 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d056      	beq.n	8008a44 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008996:	e099      	b.n	8008acc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008998:	4b88      	ldr	r3, [pc, #544]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d02d      	beq.n	8008a00 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80089a4:	4b85      	ldr	r3, [pc, #532]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	08db      	lsrs	r3, r3, #3
 80089aa:	f003 0303 	and.w	r3, r3, #3
 80089ae:	4a84      	ldr	r2, [pc, #528]	; (8008bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80089b0:	fa22 f303 	lsr.w	r3, r2, r3
 80089b4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	ee07 3a90 	vmov	s15, r3
 80089bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	ee07 3a90 	vmov	s15, r3
 80089c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ce:	4b7b      	ldr	r3, [pc, #492]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089d6:	ee07 3a90 	vmov	s15, r3
 80089da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089de:	ed97 6a03 	vldr	s12, [r7, #12]
 80089e2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80089e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80089f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089fa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80089fe:	e087      	b.n	8008b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	ee07 3a90 	vmov	s15, r3
 8008a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a12:	4b6a      	ldr	r3, [pc, #424]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a1a:	ee07 3a90 	vmov	s15, r3
 8008a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a22:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a26:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008a42:	e065      	b.n	8008b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	ee07 3a90 	vmov	s15, r3
 8008a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a56:	4b59      	ldr	r3, [pc, #356]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a5e:	ee07 3a90 	vmov	s15, r3
 8008a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a66:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008a86:	e043      	b.n	8008b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	ee07 3a90 	vmov	s15, r3
 8008a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a9a:	4b48      	ldr	r3, [pc, #288]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aa2:	ee07 3a90 	vmov	s15, r3
 8008aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8008aae:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ac6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008aca:	e021      	b.n	8008b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	ee07 3a90 	vmov	s15, r3
 8008ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ad6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ade:	4b37      	ldr	r3, [pc, #220]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ae6:	ee07 3a90 	vmov	s15, r3
 8008aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8008af2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008afe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008b0e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008b10:	4b2a      	ldr	r3, [pc, #168]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b14:	0a5b      	lsrs	r3, r3, #9
 8008b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b1a:	ee07 3a90 	vmov	s15, r3
 8008b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b36:	ee17 2a90 	vmov	r2, s15
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008b3e:	4b1f      	ldr	r3, [pc, #124]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b42:	0c1b      	lsrs	r3, r3, #16
 8008b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b48:	ee07 3a90 	vmov	s15, r3
 8008b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b58:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b64:	ee17 2a90 	vmov	r2, s15
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008b6c:	4b13      	ldr	r3, [pc, #76]	; (8008bbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b70:	0e1b      	lsrs	r3, r3, #24
 8008b72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b76:	ee07 3a90 	vmov	s15, r3
 8008b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b86:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b92:	ee17 2a90 	vmov	r2, s15
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008b9a:	e008      	b.n	8008bae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	609a      	str	r2, [r3, #8]
}
 8008bae:	bf00      	nop
 8008bb0:	3724      	adds	r7, #36	; 0x24
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	58024400 	.word	0x58024400
 8008bc0:	03d09000 	.word	0x03d09000
 8008bc4:	46000000 	.word	0x46000000
 8008bc8:	4c742400 	.word	0x4c742400
 8008bcc:	4a742400 	.word	0x4a742400
 8008bd0:	4bbebc20 	.word	0x4bbebc20

08008bd4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b089      	sub	sp, #36	; 0x24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008bdc:	4ba1      	ldr	r3, [pc, #644]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008be0:	f003 0303 	and.w	r3, r3, #3
 8008be4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008be6:	4b9f      	ldr	r3, [pc, #636]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bea:	0d1b      	lsrs	r3, r3, #20
 8008bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bf0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008bf2:	4b9c      	ldr	r3, [pc, #624]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bf6:	0a1b      	lsrs	r3, r3, #8
 8008bf8:	f003 0301 	and.w	r3, r3, #1
 8008bfc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008bfe:	4b99      	ldr	r3, [pc, #612]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c02:	08db      	lsrs	r3, r3, #3
 8008c04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c08:	693a      	ldr	r2, [r7, #16]
 8008c0a:	fb02 f303 	mul.w	r3, r2, r3
 8008c0e:	ee07 3a90 	vmov	s15, r3
 8008c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c16:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 8111 	beq.w	8008e44 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	f000 8083 	beq.w	8008d30 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	f200 80a1 	bhi.w	8008d74 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d003      	beq.n	8008c40 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d056      	beq.n	8008cec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008c3e:	e099      	b.n	8008d74 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c40:	4b88      	ldr	r3, [pc, #544]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f003 0320 	and.w	r3, r3, #32
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d02d      	beq.n	8008ca8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008c4c:	4b85      	ldr	r3, [pc, #532]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	08db      	lsrs	r3, r3, #3
 8008c52:	f003 0303 	and.w	r3, r3, #3
 8008c56:	4a84      	ldr	r2, [pc, #528]	; (8008e68 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008c58:	fa22 f303 	lsr.w	r3, r2, r3
 8008c5c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	ee07 3a90 	vmov	s15, r3
 8008c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	ee07 3a90 	vmov	s15, r3
 8008c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c76:	4b7b      	ldr	r3, [pc, #492]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c7e:	ee07 3a90 	vmov	s15, r3
 8008c82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c86:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c8a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ca2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008ca6:	e087      	b.n	8008db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	ee07 3a90 	vmov	s15, r3
 8008cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008e70 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cba:	4b6a      	ldr	r3, [pc, #424]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cc2:	ee07 3a90 	vmov	s15, r3
 8008cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cca:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cce:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ce6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008cea:	e065      	b.n	8008db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	ee07 3a90 	vmov	s15, r3
 8008cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cf6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cfe:	4b59      	ldr	r3, [pc, #356]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d06:	ee07 3a90 	vmov	s15, r3
 8008d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d12:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d2a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d2e:	e043      	b.n	8008db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	ee07 3a90 	vmov	s15, r3
 8008d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d3a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d42:	4b48      	ldr	r3, [pc, #288]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d4a:	ee07 3a90 	vmov	s15, r3
 8008d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d56:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d72:	e021      	b.n	8008db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	ee07 3a90 	vmov	s15, r3
 8008d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d7e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d86:	4b37      	ldr	r3, [pc, #220]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d8e:	ee07 3a90 	vmov	s15, r3
 8008d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d9a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008da6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008db2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008db6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008db8:	4b2a      	ldr	r3, [pc, #168]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dbc:	0a5b      	lsrs	r3, r3, #9
 8008dbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dc2:	ee07 3a90 	vmov	s15, r3
 8008dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008dce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dde:	ee17 2a90 	vmov	r2, s15
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008de6:	4b1f      	ldr	r3, [pc, #124]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dea:	0c1b      	lsrs	r3, r3, #16
 8008dec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008df0:	ee07 3a90 	vmov	s15, r3
 8008df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008df8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008dfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e00:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e0c:	ee17 2a90 	vmov	r2, s15
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008e14:	4b13      	ldr	r3, [pc, #76]	; (8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e18:	0e1b      	lsrs	r3, r3, #24
 8008e1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e3a:	ee17 2a90 	vmov	r2, s15
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008e42:	e008      	b.n	8008e56 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	609a      	str	r2, [r3, #8]
}
 8008e56:	bf00      	nop
 8008e58:	3724      	adds	r7, #36	; 0x24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	58024400 	.word	0x58024400
 8008e68:	03d09000 	.word	0x03d09000
 8008e6c:	46000000 	.word	0x46000000
 8008e70:	4c742400 	.word	0x4c742400
 8008e74:	4a742400 	.word	0x4a742400
 8008e78:	4bbebc20 	.word	0x4bbebc20

08008e7c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b089      	sub	sp, #36	; 0x24
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e84:	4ba0      	ldr	r3, [pc, #640]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e88:	f003 0303 	and.w	r3, r3, #3
 8008e8c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008e8e:	4b9e      	ldr	r3, [pc, #632]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e92:	091b      	lsrs	r3, r3, #4
 8008e94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e98:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008e9a:	4b9b      	ldr	r3, [pc, #620]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008ea4:	4b98      	ldr	r3, [pc, #608]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ea8:	08db      	lsrs	r3, r3, #3
 8008eaa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	fb02 f303 	mul.w	r3, r2, r3
 8008eb4:	ee07 3a90 	vmov	s15, r3
 8008eb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ebc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	f000 8111 	beq.w	80090ea <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	f000 8083 	beq.w	8008fd6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	f200 80a1 	bhi.w	800901a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d056      	beq.n	8008f92 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008ee4:	e099      	b.n	800901a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ee6:	4b88      	ldr	r3, [pc, #544]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 0320 	and.w	r3, r3, #32
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d02d      	beq.n	8008f4e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ef2:	4b85      	ldr	r3, [pc, #532]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	08db      	lsrs	r3, r3, #3
 8008ef8:	f003 0303 	and.w	r3, r3, #3
 8008efc:	4a83      	ldr	r2, [pc, #524]	; (800910c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008efe:	fa22 f303 	lsr.w	r3, r2, r3
 8008f02:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	ee07 3a90 	vmov	s15, r3
 8008f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	ee07 3a90 	vmov	s15, r3
 8008f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1c:	4b7a      	ldr	r3, [pc, #488]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f24:	ee07 3a90 	vmov	s15, r3
 8008f28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f30:	eddf 5a77 	vldr	s11, [pc, #476]	; 8009110 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008f34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f48:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008f4c:	e087      	b.n	800905e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	ee07 3a90 	vmov	s15, r3
 8008f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f58:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009114 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008f5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f60:	4b69      	ldr	r3, [pc, #420]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f68:	ee07 3a90 	vmov	s15, r3
 8008f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f70:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f74:	eddf 5a66 	vldr	s11, [pc, #408]	; 8009110 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008f78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f80:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f8c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f90:	e065      	b.n	800905e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	ee07 3a90 	vmov	s15, r3
 8008f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f9c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8009118 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008fa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fa4:	4b58      	ldr	r3, [pc, #352]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fac:	ee07 3a90 	vmov	s15, r3
 8008fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fb4:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fb8:	eddf 5a55 	vldr	s11, [pc, #340]	; 8009110 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008fbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fc4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fd0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008fd4:	e043      	b.n	800905e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	ee07 3a90 	vmov	s15, r3
 8008fdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800911c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008fe4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fe8:	4b47      	ldr	r3, [pc, #284]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff0:	ee07 3a90 	vmov	s15, r3
 8008ff4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ff8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ffc:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009110 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009000:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009004:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009008:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800900c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009014:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009018:	e021      	b.n	800905e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	ee07 3a90 	vmov	s15, r3
 8009020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009024:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8009118 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009028:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800902c:	4b36      	ldr	r3, [pc, #216]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800902e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009034:	ee07 3a90 	vmov	s15, r3
 8009038:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800903c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009040:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009110 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009044:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009048:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800904c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009050:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009058:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800905c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800905e:	4b2a      	ldr	r3, [pc, #168]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009062:	0a5b      	lsrs	r3, r3, #9
 8009064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009068:	ee07 3a90 	vmov	s15, r3
 800906c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009070:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009074:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009078:	edd7 6a07 	vldr	s13, [r7, #28]
 800907c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009084:	ee17 2a90 	vmov	r2, s15
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800908c:	4b1e      	ldr	r3, [pc, #120]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800908e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009090:	0c1b      	lsrs	r3, r3, #16
 8009092:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800909e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80090aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090b2:	ee17 2a90 	vmov	r2, s15
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80090ba:	4b13      	ldr	r3, [pc, #76]	; (8009108 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090be:	0e1b      	lsrs	r3, r3, #24
 80090c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090c4:	ee07 3a90 	vmov	s15, r3
 80090c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80090d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090e0:	ee17 2a90 	vmov	r2, s15
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80090e8:	e008      	b.n	80090fc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	609a      	str	r2, [r3, #8]
}
 80090fc:	bf00      	nop
 80090fe:	3724      	adds	r7, #36	; 0x24
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr
 8009108:	58024400 	.word	0x58024400
 800910c:	03d09000 	.word	0x03d09000
 8009110:	46000000 	.word	0x46000000
 8009114:	4c742400 	.word	0x4c742400
 8009118:	4a742400 	.word	0x4a742400
 800911c:	4bbebc20 	.word	0x4bbebc20

08009120 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800912a:	2300      	movs	r3, #0
 800912c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800912e:	4b53      	ldr	r3, [pc, #332]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009132:	f003 0303 	and.w	r3, r3, #3
 8009136:	2b03      	cmp	r3, #3
 8009138:	d101      	bne.n	800913e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e099      	b.n	8009272 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800913e:	4b4f      	ldr	r3, [pc, #316]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a4e      	ldr	r2, [pc, #312]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009144:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800914a:	f7fa fc5d 	bl	8003a08 <HAL_GetTick>
 800914e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009150:	e008      	b.n	8009164 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009152:	f7fa fc59 	bl	8003a08 <HAL_GetTick>
 8009156:	4602      	mov	r2, r0
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	2b02      	cmp	r3, #2
 800915e:	d901      	bls.n	8009164 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e086      	b.n	8009272 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009164:	4b45      	ldr	r3, [pc, #276]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1f0      	bne.n	8009152 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009170:	4b42      	ldr	r3, [pc, #264]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009174:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	031b      	lsls	r3, r3, #12
 800917e:	493f      	ldr	r1, [pc, #252]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009180:	4313      	orrs	r3, r2
 8009182:	628b      	str	r3, [r1, #40]	; 0x28
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	3b01      	subs	r3, #1
 800918a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	3b01      	subs	r3, #1
 8009194:	025b      	lsls	r3, r3, #9
 8009196:	b29b      	uxth	r3, r3
 8009198:	431a      	orrs	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	3b01      	subs	r3, #1
 80091a0:	041b      	lsls	r3, r3, #16
 80091a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80091a6:	431a      	orrs	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	3b01      	subs	r3, #1
 80091ae:	061b      	lsls	r3, r3, #24
 80091b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80091b4:	4931      	ldr	r1, [pc, #196]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80091ba:	4b30      	ldr	r3, [pc, #192]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	695b      	ldr	r3, [r3, #20]
 80091c6:	492d      	ldr	r1, [pc, #180]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091c8:	4313      	orrs	r3, r2
 80091ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80091cc:	4b2b      	ldr	r3, [pc, #172]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d0:	f023 0220 	bic.w	r2, r3, #32
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	4928      	ldr	r1, [pc, #160]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091da:	4313      	orrs	r3, r2
 80091dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80091de:	4b27      	ldr	r3, [pc, #156]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091e2:	4a26      	ldr	r2, [pc, #152]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091e4:	f023 0310 	bic.w	r3, r3, #16
 80091e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80091ea:	4b24      	ldr	r3, [pc, #144]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091ee:	4b24      	ldr	r3, [pc, #144]	; (8009280 <RCCEx_PLL2_Config+0x160>)
 80091f0:	4013      	ands	r3, r2
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	69d2      	ldr	r2, [r2, #28]
 80091f6:	00d2      	lsls	r2, r2, #3
 80091f8:	4920      	ldr	r1, [pc, #128]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 80091fa:	4313      	orrs	r3, r2
 80091fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80091fe:	4b1f      	ldr	r3, [pc, #124]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009202:	4a1e      	ldr	r2, [pc, #120]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009204:	f043 0310 	orr.w	r3, r3, #16
 8009208:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d106      	bne.n	800921e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009210:	4b1a      	ldr	r3, [pc, #104]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009214:	4a19      	ldr	r2, [pc, #100]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009216:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800921a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800921c:	e00f      	b.n	800923e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d106      	bne.n	8009232 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009224:	4b15      	ldr	r3, [pc, #84]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009228:	4a14      	ldr	r2, [pc, #80]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 800922a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800922e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009230:	e005      	b.n	800923e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009232:	4b12      	ldr	r3, [pc, #72]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009236:	4a11      	ldr	r2, [pc, #68]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009238:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800923c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800923e:	4b0f      	ldr	r3, [pc, #60]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a0e      	ldr	r2, [pc, #56]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009244:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800924a:	f7fa fbdd 	bl	8003a08 <HAL_GetTick>
 800924e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009250:	e008      	b.n	8009264 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009252:	f7fa fbd9 	bl	8003a08 <HAL_GetTick>
 8009256:	4602      	mov	r2, r0
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	1ad3      	subs	r3, r2, r3
 800925c:	2b02      	cmp	r3, #2
 800925e:	d901      	bls.n	8009264 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009260:	2303      	movs	r3, #3
 8009262:	e006      	b.n	8009272 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009264:	4b05      	ldr	r3, [pc, #20]	; (800927c <RCCEx_PLL2_Config+0x15c>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0f0      	beq.n	8009252 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009270:	7bfb      	ldrb	r3, [r7, #15]
}
 8009272:	4618      	mov	r0, r3
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	58024400 	.word	0x58024400
 8009280:	ffff0007 	.word	0xffff0007

08009284 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009292:	4b53      	ldr	r3, [pc, #332]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009296:	f003 0303 	and.w	r3, r3, #3
 800929a:	2b03      	cmp	r3, #3
 800929c:	d101      	bne.n	80092a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e099      	b.n	80093d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80092a2:	4b4f      	ldr	r3, [pc, #316]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a4e      	ldr	r2, [pc, #312]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80092a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092ae:	f7fa fbab 	bl	8003a08 <HAL_GetTick>
 80092b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092b4:	e008      	b.n	80092c8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80092b6:	f7fa fba7 	bl	8003a08 <HAL_GetTick>
 80092ba:	4602      	mov	r2, r0
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	1ad3      	subs	r3, r2, r3
 80092c0:	2b02      	cmp	r3, #2
 80092c2:	d901      	bls.n	80092c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80092c4:	2303      	movs	r3, #3
 80092c6:	e086      	b.n	80093d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092c8:	4b45      	ldr	r3, [pc, #276]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1f0      	bne.n	80092b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80092d4:	4b42      	ldr	r3, [pc, #264]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80092d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	051b      	lsls	r3, r3, #20
 80092e2:	493f      	ldr	r1, [pc, #252]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80092e4:	4313      	orrs	r3, r2
 80092e6:	628b      	str	r3, [r1, #40]	; 0x28
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	3b01      	subs	r3, #1
 80092ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	3b01      	subs	r3, #1
 80092f8:	025b      	lsls	r3, r3, #9
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	431a      	orrs	r2, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	3b01      	subs	r3, #1
 8009304:	041b      	lsls	r3, r3, #16
 8009306:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800930a:	431a      	orrs	r2, r3
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	3b01      	subs	r3, #1
 8009312:	061b      	lsls	r3, r3, #24
 8009314:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009318:	4931      	ldr	r1, [pc, #196]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800931a:	4313      	orrs	r3, r2
 800931c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800931e:	4b30      	ldr	r3, [pc, #192]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009322:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	492d      	ldr	r1, [pc, #180]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800932c:	4313      	orrs	r3, r2
 800932e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009330:	4b2b      	ldr	r3, [pc, #172]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009334:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	4928      	ldr	r1, [pc, #160]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800933e:	4313      	orrs	r3, r2
 8009340:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009342:	4b27      	ldr	r3, [pc, #156]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009346:	4a26      	ldr	r2, [pc, #152]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800934c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800934e:	4b24      	ldr	r3, [pc, #144]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009352:	4b24      	ldr	r3, [pc, #144]	; (80093e4 <RCCEx_PLL3_Config+0x160>)
 8009354:	4013      	ands	r3, r2
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	69d2      	ldr	r2, [r2, #28]
 800935a:	00d2      	lsls	r2, r2, #3
 800935c:	4920      	ldr	r1, [pc, #128]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800935e:	4313      	orrs	r3, r2
 8009360:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009362:	4b1f      	ldr	r3, [pc, #124]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009366:	4a1e      	ldr	r2, [pc, #120]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800936c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d106      	bne.n	8009382 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009374:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009378:	4a19      	ldr	r2, [pc, #100]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800937a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800937e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009380:	e00f      	b.n	80093a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	2b01      	cmp	r3, #1
 8009386:	d106      	bne.n	8009396 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800938a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938c:	4a14      	ldr	r2, [pc, #80]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800938e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009392:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009394:	e005      	b.n	80093a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009396:	4b12      	ldr	r3, [pc, #72]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 8009398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800939a:	4a11      	ldr	r2, [pc, #68]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 800939c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80093a2:	4b0f      	ldr	r3, [pc, #60]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a0e      	ldr	r2, [pc, #56]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80093a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093ae:	f7fa fb2b 	bl	8003a08 <HAL_GetTick>
 80093b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093b4:	e008      	b.n	80093c8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80093b6:	f7fa fb27 	bl	8003a08 <HAL_GetTick>
 80093ba:	4602      	mov	r2, r0
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	1ad3      	subs	r3, r2, r3
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d901      	bls.n	80093c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80093c4:	2303      	movs	r3, #3
 80093c6:	e006      	b.n	80093d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093c8:	4b05      	ldr	r3, [pc, #20]	; (80093e0 <RCCEx_PLL3_Config+0x15c>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d0f0      	beq.n	80093b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80093d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3710      	adds	r7, #16
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop
 80093e0:	58024400 	.word	0x58024400
 80093e4:	ffff0007 	.word	0xffff0007

080093e8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 80093f0:	2300      	movs	r3, #0
 80093f2:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d101      	bne.n	80093fe <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e0e2      	b.n	80095c4 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a70      	ldr	r2, [pc, #448]	; (80095cc <HAL_SPI_Init+0x1e4>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d00f      	beq.n	800942e <HAL_SPI_Init+0x46>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a6f      	ldr	r2, [pc, #444]	; (80095d0 <HAL_SPI_Init+0x1e8>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d00a      	beq.n	800942e <HAL_SPI_Init+0x46>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a6d      	ldr	r2, [pc, #436]	; (80095d4 <HAL_SPI_Init+0x1ec>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d005      	beq.n	800942e <HAL_SPI_Init+0x46>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	2b0f      	cmp	r3, #15
 8009428:	d901      	bls.n	800942e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e0ca      	b.n	80095c4 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f8d2 	bl	80095d8 <SPI_GetPacketSize>
 8009434:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	4a64      	ldr	r2, [pc, #400]	; (80095cc <HAL_SPI_Init+0x1e4>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d00c      	beq.n	800945a <HAL_SPI_Init+0x72>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a62      	ldr	r2, [pc, #392]	; (80095d0 <HAL_SPI_Init+0x1e8>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d007      	beq.n	800945a <HAL_SPI_Init+0x72>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a61      	ldr	r2, [pc, #388]	; (80095d4 <HAL_SPI_Init+0x1ec>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d002      	beq.n	800945a <HAL_SPI_Init+0x72>
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	2b08      	cmp	r3, #8
 8009458:	d811      	bhi.n	800947e <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800945e:	4a5b      	ldr	r2, [pc, #364]	; (80095cc <HAL_SPI_Init+0x1e4>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d009      	beq.n	8009478 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a59      	ldr	r2, [pc, #356]	; (80095d0 <HAL_SPI_Init+0x1e8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d004      	beq.n	8009478 <HAL_SPI_Init+0x90>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a58      	ldr	r2, [pc, #352]	; (80095d4 <HAL_SPI_Init+0x1ec>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d104      	bne.n	8009482 <HAL_SPI_Init+0x9a>
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	2b10      	cmp	r3, #16
 800947c:	d901      	bls.n	8009482 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	e0a0      	b.n	80095c4 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009488:	b2db      	uxtb	r3, r3
 800948a:	2b00      	cmp	r3, #0
 800948c:	d106      	bne.n	800949c <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7f8 faaa 	bl	80019f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2202      	movs	r2, #2
 80094a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f022 0201 	bic.w	r2, r2, #1
 80094b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	699b      	ldr	r3, [r3, #24]
 80094b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80094bc:	d110      	bne.n	80094e0 <HAL_SPI_Init+0xf8>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094c6:	d10b      	bne.n	80094e0 <HAL_SPI_Init+0xf8>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d107      	bne.n	80094e0 <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80094de:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	69da      	ldr	r2, [r3, #28]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e8:	431a      	orrs	r2, r3
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	431a      	orrs	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094f2:	ea42 0103 	orr.w	r1, r2, r3
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	68da      	ldr	r2, [r3, #12]
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	430a      	orrs	r2, r1
 8009500:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800950a:	431a      	orrs	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009510:	431a      	orrs	r2, r3
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	699b      	ldr	r3, [r3, #24]
 8009516:	431a      	orrs	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	431a      	orrs	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	431a      	orrs	r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a1b      	ldr	r3, [r3, #32]
 8009528:	431a      	orrs	r2, r3
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	431a      	orrs	r2, r3
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009534:	431a      	orrs	r2, r3
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	431a      	orrs	r2, r3
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009540:	ea42 0103 	orr.w	r1, r2, r3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	430a      	orrs	r2, r1
 800954e:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d113      	bne.n	8009580 <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800956a:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800957e:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f022 0201 	bic.w	r2, r2, #1
 800958e:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00a      	beq.n	80095b2 <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2201      	movs	r2, #1
 80095be:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3710      	adds	r7, #16
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	40013000 	.word	0x40013000
 80095d0:	40003800 	.word	0x40003800
 80095d4:	40003c00 	.word	0x40003c00

080095d8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095e4:	095b      	lsrs	r3, r3, #5
 80095e6:	3301      	adds	r3, #1
 80095e8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	3301      	adds	r3, #1
 80095f0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	3307      	adds	r3, #7
 80095f6:	08db      	lsrs	r3, r3, #3
 80095f8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	fb02 f303 	mul.w	r3, r2, r3
}
 8009602:	4618      	mov	r0, r3
 8009604:	3714      	adds	r7, #20
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr

0800960e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b082      	sub	sp, #8
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d101      	bne.n	8009620 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e049      	b.n	80096b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b00      	cmp	r3, #0
 800962a:	d106      	bne.n	800963a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f7f8 fa47 	bl	8001ac8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2202      	movs	r2, #2
 800963e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	3304      	adds	r3, #4
 800964a:	4619      	mov	r1, r3
 800964c:	4610      	mov	r0, r2
 800964e:	f000 fe29 	bl	800a2a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2201      	movs	r2, #1
 8009656:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2201      	movs	r2, #1
 800966e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3708      	adds	r7, #8
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80096bc:	b480      	push	{r7}
 80096be:	b085      	sub	sp, #20
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d001      	beq.n	80096d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e021      	b.n	8009718 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2202      	movs	r2, #2
 80096d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68da      	ldr	r2, [r3, #12]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f042 0201 	orr.w	r2, r2, #1
 80096ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689a      	ldr	r2, [r3, #8]
 80096f2:	4b0c      	ldr	r3, [pc, #48]	; (8009724 <HAL_TIM_Base_Start_IT+0x68>)
 80096f4:	4013      	ands	r3, r2
 80096f6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b06      	cmp	r3, #6
 80096fc:	d00b      	beq.n	8009716 <HAL_TIM_Base_Start_IT+0x5a>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009704:	d007      	beq.n	8009716 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0201 	orr.w	r2, r2, #1
 8009714:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3714      	adds	r7, #20
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	00010007 	.word	0x00010007

08009728 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d101      	bne.n	800973a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	e049      	b.n	80097ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009740:	b2db      	uxtb	r3, r3
 8009742:	2b00      	cmp	r3, #0
 8009744:	d106      	bne.n	8009754 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f841 	bl	80097d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2202      	movs	r2, #2
 8009758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3304      	adds	r3, #4
 8009764:	4619      	mov	r1, r3
 8009766:	4610      	mov	r0, r2
 8009768:	f000 fd9c 	bl	800a2a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2201      	movs	r2, #1
 8009778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b083      	sub	sp, #12
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80097de:	bf00      	nop
 80097e0:	370c      	adds	r7, #12
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
	...

080097ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d109      	bne.n	8009810 <HAL_TIM_PWM_Start+0x24>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009802:	b2db      	uxtb	r3, r3
 8009804:	2b01      	cmp	r3, #1
 8009806:	bf14      	ite	ne
 8009808:	2301      	movne	r3, #1
 800980a:	2300      	moveq	r3, #0
 800980c:	b2db      	uxtb	r3, r3
 800980e:	e03c      	b.n	800988a <HAL_TIM_PWM_Start+0x9e>
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	2b04      	cmp	r3, #4
 8009814:	d109      	bne.n	800982a <HAL_TIM_PWM_Start+0x3e>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800981c:	b2db      	uxtb	r3, r3
 800981e:	2b01      	cmp	r3, #1
 8009820:	bf14      	ite	ne
 8009822:	2301      	movne	r3, #1
 8009824:	2300      	moveq	r3, #0
 8009826:	b2db      	uxtb	r3, r3
 8009828:	e02f      	b.n	800988a <HAL_TIM_PWM_Start+0x9e>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	2b08      	cmp	r3, #8
 800982e:	d109      	bne.n	8009844 <HAL_TIM_PWM_Start+0x58>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009836:	b2db      	uxtb	r3, r3
 8009838:	2b01      	cmp	r3, #1
 800983a:	bf14      	ite	ne
 800983c:	2301      	movne	r3, #1
 800983e:	2300      	moveq	r3, #0
 8009840:	b2db      	uxtb	r3, r3
 8009842:	e022      	b.n	800988a <HAL_TIM_PWM_Start+0x9e>
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	2b0c      	cmp	r3, #12
 8009848:	d109      	bne.n	800985e <HAL_TIM_PWM_Start+0x72>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009850:	b2db      	uxtb	r3, r3
 8009852:	2b01      	cmp	r3, #1
 8009854:	bf14      	ite	ne
 8009856:	2301      	movne	r3, #1
 8009858:	2300      	moveq	r3, #0
 800985a:	b2db      	uxtb	r3, r3
 800985c:	e015      	b.n	800988a <HAL_TIM_PWM_Start+0x9e>
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	2b10      	cmp	r3, #16
 8009862:	d109      	bne.n	8009878 <HAL_TIM_PWM_Start+0x8c>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800986a:	b2db      	uxtb	r3, r3
 800986c:	2b01      	cmp	r3, #1
 800986e:	bf14      	ite	ne
 8009870:	2301      	movne	r3, #1
 8009872:	2300      	moveq	r3, #0
 8009874:	b2db      	uxtb	r3, r3
 8009876:	e008      	b.n	800988a <HAL_TIM_PWM_Start+0x9e>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800987e:	b2db      	uxtb	r3, r3
 8009880:	2b01      	cmp	r3, #1
 8009882:	bf14      	ite	ne
 8009884:	2301      	movne	r3, #1
 8009886:	2300      	moveq	r3, #0
 8009888:	b2db      	uxtb	r3, r3
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800988e:	2301      	movs	r3, #1
 8009890:	e06e      	b.n	8009970 <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d104      	bne.n	80098a2 <HAL_TIM_PWM_Start+0xb6>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2202      	movs	r2, #2
 800989c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098a0:	e023      	b.n	80098ea <HAL_TIM_PWM_Start+0xfe>
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	2b04      	cmp	r3, #4
 80098a6:	d104      	bne.n	80098b2 <HAL_TIM_PWM_Start+0xc6>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098b0:	e01b      	b.n	80098ea <HAL_TIM_PWM_Start+0xfe>
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	2b08      	cmp	r3, #8
 80098b6:	d104      	bne.n	80098c2 <HAL_TIM_PWM_Start+0xd6>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2202      	movs	r2, #2
 80098bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098c0:	e013      	b.n	80098ea <HAL_TIM_PWM_Start+0xfe>
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2b0c      	cmp	r3, #12
 80098c6:	d104      	bne.n	80098d2 <HAL_TIM_PWM_Start+0xe6>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2202      	movs	r2, #2
 80098cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80098d0:	e00b      	b.n	80098ea <HAL_TIM_PWM_Start+0xfe>
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	2b10      	cmp	r3, #16
 80098d6:	d104      	bne.n	80098e2 <HAL_TIM_PWM_Start+0xf6>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2202      	movs	r2, #2
 80098dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098e0:	e003      	b.n	80098ea <HAL_TIM_PWM_Start+0xfe>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2202      	movs	r2, #2
 80098e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2201      	movs	r2, #1
 80098f0:	6839      	ldr	r1, [r7, #0]
 80098f2:	4618      	mov	r0, r3
 80098f4:	f001 f8dc 	bl	800aab0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a1e      	ldr	r2, [pc, #120]	; (8009978 <HAL_TIM_PWM_Start+0x18c>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d013      	beq.n	800992a <HAL_TIM_PWM_Start+0x13e>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a1d      	ldr	r2, [pc, #116]	; (800997c <HAL_TIM_PWM_Start+0x190>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d00e      	beq.n	800992a <HAL_TIM_PWM_Start+0x13e>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a1b      	ldr	r2, [pc, #108]	; (8009980 <HAL_TIM_PWM_Start+0x194>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d009      	beq.n	800992a <HAL_TIM_PWM_Start+0x13e>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a1a      	ldr	r2, [pc, #104]	; (8009984 <HAL_TIM_PWM_Start+0x198>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d004      	beq.n	800992a <HAL_TIM_PWM_Start+0x13e>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a18      	ldr	r2, [pc, #96]	; (8009988 <HAL_TIM_PWM_Start+0x19c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d101      	bne.n	800992e <HAL_TIM_PWM_Start+0x142>
 800992a:	2301      	movs	r3, #1
 800992c:	e000      	b.n	8009930 <HAL_TIM_PWM_Start+0x144>
 800992e:	2300      	movs	r3, #0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d007      	beq.n	8009944 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009942:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689a      	ldr	r2, [r3, #8]
 800994a:	4b10      	ldr	r3, [pc, #64]	; (800998c <HAL_TIM_PWM_Start+0x1a0>)
 800994c:	4013      	ands	r3, r2
 800994e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b06      	cmp	r3, #6
 8009954:	d00b      	beq.n	800996e <HAL_TIM_PWM_Start+0x182>
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800995c:	d007      	beq.n	800996e <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f042 0201 	orr.w	r2, r2, #1
 800996c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	40010000 	.word	0x40010000
 800997c:	40010400 	.word	0x40010400
 8009980:	40014000 	.word	0x40014000
 8009984:	40014400 	.word	0x40014400
 8009988:	40014800 	.word	0x40014800
 800998c:	00010007 	.word	0x00010007

08009990 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b086      	sub	sp, #24
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d101      	bne.n	80099a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	e08f      	b.n	8009ac4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d106      	bne.n	80099be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7f8 f901 	bl	8001bc0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2202      	movs	r2, #2
 80099c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6899      	ldr	r1, [r3, #8]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	4b3e      	ldr	r3, [pc, #248]	; (8009acc <HAL_TIM_Encoder_Init+0x13c>)
 80099d2:	400b      	ands	r3, r1
 80099d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	3304      	adds	r3, #4
 80099de:	4619      	mov	r1, r3
 80099e0:	4610      	mov	r0, r2
 80099e2:	f000 fc5f 	bl	800a2a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	699b      	ldr	r3, [r3, #24]
 80099f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	697a      	ldr	r2, [r7, #20]
 8009a04:	4313      	orrs	r3, r2
 8009a06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009a08:	693a      	ldr	r2, [r7, #16]
 8009a0a:	4b31      	ldr	r3, [pc, #196]	; (8009ad0 <HAL_TIM_Encoder_Init+0x140>)
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	689a      	ldr	r2, [r3, #8]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	021b      	lsls	r3, r3, #8
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009a22:	693a      	ldr	r2, [r7, #16]
 8009a24:	4b2b      	ldr	r3, [pc, #172]	; (8009ad4 <HAL_TIM_Encoder_Init+0x144>)
 8009a26:	4013      	ands	r3, r2
 8009a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009a2a:	693a      	ldr	r2, [r7, #16]
 8009a2c:	4b2a      	ldr	r3, [pc, #168]	; (8009ad8 <HAL_TIM_Encoder_Init+0x148>)
 8009a2e:	4013      	ands	r3, r2
 8009a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68da      	ldr	r2, [r3, #12]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	69db      	ldr	r3, [r3, #28]
 8009a3a:	021b      	lsls	r3, r3, #8
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	693a      	ldr	r2, [r7, #16]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	011a      	lsls	r2, r3, #4
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	6a1b      	ldr	r3, [r3, #32]
 8009a4e:	031b      	lsls	r3, r3, #12
 8009a50:	4313      	orrs	r3, r2
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	4313      	orrs	r3, r2
 8009a56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009a5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009a66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	695b      	ldr	r3, [r3, #20]
 8009a70:	011b      	lsls	r3, r3, #4
 8009a72:	4313      	orrs	r3, r2
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	697a      	ldr	r2, [r7, #20]
 8009a80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	693a      	ldr	r2, [r7, #16]
 8009a88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	68fa      	ldr	r2, [r7, #12]
 8009a90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2201      	movs	r2, #1
 8009a96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2201      	movs	r2, #1
 8009aae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2201      	movs	r2, #1
 8009abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3718      	adds	r7, #24
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	fffebff8 	.word	0xfffebff8
 8009ad0:	fffffcfc 	.word	0xfffffcfc
 8009ad4:	fffff3f3 	.word	0xfffff3f3
 8009ad8:	ffff0f0f 	.word	0xffff0f0f

08009adc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009aec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009af4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009afc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b04:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d110      	bne.n	8009b2e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b0c:	7bfb      	ldrb	r3, [r7, #15]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d102      	bne.n	8009b18 <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009b12:	7b7b      	ldrb	r3, [r7, #13]
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d001      	beq.n	8009b1c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e069      	b.n	8009bf0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2202      	movs	r2, #2
 8009b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2202      	movs	r2, #2
 8009b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b2c:	e031      	b.n	8009b92 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b04      	cmp	r3, #4
 8009b32:	d110      	bne.n	8009b56 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b34:	7bbb      	ldrb	r3, [r7, #14]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d102      	bne.n	8009b40 <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009b3a:	7b3b      	ldrb	r3, [r7, #12]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d001      	beq.n	8009b44 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e055      	b.n	8009bf0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2202      	movs	r2, #2
 8009b48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2202      	movs	r2, #2
 8009b50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b54:	e01d      	b.n	8009b92 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b56:	7bfb      	ldrb	r3, [r7, #15]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d108      	bne.n	8009b6e <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b5c:	7bbb      	ldrb	r3, [r7, #14]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d105      	bne.n	8009b6e <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b62:	7b7b      	ldrb	r3, [r7, #13]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d102      	bne.n	8009b6e <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009b68:	7b3b      	ldrb	r3, [r7, #12]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d001      	beq.n	8009b72 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e03e      	b.n	8009bf0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2202      	movs	r2, #2
 8009b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2202      	movs	r2, #2
 8009b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d003      	beq.n	8009ba0 <HAL_TIM_Encoder_Start+0xc4>
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	2b04      	cmp	r3, #4
 8009b9c:	d008      	beq.n	8009bb0 <HAL_TIM_Encoder_Start+0xd4>
 8009b9e:	e00f      	b.n	8009bc0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f000 ff81 	bl	800aab0 <TIM_CCxChannelCmd>
      break;
 8009bae:	e016      	b.n	8009bde <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	2104      	movs	r1, #4
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f000 ff79 	bl	800aab0 <TIM_CCxChannelCmd>
      break;
 8009bbe:	e00e      	b.n	8009bde <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	2100      	movs	r1, #0
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f000 ff71 	bl	800aab0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	2104      	movs	r1, #4
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 ff6a 	bl	800aab0 <TIM_CCxChannelCmd>
      break;
 8009bdc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f042 0201 	orr.w	r2, r2, #1
 8009bec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3710      	adds	r7, #16
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	f003 0302 	and.w	r3, r3, #2
 8009c0a:	2b02      	cmp	r3, #2
 8009c0c:	d122      	bne.n	8009c54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	f003 0302 	and.w	r3, r3, #2
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d11b      	bne.n	8009c54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f06f 0202 	mvn.w	r2, #2
 8009c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	f003 0303 	and.w	r3, r3, #3
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d003      	beq.n	8009c42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 fb14 	bl	800a268 <HAL_TIM_IC_CaptureCallback>
 8009c40:	e005      	b.n	8009c4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 fb06 	bl	800a254 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 fb17 	bl	800a27c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	691b      	ldr	r3, [r3, #16]
 8009c5a:	f003 0304 	and.w	r3, r3, #4
 8009c5e:	2b04      	cmp	r3, #4
 8009c60:	d122      	bne.n	8009ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	f003 0304 	and.w	r3, r3, #4
 8009c6c:	2b04      	cmp	r3, #4
 8009c6e:	d11b      	bne.n	8009ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f06f 0204 	mvn.w	r2, #4
 8009c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2202      	movs	r2, #2
 8009c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	699b      	ldr	r3, [r3, #24]
 8009c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d003      	beq.n	8009c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 faea 	bl	800a268 <HAL_TIM_IC_CaptureCallback>
 8009c94:	e005      	b.n	8009ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fadc 	bl	800a254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 faed 	bl	800a27c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	f003 0308 	and.w	r3, r3, #8
 8009cb2:	2b08      	cmp	r3, #8
 8009cb4:	d122      	bne.n	8009cfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	f003 0308 	and.w	r3, r3, #8
 8009cc0:	2b08      	cmp	r3, #8
 8009cc2:	d11b      	bne.n	8009cfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f06f 0208 	mvn.w	r2, #8
 8009ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2204      	movs	r2, #4
 8009cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	69db      	ldr	r3, [r3, #28]
 8009cda:	f003 0303 	and.w	r3, r3, #3
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d003      	beq.n	8009cea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 fac0 	bl	800a268 <HAL_TIM_IC_CaptureCallback>
 8009ce8:	e005      	b.n	8009cf6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fab2 	bl	800a254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f000 fac3 	bl	800a27c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	691b      	ldr	r3, [r3, #16]
 8009d02:	f003 0310 	and.w	r3, r3, #16
 8009d06:	2b10      	cmp	r3, #16
 8009d08:	d122      	bne.n	8009d50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	f003 0310 	and.w	r3, r3, #16
 8009d14:	2b10      	cmp	r3, #16
 8009d16:	d11b      	bne.n	8009d50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f06f 0210 	mvn.w	r2, #16
 8009d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2208      	movs	r2, #8
 8009d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	69db      	ldr	r3, [r3, #28]
 8009d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 fa96 	bl	800a268 <HAL_TIM_IC_CaptureCallback>
 8009d3c:	e005      	b.n	8009d4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fa88 	bl	800a254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 fa99 	bl	800a27c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	691b      	ldr	r3, [r3, #16]
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d10e      	bne.n	8009d7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	f003 0301 	and.w	r3, r3, #1
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d107      	bne.n	8009d7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f06f 0201 	mvn.w	r2, #1
 8009d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fa62 	bl	800a240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d86:	2b80      	cmp	r3, #128	; 0x80
 8009d88:	d10e      	bne.n	8009da8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d94:	2b80      	cmp	r3, #128	; 0x80
 8009d96:	d107      	bne.n	8009da8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f001 f83a 	bl	800ae1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009db6:	d10e      	bne.n	8009dd6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dc2:	2b80      	cmp	r3, #128	; 0x80
 8009dc4:	d107      	bne.n	8009dd6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f001 f82d 	bl	800ae30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de0:	2b40      	cmp	r3, #64	; 0x40
 8009de2:	d10e      	bne.n	8009e02 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dee:	2b40      	cmp	r3, #64	; 0x40
 8009df0:	d107      	bne.n	8009e02 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f000 fa47 	bl	800a290 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	691b      	ldr	r3, [r3, #16]
 8009e08:	f003 0320 	and.w	r3, r3, #32
 8009e0c:	2b20      	cmp	r3, #32
 8009e0e:	d10e      	bne.n	8009e2e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f003 0320 	and.w	r3, r3, #32
 8009e1a:	2b20      	cmp	r3, #32
 8009e1c:	d107      	bne.n	8009e2e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f06f 0220 	mvn.w	r2, #32
 8009e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 ffed 	bl	800ae08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e2e:	bf00      	nop
 8009e30:	3708      	adds	r7, #8
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
	...

08009e38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d101      	bne.n	8009e52 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009e4e:	2302      	movs	r3, #2
 8009e50:	e0fd      	b.n	800a04e <HAL_TIM_PWM_ConfigChannel+0x216>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2b14      	cmp	r3, #20
 8009e5e:	f200 80f0 	bhi.w	800a042 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8009e62:	a201      	add	r2, pc, #4	; (adr r2, 8009e68 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e68:	08009ebd 	.word	0x08009ebd
 8009e6c:	0800a043 	.word	0x0800a043
 8009e70:	0800a043 	.word	0x0800a043
 8009e74:	0800a043 	.word	0x0800a043
 8009e78:	08009efd 	.word	0x08009efd
 8009e7c:	0800a043 	.word	0x0800a043
 8009e80:	0800a043 	.word	0x0800a043
 8009e84:	0800a043 	.word	0x0800a043
 8009e88:	08009f3f 	.word	0x08009f3f
 8009e8c:	0800a043 	.word	0x0800a043
 8009e90:	0800a043 	.word	0x0800a043
 8009e94:	0800a043 	.word	0x0800a043
 8009e98:	08009f7f 	.word	0x08009f7f
 8009e9c:	0800a043 	.word	0x0800a043
 8009ea0:	0800a043 	.word	0x0800a043
 8009ea4:	0800a043 	.word	0x0800a043
 8009ea8:	08009fc1 	.word	0x08009fc1
 8009eac:	0800a043 	.word	0x0800a043
 8009eb0:	0800a043 	.word	0x0800a043
 8009eb4:	0800a043 	.word	0x0800a043
 8009eb8:	0800a001 	.word	0x0800a001
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68b9      	ldr	r1, [r7, #8]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f000 fa88 	bl	800a3d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	699a      	ldr	r2, [r3, #24]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f042 0208 	orr.w	r2, r2, #8
 8009ed6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	699a      	ldr	r2, [r3, #24]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f022 0204 	bic.w	r2, r2, #4
 8009ee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	6999      	ldr	r1, [r3, #24]
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	691a      	ldr	r2, [r3, #16]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	619a      	str	r2, [r3, #24]
      break;
 8009efa:	e0a3      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68b9      	ldr	r1, [r7, #8]
 8009f02:	4618      	mov	r0, r3
 8009f04:	f000 faf8 	bl	800a4f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	699a      	ldr	r2, [r3, #24]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	699a      	ldr	r2, [r3, #24]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	6999      	ldr	r1, [r3, #24]
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	021a      	lsls	r2, r3, #8
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	430a      	orrs	r2, r1
 8009f3a:	619a      	str	r2, [r3, #24]
      break;
 8009f3c:	e082      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68b9      	ldr	r1, [r7, #8]
 8009f44:	4618      	mov	r0, r3
 8009f46:	f000 fb61 	bl	800a60c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69da      	ldr	r2, [r3, #28]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f042 0208 	orr.w	r2, r2, #8
 8009f58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	69da      	ldr	r2, [r3, #28]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f022 0204 	bic.w	r2, r2, #4
 8009f68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	69d9      	ldr	r1, [r3, #28]
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	691a      	ldr	r2, [r3, #16]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	430a      	orrs	r2, r1
 8009f7a:	61da      	str	r2, [r3, #28]
      break;
 8009f7c:	e062      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	68b9      	ldr	r1, [r7, #8]
 8009f84:	4618      	mov	r0, r3
 8009f86:	f000 fbc7 	bl	800a718 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	69da      	ldr	r2, [r3, #28]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	69da      	ldr	r2, [r3, #28]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	69d9      	ldr	r1, [r3, #28]
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	021a      	lsls	r2, r3, #8
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	430a      	orrs	r2, r1
 8009fbc:	61da      	str	r2, [r3, #28]
      break;
 8009fbe:	e041      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68b9      	ldr	r1, [r7, #8]
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f000 fc0e 	bl	800a7e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f042 0208 	orr.w	r2, r2, #8
 8009fda:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f022 0204 	bic.w	r2, r2, #4
 8009fea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	691a      	ldr	r2, [r3, #16]
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	430a      	orrs	r2, r1
 8009ffc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009ffe:	e021      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	68b9      	ldr	r1, [r7, #8]
 800a006:	4618      	mov	r0, r3
 800a008:	f000 fc50 	bl	800a8ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a01a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a02a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	691b      	ldr	r3, [r3, #16]
 800a036:	021a      	lsls	r2, r3, #8
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	430a      	orrs	r2, r1
 800a03e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a040:	e000      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800a042:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop

0800a058 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d101      	bne.n	800a070 <HAL_TIM_ConfigClockSource+0x18>
 800a06c:	2302      	movs	r3, #2
 800a06e:	e0db      	b.n	800a228 <HAL_TIM_ConfigClockSource+0x1d0>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2202      	movs	r2, #2
 800a07c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	4b69      	ldr	r3, [pc, #420]	; (800a230 <HAL_TIM_ConfigClockSource+0x1d8>)
 800a08c:	4013      	ands	r3, r2
 800a08e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a096:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a63      	ldr	r2, [pc, #396]	; (800a234 <HAL_TIM_ConfigClockSource+0x1dc>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	f000 80a9 	beq.w	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a0ac:	4a61      	ldr	r2, [pc, #388]	; (800a234 <HAL_TIM_ConfigClockSource+0x1dc>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	f200 80ae 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a0b4:	4a60      	ldr	r2, [pc, #384]	; (800a238 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	f000 80a1 	beq.w	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a0bc:	4a5e      	ldr	r2, [pc, #376]	; (800a238 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	f200 80a6 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a0c4:	4a5d      	ldr	r2, [pc, #372]	; (800a23c <HAL_TIM_ConfigClockSource+0x1e4>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	f000 8099 	beq.w	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a0cc:	4a5b      	ldr	r2, [pc, #364]	; (800a23c <HAL_TIM_ConfigClockSource+0x1e4>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	f200 809e 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a0d4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a0d8:	f000 8091 	beq.w	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a0dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a0e0:	f200 8096 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a0e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0e8:	f000 8089 	beq.w	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a0ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0f0:	f200 808e 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a0f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0f8:	d03e      	beq.n	800a178 <HAL_TIM_ConfigClockSource+0x120>
 800a0fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0fe:	f200 8087 	bhi.w	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a102:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a106:	f000 8085 	beq.w	800a214 <HAL_TIM_ConfigClockSource+0x1bc>
 800a10a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a10e:	d87f      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a110:	2b70      	cmp	r3, #112	; 0x70
 800a112:	d01a      	beq.n	800a14a <HAL_TIM_ConfigClockSource+0xf2>
 800a114:	2b70      	cmp	r3, #112	; 0x70
 800a116:	d87b      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a118:	2b60      	cmp	r3, #96	; 0x60
 800a11a:	d050      	beq.n	800a1be <HAL_TIM_ConfigClockSource+0x166>
 800a11c:	2b60      	cmp	r3, #96	; 0x60
 800a11e:	d877      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a120:	2b50      	cmp	r3, #80	; 0x50
 800a122:	d03c      	beq.n	800a19e <HAL_TIM_ConfigClockSource+0x146>
 800a124:	2b50      	cmp	r3, #80	; 0x50
 800a126:	d873      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a128:	2b40      	cmp	r3, #64	; 0x40
 800a12a:	d058      	beq.n	800a1de <HAL_TIM_ConfigClockSource+0x186>
 800a12c:	2b40      	cmp	r3, #64	; 0x40
 800a12e:	d86f      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a130:	2b30      	cmp	r3, #48	; 0x30
 800a132:	d064      	beq.n	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a134:	2b30      	cmp	r3, #48	; 0x30
 800a136:	d86b      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a138:	2b20      	cmp	r3, #32
 800a13a:	d060      	beq.n	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a13c:	2b20      	cmp	r3, #32
 800a13e:	d867      	bhi.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
 800a140:	2b00      	cmp	r3, #0
 800a142:	d05c      	beq.n	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
 800a144:	2b10      	cmp	r3, #16
 800a146:	d05a      	beq.n	800a1fe <HAL_TIM_ConfigClockSource+0x1a6>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a148:	e062      	b.n	800a210 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6818      	ldr	r0, [r3, #0]
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	6899      	ldr	r1, [r3, #8]
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	685a      	ldr	r2, [r3, #4]
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	f000 fc89 	bl	800aa70 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a16c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	68fa      	ldr	r2, [r7, #12]
 800a174:	609a      	str	r2, [r3, #8]
      break;
 800a176:	e04e      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6818      	ldr	r0, [r3, #0]
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	6899      	ldr	r1, [r3, #8]
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	685a      	ldr	r2, [r3, #4]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	f000 fc72 	bl	800aa70 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	689a      	ldr	r2, [r3, #8]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a19a:	609a      	str	r2, [r3, #8]
      break;
 800a19c:	e03b      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6818      	ldr	r0, [r3, #0]
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	6859      	ldr	r1, [r3, #4]
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	f000 fbe2 	bl	800a974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2150      	movs	r1, #80	; 0x50
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f000 fc3c 	bl	800aa34 <TIM_ITRx_SetConfig>
      break;
 800a1bc:	e02b      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6818      	ldr	r0, [r3, #0]
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	6859      	ldr	r1, [r3, #4]
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	f000 fc01 	bl	800a9d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	2160      	movs	r1, #96	; 0x60
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f000 fc2c 	bl	800aa34 <TIM_ITRx_SetConfig>
      break;
 800a1dc:	e01b      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6818      	ldr	r0, [r3, #0]
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	6859      	ldr	r1, [r3, #4]
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f000 fbc2 	bl	800a974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	2140      	movs	r1, #64	; 0x40
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f000 fc1c 	bl	800aa34 <TIM_ITRx_SetConfig>
      break;
 800a1fc:	e00b      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4619      	mov	r1, r3
 800a208:	4610      	mov	r0, r2
 800a20a:	f000 fc13 	bl	800aa34 <TIM_ITRx_SetConfig>
      break;
 800a20e:	e002      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800a210:	bf00      	nop
 800a212:	e000      	b.n	800a216 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800a214:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2201      	movs	r2, #1
 800a21a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a226:	2300      	movs	r3, #0
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	ffceff88 	.word	0xffceff88
 800a234:	00100040 	.word	0x00100040
 800a238:	00100030 	.word	0x00100030
 800a23c:	00100020 	.word	0x00100020

0800a240 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a248:	bf00      	nop
 800a24a:	370c      	adds	r7, #12
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr

0800a254 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a25c:	bf00      	nop
 800a25e:	370c      	adds	r7, #12
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a270:	bf00      	nop
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a284:	bf00      	nop
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b085      	sub	sp, #20
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a40      	ldr	r2, [pc, #256]	; (800a3b8 <TIM_Base_SetConfig+0x114>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d013      	beq.n	800a2e4 <TIM_Base_SetConfig+0x40>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2c2:	d00f      	beq.n	800a2e4 <TIM_Base_SetConfig+0x40>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a3d      	ldr	r2, [pc, #244]	; (800a3bc <TIM_Base_SetConfig+0x118>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d00b      	beq.n	800a2e4 <TIM_Base_SetConfig+0x40>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a3c      	ldr	r2, [pc, #240]	; (800a3c0 <TIM_Base_SetConfig+0x11c>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d007      	beq.n	800a2e4 <TIM_Base_SetConfig+0x40>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a3b      	ldr	r2, [pc, #236]	; (800a3c4 <TIM_Base_SetConfig+0x120>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d003      	beq.n	800a2e4 <TIM_Base_SetConfig+0x40>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a3a      	ldr	r2, [pc, #232]	; (800a3c8 <TIM_Base_SetConfig+0x124>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d108      	bne.n	800a2f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	68fa      	ldr	r2, [r7, #12]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a2f      	ldr	r2, [pc, #188]	; (800a3b8 <TIM_Base_SetConfig+0x114>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d01f      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a304:	d01b      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a2c      	ldr	r2, [pc, #176]	; (800a3bc <TIM_Base_SetConfig+0x118>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d017      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a2b      	ldr	r2, [pc, #172]	; (800a3c0 <TIM_Base_SetConfig+0x11c>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d013      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a2a      	ldr	r2, [pc, #168]	; (800a3c4 <TIM_Base_SetConfig+0x120>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d00f      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a29      	ldr	r2, [pc, #164]	; (800a3c8 <TIM_Base_SetConfig+0x124>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d00b      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a28      	ldr	r2, [pc, #160]	; (800a3cc <TIM_Base_SetConfig+0x128>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d007      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a27      	ldr	r2, [pc, #156]	; (800a3d0 <TIM_Base_SetConfig+0x12c>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d003      	beq.n	800a33e <TIM_Base_SetConfig+0x9a>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a26      	ldr	r2, [pc, #152]	; (800a3d4 <TIM_Base_SetConfig+0x130>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d108      	bne.n	800a350 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	68db      	ldr	r3, [r3, #12]
 800a34a:	68fa      	ldr	r2, [r7, #12]
 800a34c:	4313      	orrs	r3, r2
 800a34e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	695b      	ldr	r3, [r3, #20]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	689a      	ldr	r2, [r3, #8]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	681a      	ldr	r2, [r3, #0]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	4a10      	ldr	r2, [pc, #64]	; (800a3b8 <TIM_Base_SetConfig+0x114>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d00f      	beq.n	800a39c <TIM_Base_SetConfig+0xf8>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	4a12      	ldr	r2, [pc, #72]	; (800a3c8 <TIM_Base_SetConfig+0x124>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d00b      	beq.n	800a39c <TIM_Base_SetConfig+0xf8>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4a11      	ldr	r2, [pc, #68]	; (800a3cc <TIM_Base_SetConfig+0x128>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d007      	beq.n	800a39c <TIM_Base_SetConfig+0xf8>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4a10      	ldr	r2, [pc, #64]	; (800a3d0 <TIM_Base_SetConfig+0x12c>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d003      	beq.n	800a39c <TIM_Base_SetConfig+0xf8>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	4a0f      	ldr	r2, [pc, #60]	; (800a3d4 <TIM_Base_SetConfig+0x130>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d103      	bne.n	800a3a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	691a      	ldr	r2, [r3, #16]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	615a      	str	r2, [r3, #20]
}
 800a3aa:	bf00      	nop
 800a3ac:	3714      	adds	r7, #20
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
 800a3b6:	bf00      	nop
 800a3b8:	40010000 	.word	0x40010000
 800a3bc:	40000400 	.word	0x40000400
 800a3c0:	40000800 	.word	0x40000800
 800a3c4:	40000c00 	.word	0x40000c00
 800a3c8:	40010400 	.word	0x40010400
 800a3cc:	40014000 	.word	0x40014000
 800a3d0:	40014400 	.word	0x40014400
 800a3d4:	40014800 	.word	0x40014800

0800a3d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b087      	sub	sp, #28
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	f023 0201 	bic.w	r2, r3, #1
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6a1b      	ldr	r3, [r3, #32]
 800a3f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	699b      	ldr	r3, [r3, #24]
 800a3fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	4b37      	ldr	r3, [pc, #220]	; (800a4e0 <TIM_OC1_SetConfig+0x108>)
 800a404:	4013      	ands	r3, r2
 800a406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f023 0303 	bic.w	r3, r3, #3
 800a40e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	4313      	orrs	r3, r2
 800a418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	f023 0302 	bic.w	r3, r3, #2
 800a420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	697a      	ldr	r2, [r7, #20]
 800a428:	4313      	orrs	r3, r2
 800a42a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a2d      	ldr	r2, [pc, #180]	; (800a4e4 <TIM_OC1_SetConfig+0x10c>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d00f      	beq.n	800a454 <TIM_OC1_SetConfig+0x7c>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a2c      	ldr	r2, [pc, #176]	; (800a4e8 <TIM_OC1_SetConfig+0x110>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d00b      	beq.n	800a454 <TIM_OC1_SetConfig+0x7c>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a2b      	ldr	r2, [pc, #172]	; (800a4ec <TIM_OC1_SetConfig+0x114>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d007      	beq.n	800a454 <TIM_OC1_SetConfig+0x7c>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a2a      	ldr	r2, [pc, #168]	; (800a4f0 <TIM_OC1_SetConfig+0x118>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d003      	beq.n	800a454 <TIM_OC1_SetConfig+0x7c>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a29      	ldr	r2, [pc, #164]	; (800a4f4 <TIM_OC1_SetConfig+0x11c>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d10c      	bne.n	800a46e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	f023 0308 	bic.w	r3, r3, #8
 800a45a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	4313      	orrs	r3, r2
 800a464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	f023 0304 	bic.w	r3, r3, #4
 800a46c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	4a1c      	ldr	r2, [pc, #112]	; (800a4e4 <TIM_OC1_SetConfig+0x10c>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d00f      	beq.n	800a496 <TIM_OC1_SetConfig+0xbe>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a1b      	ldr	r2, [pc, #108]	; (800a4e8 <TIM_OC1_SetConfig+0x110>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d00b      	beq.n	800a496 <TIM_OC1_SetConfig+0xbe>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a1a      	ldr	r2, [pc, #104]	; (800a4ec <TIM_OC1_SetConfig+0x114>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d007      	beq.n	800a496 <TIM_OC1_SetConfig+0xbe>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a19      	ldr	r2, [pc, #100]	; (800a4f0 <TIM_OC1_SetConfig+0x118>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d003      	beq.n	800a496 <TIM_OC1_SetConfig+0xbe>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a18      	ldr	r2, [pc, #96]	; (800a4f4 <TIM_OC1_SetConfig+0x11c>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d111      	bne.n	800a4ba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a49c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	693a      	ldr	r2, [r7, #16]
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	693a      	ldr	r2, [r7, #16]
 800a4be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	68fa      	ldr	r2, [r7, #12]
 800a4c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	697a      	ldr	r2, [r7, #20]
 800a4d2:	621a      	str	r2, [r3, #32]
}
 800a4d4:	bf00      	nop
 800a4d6:	371c      	adds	r7, #28
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	fffeff8f 	.word	0xfffeff8f
 800a4e4:	40010000 	.word	0x40010000
 800a4e8:	40010400 	.word	0x40010400
 800a4ec:	40014000 	.word	0x40014000
 800a4f0:	40014400 	.word	0x40014400
 800a4f4:	40014800 	.word	0x40014800

0800a4f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b087      	sub	sp, #28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a1b      	ldr	r3, [r3, #32]
 800a506:	f023 0210 	bic.w	r2, r3, #16
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6a1b      	ldr	r3, [r3, #32]
 800a512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	699b      	ldr	r3, [r3, #24]
 800a51e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a520:	68fa      	ldr	r2, [r7, #12]
 800a522:	4b34      	ldr	r3, [pc, #208]	; (800a5f4 <TIM_OC2_SetConfig+0xfc>)
 800a524:	4013      	ands	r3, r2
 800a526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a52e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	021b      	lsls	r3, r3, #8
 800a536:	68fa      	ldr	r2, [r7, #12]
 800a538:	4313      	orrs	r3, r2
 800a53a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	f023 0320 	bic.w	r3, r3, #32
 800a542:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	011b      	lsls	r3, r3, #4
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	4313      	orrs	r3, r2
 800a54e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	4a29      	ldr	r2, [pc, #164]	; (800a5f8 <TIM_OC2_SetConfig+0x100>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d003      	beq.n	800a560 <TIM_OC2_SetConfig+0x68>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	4a28      	ldr	r2, [pc, #160]	; (800a5fc <TIM_OC2_SetConfig+0x104>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d10d      	bne.n	800a57c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	68db      	ldr	r3, [r3, #12]
 800a56c:	011b      	lsls	r3, r3, #4
 800a56e:	697a      	ldr	r2, [r7, #20]
 800a570:	4313      	orrs	r3, r2
 800a572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a57a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a1e      	ldr	r2, [pc, #120]	; (800a5f8 <TIM_OC2_SetConfig+0x100>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d00f      	beq.n	800a5a4 <TIM_OC2_SetConfig+0xac>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a1d      	ldr	r2, [pc, #116]	; (800a5fc <TIM_OC2_SetConfig+0x104>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d00b      	beq.n	800a5a4 <TIM_OC2_SetConfig+0xac>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a1c      	ldr	r2, [pc, #112]	; (800a600 <TIM_OC2_SetConfig+0x108>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d007      	beq.n	800a5a4 <TIM_OC2_SetConfig+0xac>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a1b      	ldr	r2, [pc, #108]	; (800a604 <TIM_OC2_SetConfig+0x10c>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d003      	beq.n	800a5a4 <TIM_OC2_SetConfig+0xac>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a1a      	ldr	r2, [pc, #104]	; (800a608 <TIM_OC2_SetConfig+0x110>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d113      	bne.n	800a5cc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	695b      	ldr	r3, [r3, #20]
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	693a      	ldr	r2, [r7, #16]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	699b      	ldr	r3, [r3, #24]
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	693a      	ldr	r2, [r7, #16]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	693a      	ldr	r2, [r7, #16]
 800a5d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	685a      	ldr	r2, [r3, #4]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	621a      	str	r2, [r3, #32]
}
 800a5e6:	bf00      	nop
 800a5e8:	371c      	adds	r7, #28
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
 800a5f2:	bf00      	nop
 800a5f4:	feff8fff 	.word	0xfeff8fff
 800a5f8:	40010000 	.word	0x40010000
 800a5fc:	40010400 	.word	0x40010400
 800a600:	40014000 	.word	0x40014000
 800a604:	40014400 	.word	0x40014400
 800a608:	40014800 	.word	0x40014800

0800a60c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b087      	sub	sp, #28
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6a1b      	ldr	r3, [r3, #32]
 800a61a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	69db      	ldr	r3, [r3, #28]
 800a632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a63a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f023 0303 	bic.w	r3, r3, #3
 800a642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	4313      	orrs	r3, r2
 800a64c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a654:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	021b      	lsls	r3, r3, #8
 800a65c:	697a      	ldr	r2, [r7, #20]
 800a65e:	4313      	orrs	r3, r2
 800a660:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	4a27      	ldr	r2, [pc, #156]	; (800a704 <TIM_OC3_SetConfig+0xf8>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d003      	beq.n	800a672 <TIM_OC3_SetConfig+0x66>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a26      	ldr	r2, [pc, #152]	; (800a708 <TIM_OC3_SetConfig+0xfc>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d10d      	bne.n	800a68e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	021b      	lsls	r3, r3, #8
 800a680:	697a      	ldr	r2, [r7, #20]
 800a682:	4313      	orrs	r3, r2
 800a684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a68c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	4a1c      	ldr	r2, [pc, #112]	; (800a704 <TIM_OC3_SetConfig+0xf8>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d00f      	beq.n	800a6b6 <TIM_OC3_SetConfig+0xaa>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	4a1b      	ldr	r2, [pc, #108]	; (800a708 <TIM_OC3_SetConfig+0xfc>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d00b      	beq.n	800a6b6 <TIM_OC3_SetConfig+0xaa>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4a1a      	ldr	r2, [pc, #104]	; (800a70c <TIM_OC3_SetConfig+0x100>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d007      	beq.n	800a6b6 <TIM_OC3_SetConfig+0xaa>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	4a19      	ldr	r2, [pc, #100]	; (800a710 <TIM_OC3_SetConfig+0x104>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d003      	beq.n	800a6b6 <TIM_OC3_SetConfig+0xaa>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	4a18      	ldr	r2, [pc, #96]	; (800a714 <TIM_OC3_SetConfig+0x108>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d113      	bne.n	800a6de <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a6c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	695b      	ldr	r3, [r3, #20]
 800a6ca:	011b      	lsls	r3, r3, #4
 800a6cc:	693a      	ldr	r2, [r7, #16]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	699b      	ldr	r3, [r3, #24]
 800a6d6:	011b      	lsls	r3, r3, #4
 800a6d8:	693a      	ldr	r2, [r7, #16]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	693a      	ldr	r2, [r7, #16]
 800a6e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	685a      	ldr	r2, [r3, #4]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	697a      	ldr	r2, [r7, #20]
 800a6f6:	621a      	str	r2, [r3, #32]
}
 800a6f8:	bf00      	nop
 800a6fa:	371c      	adds	r7, #28
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr
 800a704:	40010000 	.word	0x40010000
 800a708:	40010400 	.word	0x40010400
 800a70c:	40014000 	.word	0x40014000
 800a710:	40014400 	.word	0x40014400
 800a714:	40014800 	.word	0x40014800

0800a718 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a718:	b480      	push	{r7}
 800a71a:	b087      	sub	sp, #28
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a1b      	ldr	r3, [r3, #32]
 800a726:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6a1b      	ldr	r3, [r3, #32]
 800a732:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	69db      	ldr	r3, [r3, #28]
 800a73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a74e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	021b      	lsls	r3, r3, #8
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	4313      	orrs	r3, r2
 800a75a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a762:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	031b      	lsls	r3, r3, #12
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	4313      	orrs	r3, r2
 800a76e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4a18      	ldr	r2, [pc, #96]	; (800a7d4 <TIM_OC4_SetConfig+0xbc>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d00f      	beq.n	800a798 <TIM_OC4_SetConfig+0x80>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	4a17      	ldr	r2, [pc, #92]	; (800a7d8 <TIM_OC4_SetConfig+0xc0>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d00b      	beq.n	800a798 <TIM_OC4_SetConfig+0x80>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	4a16      	ldr	r2, [pc, #88]	; (800a7dc <TIM_OC4_SetConfig+0xc4>)
 800a784:	4293      	cmp	r3, r2
 800a786:	d007      	beq.n	800a798 <TIM_OC4_SetConfig+0x80>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a15      	ldr	r2, [pc, #84]	; (800a7e0 <TIM_OC4_SetConfig+0xc8>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d003      	beq.n	800a798 <TIM_OC4_SetConfig+0x80>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4a14      	ldr	r2, [pc, #80]	; (800a7e4 <TIM_OC4_SetConfig+0xcc>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d109      	bne.n	800a7ac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a79e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	695b      	ldr	r3, [r3, #20]
 800a7a4:	019b      	lsls	r3, r3, #6
 800a7a6:	697a      	ldr	r2, [r7, #20]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	697a      	ldr	r2, [r7, #20]
 800a7b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	693a      	ldr	r2, [r7, #16]
 800a7c4:	621a      	str	r2, [r3, #32]
}
 800a7c6:	bf00      	nop
 800a7c8:	371c      	adds	r7, #28
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d0:	4770      	bx	lr
 800a7d2:	bf00      	nop
 800a7d4:	40010000 	.word	0x40010000
 800a7d8:	40010400 	.word	0x40010400
 800a7dc:	40014000 	.word	0x40014000
 800a7e0:	40014400 	.word	0x40014400
 800a7e4:	40014800 	.word	0x40014800

0800a7e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b087      	sub	sp, #28
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6a1b      	ldr	r3, [r3, #32]
 800a7f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6a1b      	ldr	r3, [r3, #32]
 800a802:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a80e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	4313      	orrs	r3, r2
 800a820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a828:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	041b      	lsls	r3, r3, #16
 800a830:	693a      	ldr	r2, [r7, #16]
 800a832:	4313      	orrs	r3, r2
 800a834:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a17      	ldr	r2, [pc, #92]	; (800a898 <TIM_OC5_SetConfig+0xb0>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d00f      	beq.n	800a85e <TIM_OC5_SetConfig+0x76>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a16      	ldr	r2, [pc, #88]	; (800a89c <TIM_OC5_SetConfig+0xb4>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d00b      	beq.n	800a85e <TIM_OC5_SetConfig+0x76>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a15      	ldr	r2, [pc, #84]	; (800a8a0 <TIM_OC5_SetConfig+0xb8>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d007      	beq.n	800a85e <TIM_OC5_SetConfig+0x76>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a14      	ldr	r2, [pc, #80]	; (800a8a4 <TIM_OC5_SetConfig+0xbc>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d003      	beq.n	800a85e <TIM_OC5_SetConfig+0x76>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a13      	ldr	r2, [pc, #76]	; (800a8a8 <TIM_OC5_SetConfig+0xc0>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d109      	bne.n	800a872 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a864:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	695b      	ldr	r3, [r3, #20]
 800a86a:	021b      	lsls	r3, r3, #8
 800a86c:	697a      	ldr	r2, [r7, #20]
 800a86e:	4313      	orrs	r3, r2
 800a870:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	697a      	ldr	r2, [r7, #20]
 800a876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	685a      	ldr	r2, [r3, #4]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	693a      	ldr	r2, [r7, #16]
 800a88a:	621a      	str	r2, [r3, #32]
}
 800a88c:	bf00      	nop
 800a88e:	371c      	adds	r7, #28
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr
 800a898:	40010000 	.word	0x40010000
 800a89c:	40010400 	.word	0x40010400
 800a8a0:	40014000 	.word	0x40014000
 800a8a4:	40014400 	.word	0x40014400
 800a8a8:	40014800 	.word	0x40014800

0800a8ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b087      	sub	sp, #28
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a1b      	ldr	r3, [r3, #32]
 800a8ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6a1b      	ldr	r3, [r3, #32]
 800a8c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a8da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	021b      	lsls	r3, r3, #8
 800a8e2:	68fa      	ldr	r2, [r7, #12]
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a8ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	051b      	lsls	r3, r3, #20
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a18      	ldr	r2, [pc, #96]	; (800a960 <TIM_OC6_SetConfig+0xb4>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d00f      	beq.n	800a924 <TIM_OC6_SetConfig+0x78>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a17      	ldr	r2, [pc, #92]	; (800a964 <TIM_OC6_SetConfig+0xb8>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d00b      	beq.n	800a924 <TIM_OC6_SetConfig+0x78>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	4a16      	ldr	r2, [pc, #88]	; (800a968 <TIM_OC6_SetConfig+0xbc>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d007      	beq.n	800a924 <TIM_OC6_SetConfig+0x78>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	4a15      	ldr	r2, [pc, #84]	; (800a96c <TIM_OC6_SetConfig+0xc0>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d003      	beq.n	800a924 <TIM_OC6_SetConfig+0x78>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	4a14      	ldr	r2, [pc, #80]	; (800a970 <TIM_OC6_SetConfig+0xc4>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d109      	bne.n	800a938 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a92a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	695b      	ldr	r3, [r3, #20]
 800a930:	029b      	lsls	r3, r3, #10
 800a932:	697a      	ldr	r2, [r7, #20]
 800a934:	4313      	orrs	r3, r2
 800a936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	693a      	ldr	r2, [r7, #16]
 800a950:	621a      	str	r2, [r3, #32]
}
 800a952:	bf00      	nop
 800a954:	371c      	adds	r7, #28
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	40010000 	.word	0x40010000
 800a964:	40010400 	.word	0x40010400
 800a968:	40014000 	.word	0x40014000
 800a96c:	40014400 	.word	0x40014400
 800a970:	40014800 	.word	0x40014800

0800a974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a974:	b480      	push	{r7}
 800a976:	b087      	sub	sp, #28
 800a978:	af00      	add	r7, sp, #0
 800a97a:	60f8      	str	r0, [r7, #12]
 800a97c:	60b9      	str	r1, [r7, #8]
 800a97e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6a1b      	ldr	r3, [r3, #32]
 800a984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6a1b      	ldr	r3, [r3, #32]
 800a98a:	f023 0201 	bic.w	r2, r3, #1
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a99e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	011b      	lsls	r3, r3, #4
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	f023 030a 	bic.w	r3, r3, #10
 800a9b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a9b2:	697a      	ldr	r2, [r7, #20]
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	693a      	ldr	r2, [r7, #16]
 800a9be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	621a      	str	r2, [r3, #32]
}
 800a9c6:	bf00      	nop
 800a9c8:	371c      	adds	r7, #28
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr

0800a9d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	b087      	sub	sp, #28
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	60f8      	str	r0, [r7, #12]
 800a9da:	60b9      	str	r1, [r7, #8]
 800a9dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	6a1b      	ldr	r3, [r3, #32]
 800a9e2:	f023 0210 	bic.w	r2, r3, #16
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	699b      	ldr	r3, [r3, #24]
 800a9ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6a1b      	ldr	r3, [r3, #32]
 800a9f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a9fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	031b      	lsls	r3, r3, #12
 800aa02:	697a      	ldr	r2, [r7, #20]
 800aa04:	4313      	orrs	r3, r2
 800aa06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aa0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	011b      	lsls	r3, r3, #4
 800aa14:	693a      	ldr	r2, [r7, #16]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	697a      	ldr	r2, [r7, #20]
 800aa1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	693a      	ldr	r2, [r7, #16]
 800aa24:	621a      	str	r2, [r3, #32]
}
 800aa26:	bf00      	nop
 800aa28:	371c      	adds	r7, #28
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
	...

0800aa34 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	689b      	ldr	r3, [r3, #8]
 800aa42:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	4b09      	ldr	r3, [pc, #36]	; (800aa6c <TIM_ITRx_SetConfig+0x38>)
 800aa48:	4013      	ands	r3, r2
 800aa4a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aa4c:	683a      	ldr	r2, [r7, #0]
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	f043 0307 	orr.w	r3, r3, #7
 800aa56:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	609a      	str	r2, [r3, #8]
}
 800aa5e:	bf00      	nop
 800aa60:	3714      	adds	r7, #20
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr
 800aa6a:	bf00      	nop
 800aa6c:	ffcfff8f 	.word	0xffcfff8f

0800aa70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b087      	sub	sp, #28
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
 800aa7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aa8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	021a      	lsls	r2, r3, #8
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	431a      	orrs	r2, r3
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	4313      	orrs	r3, r2
 800aa98:	697a      	ldr	r2, [r7, #20]
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	697a      	ldr	r2, [r7, #20]
 800aaa2:	609a      	str	r2, [r3, #8]
}
 800aaa4:	bf00      	nop
 800aaa6:	371c      	adds	r7, #28
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr

0800aab0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b087      	sub	sp, #28
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	f003 031f 	and.w	r3, r3, #31
 800aac2:	2201      	movs	r2, #1
 800aac4:	fa02 f303 	lsl.w	r3, r2, r3
 800aac8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	6a1a      	ldr	r2, [r3, #32]
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	43db      	mvns	r3, r3
 800aad2:	401a      	ands	r2, r3
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6a1a      	ldr	r2, [r3, #32]
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	f003 031f 	and.w	r3, r3, #31
 800aae2:	6879      	ldr	r1, [r7, #4]
 800aae4:	fa01 f303 	lsl.w	r3, r1, r3
 800aae8:	431a      	orrs	r2, r3
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	621a      	str	r2, [r3, #32]
}
 800aaee:	bf00      	nop
 800aaf0:	371c      	adds	r7, #28
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf8:	4770      	bx	lr
	...

0800aafc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d109      	bne.n	800ab20 <HAL_TIMEx_PWMN_Start+0x24>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	bf14      	ite	ne
 800ab18:	2301      	movne	r3, #1
 800ab1a:	2300      	moveq	r3, #0
 800ab1c:	b2db      	uxtb	r3, r3
 800ab1e:	e022      	b.n	800ab66 <HAL_TIMEx_PWMN_Start+0x6a>
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	2b04      	cmp	r3, #4
 800ab24:	d109      	bne.n	800ab3a <HAL_TIMEx_PWMN_Start+0x3e>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	bf14      	ite	ne
 800ab32:	2301      	movne	r3, #1
 800ab34:	2300      	moveq	r3, #0
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	e015      	b.n	800ab66 <HAL_TIMEx_PWMN_Start+0x6a>
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	2b08      	cmp	r3, #8
 800ab3e:	d109      	bne.n	800ab54 <HAL_TIMEx_PWMN_Start+0x58>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ab46:	b2db      	uxtb	r3, r3
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	bf14      	ite	ne
 800ab4c:	2301      	movne	r3, #1
 800ab4e:	2300      	moveq	r3, #0
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	e008      	b.n	800ab66 <HAL_TIMEx_PWMN_Start+0x6a>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	bf14      	ite	ne
 800ab60:	2301      	movne	r3, #1
 800ab62:	2300      	moveq	r3, #0
 800ab64:	b2db      	uxtb	r3, r3
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d001      	beq.n	800ab6e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e040      	b.n	800abf0 <HAL_TIMEx_PWMN_Start+0xf4>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d104      	bne.n	800ab7e <HAL_TIMEx_PWMN_Start+0x82>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2202      	movs	r2, #2
 800ab78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab7c:	e013      	b.n	800aba6 <HAL_TIMEx_PWMN_Start+0xaa>
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	2b04      	cmp	r3, #4
 800ab82:	d104      	bne.n	800ab8e <HAL_TIMEx_PWMN_Start+0x92>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2202      	movs	r2, #2
 800ab88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab8c:	e00b      	b.n	800aba6 <HAL_TIMEx_PWMN_Start+0xaa>
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	2b08      	cmp	r3, #8
 800ab92:	d104      	bne.n	800ab9e <HAL_TIMEx_PWMN_Start+0xa2>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2202      	movs	r2, #2
 800ab98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ab9c:	e003      	b.n	800aba6 <HAL_TIMEx_PWMN_Start+0xaa>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2202      	movs	r2, #2
 800aba2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2204      	movs	r2, #4
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 f948 	bl	800ae44 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800abc2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689a      	ldr	r2, [r3, #8]
 800abca:	4b0b      	ldr	r3, [pc, #44]	; (800abf8 <HAL_TIMEx_PWMN_Start+0xfc>)
 800abcc:	4013      	ands	r3, r2
 800abce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2b06      	cmp	r3, #6
 800abd4:	d00b      	beq.n	800abee <HAL_TIMEx_PWMN_Start+0xf2>
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abdc:	d007      	beq.n	800abee <HAL_TIMEx_PWMN_Start+0xf2>
  {
    __HAL_TIM_ENABLE(htim);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f042 0201 	orr.w	r2, r2, #1
 800abec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800abee:	2300      	movs	r3, #0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	00010007 	.word	0x00010007

0800abfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b085      	sub	sp, #20
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
 800ac04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d101      	bne.n	800ac14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac10:	2302      	movs	r3, #2
 800ac12:	e068      	b.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2202      	movs	r2, #2
 800ac20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4a2e      	ldr	r2, [pc, #184]	; (800acf4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d004      	beq.n	800ac48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a2d      	ldr	r2, [pc, #180]	; (800acf8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d108      	bne.n	800ac5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ac4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac60:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	68fa      	ldr	r2, [r7, #12]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	68fa      	ldr	r2, [r7, #12]
 800ac72:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a1e      	ldr	r2, [pc, #120]	; (800acf4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d01d      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac86:	d018      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a1b      	ldr	r2, [pc, #108]	; (800acfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d013      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a1a      	ldr	r2, [pc, #104]	; (800ad00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d00e      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a18      	ldr	r2, [pc, #96]	; (800ad04 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d009      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a13      	ldr	r2, [pc, #76]	; (800acf8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d004      	beq.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4a14      	ldr	r2, [pc, #80]	; (800ad08 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d10c      	bne.n	800acd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800acc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	68ba      	ldr	r2, [r7, #8]
 800acc8:	4313      	orrs	r3, r2
 800acca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	68ba      	ldr	r2, [r7, #8]
 800acd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ace4:	2300      	movs	r3, #0
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3714      	adds	r7, #20
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr
 800acf2:	bf00      	nop
 800acf4:	40010000 	.word	0x40010000
 800acf8:	40010400 	.word	0x40010400
 800acfc:	40000400 	.word	0x40000400
 800ad00:	40000800 	.word	0x40000800
 800ad04:	40000c00 	.word	0x40000c00
 800ad08:	40001800 	.word	0x40001800

0800ad0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ad16:	2300      	movs	r3, #0
 800ad18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d101      	bne.n	800ad28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ad24:	2302      	movs	r3, #2
 800ad26:	e065      	b.n	800adf4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	689b      	ldr	r3, [r3, #8]
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4313      	orrs	r3, r2
 800ad66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	691b      	ldr	r3, [r3, #16]
 800ad72:	4313      	orrs	r3, r2
 800ad74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	695b      	ldr	r3, [r3, #20]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	699b      	ldr	r3, [r3, #24]
 800ad9c:	041b      	lsls	r3, r3, #16
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	4a16      	ldr	r2, [pc, #88]	; (800ae00 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d004      	beq.n	800adb6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a14      	ldr	r2, [pc, #80]	; (800ae04 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d115      	bne.n	800ade2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adc0:	051b      	lsls	r3, r3, #20
 800adc2:	4313      	orrs	r3, r2
 800adc4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	69db      	ldr	r3, [r3, #28]
 800add0:	4313      	orrs	r3, r2
 800add2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	6a1b      	ldr	r3, [r3, #32]
 800adde:	4313      	orrs	r3, r2
 800ade0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	68fa      	ldr	r2, [r7, #12]
 800ade8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3714      	adds	r7, #20
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr
 800ae00:	40010000 	.word	0x40010000
 800ae04:	40010400 	.word	0x40010400

0800ae08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae24:	bf00      	nop
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b083      	sub	sp, #12
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ae38:	bf00      	nop
 800ae3a:	370c      	adds	r7, #12
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b087      	sub	sp, #28
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	f003 031f 	and.w	r3, r3, #31
 800ae56:	2204      	movs	r2, #4
 800ae58:	fa02 f303 	lsl.w	r3, r2, r3
 800ae5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6a1a      	ldr	r2, [r3, #32]
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	43db      	mvns	r3, r3
 800ae66:	401a      	ands	r2, r3
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6a1a      	ldr	r2, [r3, #32]
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f003 031f 	and.w	r3, r3, #31
 800ae76:	6879      	ldr	r1, [r7, #4]
 800ae78:	fa01 f303 	lsl.w	r3, r1, r3
 800ae7c:	431a      	orrs	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	621a      	str	r2, [r3, #32]
}
 800ae82:	bf00      	nop
 800ae84:	371c      	adds	r7, #28
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
	...

0800ae90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ae90:	b084      	sub	sp, #16
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b084      	sub	sp, #16
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
 800ae9a:	f107 001c 	add.w	r0, r7, #28
 800ae9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d120      	bne.n	800aeea <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	68da      	ldr	r2, [r3, #12]
 800aeb8:	4b25      	ldr	r3, [pc, #148]	; (800af50 <USB_CoreInit+0xc0>)
 800aeba:	4013      	ands	r3, r2
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800aecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d105      	bne.n	800aede <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f001 fabe 	bl	800c460 <USB_CoreReset>
 800aee4:	4603      	mov	r3, r0
 800aee6:	73fb      	strb	r3, [r7, #15]
 800aee8:	e01a      	b.n	800af20 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f001 fab2 	bl	800c460 <USB_CoreReset>
 800aefc:	4603      	mov	r3, r0
 800aefe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800af00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af02:	2b00      	cmp	r3, #0
 800af04:	d106      	bne.n	800af14 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	639a      	str	r2, [r3, #56]	; 0x38
 800af12:	e005      	b.n	800af20 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af18:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800af20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af22:	2b01      	cmp	r3, #1
 800af24:	d10b      	bne.n	800af3e <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	689b      	ldr	r3, [r3, #8]
 800af2a:	f043 0206 	orr.w	r2, r3, #6
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	f043 0220 	orr.w	r2, r3, #32
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800af3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af40:	4618      	mov	r0, r3
 800af42:	3710      	adds	r7, #16
 800af44:	46bd      	mov	sp, r7
 800af46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af4a:	b004      	add	sp, #16
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	ffbdffbf 	.word	0xffbdffbf

0800af54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800af54:	b480      	push	{r7}
 800af56:	b087      	sub	sp, #28
 800af58:	af00      	add	r7, sp, #0
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	60b9      	str	r1, [r7, #8]
 800af5e:	4613      	mov	r3, r2
 800af60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800af62:	79fb      	ldrb	r3, [r7, #7]
 800af64:	2b02      	cmp	r3, #2
 800af66:	d165      	bne.n	800b034 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	4a41      	ldr	r2, [pc, #260]	; (800b070 <USB_SetTurnaroundTime+0x11c>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d906      	bls.n	800af7e <USB_SetTurnaroundTime+0x2a>
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	4a40      	ldr	r2, [pc, #256]	; (800b074 <USB_SetTurnaroundTime+0x120>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d202      	bcs.n	800af7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800af78:	230f      	movs	r3, #15
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	e062      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	4a3c      	ldr	r2, [pc, #240]	; (800b074 <USB_SetTurnaroundTime+0x120>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d306      	bcc.n	800af94 <USB_SetTurnaroundTime+0x40>
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	4a3b      	ldr	r2, [pc, #236]	; (800b078 <USB_SetTurnaroundTime+0x124>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d202      	bcs.n	800af94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800af8e:	230e      	movs	r3, #14
 800af90:	617b      	str	r3, [r7, #20]
 800af92:	e057      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	4a38      	ldr	r2, [pc, #224]	; (800b078 <USB_SetTurnaroundTime+0x124>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d306      	bcc.n	800afaa <USB_SetTurnaroundTime+0x56>
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	4a37      	ldr	r2, [pc, #220]	; (800b07c <USB_SetTurnaroundTime+0x128>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d202      	bcs.n	800afaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800afa4:	230d      	movs	r3, #13
 800afa6:	617b      	str	r3, [r7, #20]
 800afa8:	e04c      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	4a33      	ldr	r2, [pc, #204]	; (800b07c <USB_SetTurnaroundTime+0x128>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d306      	bcc.n	800afc0 <USB_SetTurnaroundTime+0x6c>
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	4a32      	ldr	r2, [pc, #200]	; (800b080 <USB_SetTurnaroundTime+0x12c>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d802      	bhi.n	800afc0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800afba:	230c      	movs	r3, #12
 800afbc:	617b      	str	r3, [r7, #20]
 800afbe:	e041      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	4a2f      	ldr	r2, [pc, #188]	; (800b080 <USB_SetTurnaroundTime+0x12c>)
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d906      	bls.n	800afd6 <USB_SetTurnaroundTime+0x82>
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	4a2e      	ldr	r2, [pc, #184]	; (800b084 <USB_SetTurnaroundTime+0x130>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d802      	bhi.n	800afd6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800afd0:	230b      	movs	r3, #11
 800afd2:	617b      	str	r3, [r7, #20]
 800afd4:	e036      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	4a2a      	ldr	r2, [pc, #168]	; (800b084 <USB_SetTurnaroundTime+0x130>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d906      	bls.n	800afec <USB_SetTurnaroundTime+0x98>
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	4a29      	ldr	r2, [pc, #164]	; (800b088 <USB_SetTurnaroundTime+0x134>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d802      	bhi.n	800afec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800afe6:	230a      	movs	r3, #10
 800afe8:	617b      	str	r3, [r7, #20]
 800afea:	e02b      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	4a26      	ldr	r2, [pc, #152]	; (800b088 <USB_SetTurnaroundTime+0x134>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d906      	bls.n	800b002 <USB_SetTurnaroundTime+0xae>
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	4a25      	ldr	r2, [pc, #148]	; (800b08c <USB_SetTurnaroundTime+0x138>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d202      	bcs.n	800b002 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800affc:	2309      	movs	r3, #9
 800affe:	617b      	str	r3, [r7, #20]
 800b000:	e020      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	4a21      	ldr	r2, [pc, #132]	; (800b08c <USB_SetTurnaroundTime+0x138>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d306      	bcc.n	800b018 <USB_SetTurnaroundTime+0xc4>
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	4a20      	ldr	r2, [pc, #128]	; (800b090 <USB_SetTurnaroundTime+0x13c>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d802      	bhi.n	800b018 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b012:	2308      	movs	r3, #8
 800b014:	617b      	str	r3, [r7, #20]
 800b016:	e015      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	4a1d      	ldr	r2, [pc, #116]	; (800b090 <USB_SetTurnaroundTime+0x13c>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d906      	bls.n	800b02e <USB_SetTurnaroundTime+0xda>
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	4a1c      	ldr	r2, [pc, #112]	; (800b094 <USB_SetTurnaroundTime+0x140>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d202      	bcs.n	800b02e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b028:	2307      	movs	r3, #7
 800b02a:	617b      	str	r3, [r7, #20]
 800b02c:	e00a      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b02e:	2306      	movs	r3, #6
 800b030:	617b      	str	r3, [r7, #20]
 800b032:	e007      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b034:	79fb      	ldrb	r3, [r7, #7]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d102      	bne.n	800b040 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b03a:	2309      	movs	r3, #9
 800b03c:	617b      	str	r3, [r7, #20]
 800b03e:	e001      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b040:	2309      	movs	r3, #9
 800b042:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	68db      	ldr	r3, [r3, #12]
 800b048:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	68da      	ldr	r2, [r3, #12]
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	029b      	lsls	r3, r3, #10
 800b058:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b05c:	431a      	orrs	r2, r3
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	371c      	adds	r7, #28
 800b068:	46bd      	mov	sp, r7
 800b06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06e:	4770      	bx	lr
 800b070:	00d8acbf 	.word	0x00d8acbf
 800b074:	00e4e1c0 	.word	0x00e4e1c0
 800b078:	00f42400 	.word	0x00f42400
 800b07c:	01067380 	.word	0x01067380
 800b080:	011a499f 	.word	0x011a499f
 800b084:	01312cff 	.word	0x01312cff
 800b088:	014ca43f 	.word	0x014ca43f
 800b08c:	016e3600 	.word	0x016e3600
 800b090:	01a6ab1f 	.word	0x01a6ab1f
 800b094:	01e84800 	.word	0x01e84800

0800b098 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	689b      	ldr	r3, [r3, #8]
 800b0a4:	f043 0201 	orr.w	r2, r3, #1
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b0ac:	2300      	movs	r3, #0
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	370c      	adds	r7, #12
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr

0800b0ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b0ba:	b480      	push	{r7}
 800b0bc:	b083      	sub	sp, #12
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	689b      	ldr	r3, [r3, #8]
 800b0c6:	f023 0201 	bic.w	r2, r3, #1
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b0ce:	2300      	movs	r3, #0
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	370c      	adds	r7, #12
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr

0800b0dc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	68db      	ldr	r3, [r3, #12]
 800b0ec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b0f4:	78fb      	ldrb	r3, [r7, #3]
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d106      	bne.n	800b108 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	60da      	str	r2, [r3, #12]
 800b106:	e00b      	b.n	800b120 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b108:	78fb      	ldrb	r3, [r7, #3]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d106      	bne.n	800b11c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	60da      	str	r2, [r3, #12]
 800b11a:	e001      	b.n	800b120 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b11c:	2301      	movs	r3, #1
 800b11e:	e003      	b.n	800b128 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b120:	2032      	movs	r0, #50	; 0x32
 800b122:	f7f8 fc7d 	bl	8003a20 <HAL_Delay>

  return HAL_OK;
 800b126:	2300      	movs	r3, #0
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3708      	adds	r7, #8
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b130:	b084      	sub	sp, #16
 800b132:	b580      	push	{r7, lr}
 800b134:	b086      	sub	sp, #24
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b13e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b142:	2300      	movs	r3, #0
 800b144:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b14a:	2300      	movs	r3, #0
 800b14c:	613b      	str	r3, [r7, #16]
 800b14e:	e009      	b.n	800b164 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	3340      	adds	r3, #64	; 0x40
 800b156:	009b      	lsls	r3, r3, #2
 800b158:	4413      	add	r3, r2
 800b15a:	2200      	movs	r2, #0
 800b15c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	3301      	adds	r3, #1
 800b162:	613b      	str	r3, [r7, #16]
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	2b0e      	cmp	r3, #14
 800b168:	d9f2      	bls.n	800b150 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b16a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d11c      	bne.n	800b1aa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	68fa      	ldr	r2, [r7, #12]
 800b17a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b17e:	f043 0302 	orr.w	r3, r3, #2
 800b182:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b188:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	601a      	str	r2, [r3, #0]
 800b1a8:	e005      	b.n	800b1b6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b1bc:	461a      	mov	r2, r3
 800b1be:	2300      	movs	r3, #0
 800b1c0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	680b      	ldr	r3, [r1, #0]
 800b1d4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d10c      	bne.n	800b1f6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b1dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d104      	bne.n	800b1ec <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b1e2:	2100      	movs	r1, #0
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f000 f949 	bl	800b47c <USB_SetDevSpeed>
 800b1ea:	e008      	b.n	800b1fe <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b1ec:	2101      	movs	r1, #1
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f944 	bl	800b47c <USB_SetDevSpeed>
 800b1f4:	e003      	b.n	800b1fe <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b1f6:	2103      	movs	r1, #3
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f000 f93f 	bl	800b47c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1fe:	2110      	movs	r1, #16
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 f8f3 	bl	800b3ec <USB_FlushTxFifo>
 800b206:	4603      	mov	r3, r0
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d001      	beq.n	800b210 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f911 	bl	800b438 <USB_FlushRxFifo>
 800b216:	4603      	mov	r3, r0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d001      	beq.n	800b220 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b226:	461a      	mov	r2, r3
 800b228:	2300      	movs	r3, #0
 800b22a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b232:	461a      	mov	r2, r3
 800b234:	2300      	movs	r3, #0
 800b236:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b23e:	461a      	mov	r2, r3
 800b240:	2300      	movs	r3, #0
 800b242:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b244:	2300      	movs	r3, #0
 800b246:	613b      	str	r3, [r7, #16]
 800b248:	e043      	b.n	800b2d2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	015a      	lsls	r2, r3, #5
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	4413      	add	r3, r2
 800b252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b25c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b260:	d118      	bne.n	800b294 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800b262:	693b      	ldr	r3, [r7, #16]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10a      	bne.n	800b27e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b274:	461a      	mov	r2, r3
 800b276:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b27a:	6013      	str	r3, [r2, #0]
 800b27c:	e013      	b.n	800b2a6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	015a      	lsls	r2, r3, #5
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	4413      	add	r3, r2
 800b286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b28a:	461a      	mov	r2, r3
 800b28c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b290:	6013      	str	r3, [r2, #0]
 800b292:	e008      	b.n	800b2a6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	015a      	lsls	r2, r3, #5
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	4413      	add	r3, r2
 800b29c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2a0:	461a      	mov	r2, r3
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	015a      	lsls	r2, r3, #5
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	015a      	lsls	r2, r3, #5
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	4413      	add	r3, r2
 800b2c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b2ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	613b      	str	r3, [r7, #16]
 800b2d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d4:	693a      	ldr	r2, [r7, #16]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d3b7      	bcc.n	800b24a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2da:	2300      	movs	r3, #0
 800b2dc:	613b      	str	r3, [r7, #16]
 800b2de:	e043      	b.n	800b368 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	015a      	lsls	r2, r3, #5
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	4413      	add	r3, r2
 800b2e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b2f6:	d118      	bne.n	800b32a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d10a      	bne.n	800b314 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	015a      	lsls	r2, r3, #5
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	4413      	add	r3, r2
 800b306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b30a:	461a      	mov	r2, r3
 800b30c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b310:	6013      	str	r3, [r2, #0]
 800b312:	e013      	b.n	800b33c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	015a      	lsls	r2, r3, #5
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	4413      	add	r3, r2
 800b31c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b320:	461a      	mov	r2, r3
 800b322:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b326:	6013      	str	r3, [r2, #0]
 800b328:	e008      	b.n	800b33c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	015a      	lsls	r2, r3, #5
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	4413      	add	r3, r2
 800b332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b336:	461a      	mov	r2, r3
 800b338:	2300      	movs	r3, #0
 800b33a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	015a      	lsls	r2, r3, #5
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	4413      	add	r3, r2
 800b344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b348:	461a      	mov	r2, r3
 800b34a:	2300      	movs	r3, #0
 800b34c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	015a      	lsls	r2, r3, #5
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	4413      	add	r3, r2
 800b356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b35a:	461a      	mov	r2, r3
 800b35c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b360:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	3301      	adds	r3, #1
 800b366:	613b      	str	r3, [r7, #16]
 800b368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b36a:	693a      	ldr	r2, [r7, #16]
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d3b7      	bcc.n	800b2e0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b376:	691b      	ldr	r3, [r3, #16]
 800b378:	68fa      	ldr	r2, [r7, #12]
 800b37a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b37e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b382:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b390:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b394:	2b00      	cmp	r3, #0
 800b396:	d105      	bne.n	800b3a4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	699b      	ldr	r3, [r3, #24]
 800b39c:	f043 0210 	orr.w	r2, r3, #16
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	699a      	ldr	r2, [r3, #24]
 800b3a8:	4b0e      	ldr	r3, [pc, #56]	; (800b3e4 <USB_DevInit+0x2b4>)
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b3b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d005      	beq.n	800b3c2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	699b      	ldr	r3, [r3, #24]
 800b3ba:	f043 0208 	orr.w	r2, r3, #8
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b3c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d105      	bne.n	800b3d4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	699a      	ldr	r2, [r3, #24]
 800b3cc:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <USB_DevInit+0x2b8>)
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b3d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3718      	adds	r7, #24
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b3e0:	b004      	add	sp, #16
 800b3e2:	4770      	bx	lr
 800b3e4:	803c3800 	.word	0x803c3800
 800b3e8:	40000004 	.word	0x40000004

0800b3ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b085      	sub	sp, #20
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	019b      	lsls	r3, r3, #6
 800b3fe:	f043 0220 	orr.w	r2, r3, #32
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	3301      	adds	r3, #1
 800b40a:	60fb      	str	r3, [r7, #12]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	4a09      	ldr	r2, [pc, #36]	; (800b434 <USB_FlushTxFifo+0x48>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d901      	bls.n	800b418 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800b414:	2303      	movs	r3, #3
 800b416:	e006      	b.n	800b426 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	691b      	ldr	r3, [r3, #16]
 800b41c:	f003 0320 	and.w	r3, r3, #32
 800b420:	2b20      	cmp	r3, #32
 800b422:	d0f0      	beq.n	800b406 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800b424:	2300      	movs	r3, #0
}
 800b426:	4618      	mov	r0, r3
 800b428:	3714      	adds	r7, #20
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr
 800b432:	bf00      	nop
 800b434:	00030d40 	.word	0x00030d40

0800b438 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b438:	b480      	push	{r7}
 800b43a:	b085      	sub	sp, #20
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800b440:	2300      	movs	r3, #0
 800b442:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2210      	movs	r2, #16
 800b448:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	3301      	adds	r3, #1
 800b44e:	60fb      	str	r3, [r7, #12]
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	4a09      	ldr	r2, [pc, #36]	; (800b478 <USB_FlushRxFifo+0x40>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d901      	bls.n	800b45c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800b458:	2303      	movs	r3, #3
 800b45a:	e006      	b.n	800b46a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	691b      	ldr	r3, [r3, #16]
 800b460:	f003 0310 	and.w	r3, r3, #16
 800b464:	2b10      	cmp	r3, #16
 800b466:	d0f0      	beq.n	800b44a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3714      	adds	r7, #20
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr
 800b476:	bf00      	nop
 800b478:	00030d40 	.word	0x00030d40

0800b47c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b47c:	b480      	push	{r7}
 800b47e:	b085      	sub	sp, #20
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	460b      	mov	r3, r1
 800b486:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	78fb      	ldrb	r3, [r7, #3]
 800b496:	68f9      	ldr	r1, [r7, #12]
 800b498:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b49c:	4313      	orrs	r3, r2
 800b49e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr

0800b4ae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b4ae:	b480      	push	{r7}
 800b4b0:	b087      	sub	sp, #28
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4c0:	689b      	ldr	r3, [r3, #8]
 800b4c2:	f003 0306 	and.w	r3, r3, #6
 800b4c6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d102      	bne.n	800b4d4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	75fb      	strb	r3, [r7, #23]
 800b4d2:	e00a      	b.n	800b4ea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d002      	beq.n	800b4e0 <USB_GetDevSpeed+0x32>
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2b06      	cmp	r3, #6
 800b4de:	d102      	bne.n	800b4e6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b4e0:	2302      	movs	r3, #2
 800b4e2:	75fb      	strb	r3, [r7, #23]
 800b4e4:	e001      	b.n	800b4ea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b4e6:	230f      	movs	r3, #15
 800b4e8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b4ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	371c      	adds	r7, #28
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr

0800b4f8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b085      	sub	sp, #20
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	785b      	ldrb	r3, [r3, #1]
 800b510:	2b01      	cmp	r3, #1
 800b512:	d139      	bne.n	800b588 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b51a:	69da      	ldr	r2, [r3, #28]
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	f003 030f 	and.w	r3, r3, #15
 800b524:	2101      	movs	r1, #1
 800b526:	fa01 f303 	lsl.w	r3, r1, r3
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	68f9      	ldr	r1, [r7, #12]
 800b52e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b532:	4313      	orrs	r3, r2
 800b534:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	015a      	lsls	r2, r3, #5
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	4413      	add	r3, r2
 800b53e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d153      	bne.n	800b5f4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	015a      	lsls	r2, r3, #5
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	4413      	add	r3, r2
 800b554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b558:	681a      	ldr	r2, [r3, #0]
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	689b      	ldr	r3, [r3, #8]
 800b55e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	78db      	ldrb	r3, [r3, #3]
 800b566:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b568:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	059b      	lsls	r3, r3, #22
 800b56e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b570:	431a      	orrs	r2, r3
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	0159      	lsls	r1, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	440b      	add	r3, r1
 800b57a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b57e:	4619      	mov	r1, r3
 800b580:	4b20      	ldr	r3, [pc, #128]	; (800b604 <USB_ActivateEndpoint+0x10c>)
 800b582:	4313      	orrs	r3, r2
 800b584:	600b      	str	r3, [r1, #0]
 800b586:	e035      	b.n	800b5f4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b58e:	69da      	ldr	r2, [r3, #28]
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	f003 030f 	and.w	r3, r3, #15
 800b598:	2101      	movs	r1, #1
 800b59a:	fa01 f303 	lsl.w	r3, r1, r3
 800b59e:	041b      	lsls	r3, r3, #16
 800b5a0:	68f9      	ldr	r1, [r7, #12]
 800b5a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	015a      	lsls	r2, r3, #5
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	4413      	add	r3, r2
 800b5b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d119      	bne.n	800b5f4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	015a      	lsls	r2, r3, #5
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	78db      	ldrb	r3, [r3, #3]
 800b5da:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b5dc:	430b      	orrs	r3, r1
 800b5de:	431a      	orrs	r2, r3
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	0159      	lsls	r1, r3, #5
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	440b      	add	r3, r1
 800b5e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	4b05      	ldr	r3, [pc, #20]	; (800b604 <USB_ActivateEndpoint+0x10c>)
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b5f4:	2300      	movs	r3, #0
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3714      	adds	r7, #20
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr
 800b602:	bf00      	nop
 800b604:	10008000 	.word	0x10008000

0800b608 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	785b      	ldrb	r3, [r3, #1]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d161      	bne.n	800b6e8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	015a      	lsls	r2, r3, #5
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	4413      	add	r3, r2
 800b62c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b63a:	d11f      	bne.n	800b67c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	015a      	lsls	r2, r3, #5
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	4413      	add	r3, r2
 800b644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	0151      	lsls	r1, r2, #5
 800b64e:	68fa      	ldr	r2, [r7, #12]
 800b650:	440a      	add	r2, r1
 800b652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b656:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b65a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	015a      	lsls	r2, r3, #5
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	4413      	add	r3, r2
 800b664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	0151      	lsls	r1, r2, #5
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	440a      	add	r2, r1
 800b672:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b676:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b67a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b682:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	f003 030f 	and.w	r3, r3, #15
 800b68c:	2101      	movs	r1, #1
 800b68e:	fa01 f303 	lsl.w	r3, r1, r3
 800b692:	b29b      	uxth	r3, r3
 800b694:	43db      	mvns	r3, r3
 800b696:	68f9      	ldr	r1, [r7, #12]
 800b698:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b69c:	4013      	ands	r3, r2
 800b69e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6a6:	69da      	ldr	r2, [r3, #28]
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	781b      	ldrb	r3, [r3, #0]
 800b6ac:	f003 030f 	and.w	r3, r3, #15
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	fa01 f303 	lsl.w	r3, r1, r3
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	43db      	mvns	r3, r3
 800b6ba:	68f9      	ldr	r1, [r7, #12]
 800b6bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	015a      	lsls	r2, r3, #5
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	4413      	add	r3, r2
 800b6cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	0159      	lsls	r1, r3, #5
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	440b      	add	r3, r1
 800b6da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6de:	4619      	mov	r1, r3
 800b6e0:	4b35      	ldr	r3, [pc, #212]	; (800b7b8 <USB_DeactivateEndpoint+0x1b0>)
 800b6e2:	4013      	ands	r3, r2
 800b6e4:	600b      	str	r3, [r1, #0]
 800b6e6:	e060      	b.n	800b7aa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	015a      	lsls	r2, r3, #5
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b6fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b6fe:	d11f      	bne.n	800b740 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	015a      	lsls	r2, r3, #5
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	4413      	add	r3, r2
 800b708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	68ba      	ldr	r2, [r7, #8]
 800b710:	0151      	lsls	r1, r2, #5
 800b712:	68fa      	ldr	r2, [r7, #12]
 800b714:	440a      	add	r2, r1
 800b716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b71a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b71e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	015a      	lsls	r2, r3, #5
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	4413      	add	r3, r2
 800b728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	68ba      	ldr	r2, [r7, #8]
 800b730:	0151      	lsls	r1, r2, #5
 800b732:	68fa      	ldr	r2, [r7, #12]
 800b734:	440a      	add	r2, r1
 800b736:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b73a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b73e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	f003 030f 	and.w	r3, r3, #15
 800b750:	2101      	movs	r1, #1
 800b752:	fa01 f303 	lsl.w	r3, r1, r3
 800b756:	041b      	lsls	r3, r3, #16
 800b758:	43db      	mvns	r3, r3
 800b75a:	68f9      	ldr	r1, [r7, #12]
 800b75c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b760:	4013      	ands	r3, r2
 800b762:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b76a:	69da      	ldr	r2, [r3, #28]
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	781b      	ldrb	r3, [r3, #0]
 800b770:	f003 030f 	and.w	r3, r3, #15
 800b774:	2101      	movs	r1, #1
 800b776:	fa01 f303 	lsl.w	r3, r1, r3
 800b77a:	041b      	lsls	r3, r3, #16
 800b77c:	43db      	mvns	r3, r3
 800b77e:	68f9      	ldr	r1, [r7, #12]
 800b780:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b784:	4013      	ands	r3, r2
 800b786:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	015a      	lsls	r2, r3, #5
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	4413      	add	r3, r2
 800b790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b794:	681a      	ldr	r2, [r3, #0]
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	0159      	lsls	r1, r3, #5
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	440b      	add	r3, r1
 800b79e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	4b05      	ldr	r3, [pc, #20]	; (800b7bc <USB_DeactivateEndpoint+0x1b4>)
 800b7a6:	4013      	ands	r3, r2
 800b7a8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b7aa:	2300      	movs	r3, #0
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3714      	adds	r7, #20
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr
 800b7b8:	ec337800 	.word	0xec337800
 800b7bc:	eff37800 	.word	0xeff37800

0800b7c0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b08a      	sub	sp, #40	; 0x28
 800b7c4:	af02      	add	r7, sp, #8
 800b7c6:	60f8      	str	r0, [r7, #12]
 800b7c8:	60b9      	str	r1, [r7, #8]
 800b7ca:	4613      	mov	r3, r2
 800b7cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	785b      	ldrb	r3, [r3, #1]
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	f040 8163 	bne.w	800baa8 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	695b      	ldr	r3, [r3, #20]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d132      	bne.n	800b850 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b7ea:	69bb      	ldr	r3, [r7, #24]
 800b7ec:	015a      	lsls	r2, r3, #5
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	4413      	add	r3, r2
 800b7f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7f6:	691a      	ldr	r2, [r3, #16]
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	0159      	lsls	r1, r3, #5
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	440b      	add	r3, r1
 800b800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b804:	4619      	mov	r1, r3
 800b806:	4ba5      	ldr	r3, [pc, #660]	; (800ba9c <USB_EPStartXfer+0x2dc>)
 800b808:	4013      	ands	r3, r2
 800b80a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b80c:	69bb      	ldr	r3, [r7, #24]
 800b80e:	015a      	lsls	r2, r3, #5
 800b810:	69fb      	ldr	r3, [r7, #28]
 800b812:	4413      	add	r3, r2
 800b814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	69ba      	ldr	r2, [r7, #24]
 800b81c:	0151      	lsls	r1, r2, #5
 800b81e:	69fa      	ldr	r2, [r7, #28]
 800b820:	440a      	add	r2, r1
 800b822:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b826:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b82a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	015a      	lsls	r2, r3, #5
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	4413      	add	r3, r2
 800b834:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b838:	691a      	ldr	r2, [r3, #16]
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	0159      	lsls	r1, r3, #5
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	440b      	add	r3, r1
 800b842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b846:	4619      	mov	r1, r3
 800b848:	4b95      	ldr	r3, [pc, #596]	; (800baa0 <USB_EPStartXfer+0x2e0>)
 800b84a:	4013      	ands	r3, r2
 800b84c:	610b      	str	r3, [r1, #16]
 800b84e:	e074      	b.n	800b93a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	015a      	lsls	r2, r3, #5
 800b854:	69fb      	ldr	r3, [r7, #28]
 800b856:	4413      	add	r3, r2
 800b858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b85c:	691a      	ldr	r2, [r3, #16]
 800b85e:	69bb      	ldr	r3, [r7, #24]
 800b860:	0159      	lsls	r1, r3, #5
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	440b      	add	r3, r1
 800b866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b86a:	4619      	mov	r1, r3
 800b86c:	4b8c      	ldr	r3, [pc, #560]	; (800baa0 <USB_EPStartXfer+0x2e0>)
 800b86e:	4013      	ands	r3, r2
 800b870:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	015a      	lsls	r2, r3, #5
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	4413      	add	r3, r2
 800b87a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b87e:	691a      	ldr	r2, [r3, #16]
 800b880:	69bb      	ldr	r3, [r7, #24]
 800b882:	0159      	lsls	r1, r3, #5
 800b884:	69fb      	ldr	r3, [r7, #28]
 800b886:	440b      	add	r3, r1
 800b888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b88c:	4619      	mov	r1, r3
 800b88e:	4b83      	ldr	r3, [pc, #524]	; (800ba9c <USB_EPStartXfer+0x2dc>)
 800b890:	4013      	ands	r3, r2
 800b892:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b894:	69bb      	ldr	r3, [r7, #24]
 800b896:	015a      	lsls	r2, r3, #5
 800b898:	69fb      	ldr	r3, [r7, #28]
 800b89a:	4413      	add	r3, r2
 800b89c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8a0:	691a      	ldr	r2, [r3, #16]
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	6959      	ldr	r1, [r3, #20]
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	440b      	add	r3, r1
 800b8ac:	1e59      	subs	r1, r3, #1
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	689b      	ldr	r3, [r3, #8]
 800b8b2:	fbb1 f3f3 	udiv	r3, r1, r3
 800b8b6:	04d9      	lsls	r1, r3, #19
 800b8b8:	4b7a      	ldr	r3, [pc, #488]	; (800baa4 <USB_EPStartXfer+0x2e4>)
 800b8ba:	400b      	ands	r3, r1
 800b8bc:	69b9      	ldr	r1, [r7, #24]
 800b8be:	0148      	lsls	r0, r1, #5
 800b8c0:	69f9      	ldr	r1, [r7, #28]
 800b8c2:	4401      	add	r1, r0
 800b8c4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	015a      	lsls	r2, r3, #5
 800b8d0:	69fb      	ldr	r3, [r7, #28]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8d8:	691a      	ldr	r2, [r3, #16]
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	695b      	ldr	r3, [r3, #20]
 800b8de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8e2:	69b9      	ldr	r1, [r7, #24]
 800b8e4:	0148      	lsls	r0, r1, #5
 800b8e6:	69f9      	ldr	r1, [r7, #28]
 800b8e8:	4401      	add	r1, r0
 800b8ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	78db      	ldrb	r3, [r3, #3]
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d11f      	bne.n	800b93a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	015a      	lsls	r2, r3, #5
 800b8fe:	69fb      	ldr	r3, [r7, #28]
 800b900:	4413      	add	r3, r2
 800b902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	69ba      	ldr	r2, [r7, #24]
 800b90a:	0151      	lsls	r1, r2, #5
 800b90c:	69fa      	ldr	r2, [r7, #28]
 800b90e:	440a      	add	r2, r1
 800b910:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b914:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b918:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b91a:	69bb      	ldr	r3, [r7, #24]
 800b91c:	015a      	lsls	r2, r3, #5
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	4413      	add	r3, r2
 800b922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b926:	691b      	ldr	r3, [r3, #16]
 800b928:	69ba      	ldr	r2, [r7, #24]
 800b92a:	0151      	lsls	r1, r2, #5
 800b92c:	69fa      	ldr	r2, [r7, #28]
 800b92e:	440a      	add	r2, r1
 800b930:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b934:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b938:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b93a:	79fb      	ldrb	r3, [r7, #7]
 800b93c:	2b01      	cmp	r3, #1
 800b93e:	d14b      	bne.n	800b9d8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d009      	beq.n	800b95c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b948:	69bb      	ldr	r3, [r7, #24]
 800b94a:	015a      	lsls	r2, r3, #5
 800b94c:	69fb      	ldr	r3, [r7, #28]
 800b94e:	4413      	add	r3, r2
 800b950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b954:	461a      	mov	r2, r3
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	691b      	ldr	r3, [r3, #16]
 800b95a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	78db      	ldrb	r3, [r3, #3]
 800b960:	2b01      	cmp	r3, #1
 800b962:	d128      	bne.n	800b9b6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b964:	69fb      	ldr	r3, [r7, #28]
 800b966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b970:	2b00      	cmp	r3, #0
 800b972:	d110      	bne.n	800b996 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	015a      	lsls	r2, r3, #5
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	4413      	add	r3, r2
 800b97c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	69ba      	ldr	r2, [r7, #24]
 800b984:	0151      	lsls	r1, r2, #5
 800b986:	69fa      	ldr	r2, [r7, #28]
 800b988:	440a      	add	r2, r1
 800b98a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b98e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b992:	6013      	str	r3, [r2, #0]
 800b994:	e00f      	b.n	800b9b6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	015a      	lsls	r2, r3, #5
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	4413      	add	r3, r2
 800b99e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	69ba      	ldr	r2, [r7, #24]
 800b9a6:	0151      	lsls	r1, r2, #5
 800b9a8:	69fa      	ldr	r2, [r7, #28]
 800b9aa:	440a      	add	r2, r1
 800b9ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b9b4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	015a      	lsls	r2, r3, #5
 800b9ba:	69fb      	ldr	r3, [r7, #28]
 800b9bc:	4413      	add	r3, r2
 800b9be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	69ba      	ldr	r2, [r7, #24]
 800b9c6:	0151      	lsls	r1, r2, #5
 800b9c8:	69fa      	ldr	r2, [r7, #28]
 800b9ca:	440a      	add	r2, r1
 800b9cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9d4:	6013      	str	r3, [r2, #0]
 800b9d6:	e133      	b.n	800bc40 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9d8:	69bb      	ldr	r3, [r7, #24]
 800b9da:	015a      	lsls	r2, r3, #5
 800b9dc:	69fb      	ldr	r3, [r7, #28]
 800b9de:	4413      	add	r3, r2
 800b9e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	69ba      	ldr	r2, [r7, #24]
 800b9e8:	0151      	lsls	r1, r2, #5
 800b9ea:	69fa      	ldr	r2, [r7, #28]
 800b9ec:	440a      	add	r2, r1
 800b9ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9f6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	78db      	ldrb	r3, [r3, #3]
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d015      	beq.n	800ba2c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	695b      	ldr	r3, [r3, #20]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f000 811b 	beq.w	800bc40 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ba0a:	69fb      	ldr	r3, [r7, #28]
 800ba0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	f003 030f 	and.w	r3, r3, #15
 800ba1a:	2101      	movs	r1, #1
 800ba1c:	fa01 f303 	lsl.w	r3, r1, r3
 800ba20:	69f9      	ldr	r1, [r7, #28]
 800ba22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba26:	4313      	orrs	r3, r2
 800ba28:	634b      	str	r3, [r1, #52]	; 0x34
 800ba2a:	e109      	b.n	800bc40 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d110      	bne.n	800ba5e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	015a      	lsls	r2, r3, #5
 800ba40:	69fb      	ldr	r3, [r7, #28]
 800ba42:	4413      	add	r3, r2
 800ba44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	0151      	lsls	r1, r2, #5
 800ba4e:	69fa      	ldr	r2, [r7, #28]
 800ba50:	440a      	add	r2, r1
 800ba52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba56:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ba5a:	6013      	str	r3, [r2, #0]
 800ba5c:	e00f      	b.n	800ba7e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	015a      	lsls	r2, r3, #5
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	4413      	add	r3, r2
 800ba66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	69ba      	ldr	r2, [r7, #24]
 800ba6e:	0151      	lsls	r1, r2, #5
 800ba70:	69fa      	ldr	r2, [r7, #28]
 800ba72:	440a      	add	r2, r1
 800ba74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba7c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	68d9      	ldr	r1, [r3, #12]
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	781a      	ldrb	r2, [r3, #0]
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	695b      	ldr	r3, [r3, #20]
 800ba8a:	b298      	uxth	r0, r3
 800ba8c:	79fb      	ldrb	r3, [r7, #7]
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	4603      	mov	r3, r0
 800ba92:	68f8      	ldr	r0, [r7, #12]
 800ba94:	f000 fa38 	bl	800bf08 <USB_WritePacket>
 800ba98:	e0d2      	b.n	800bc40 <USB_EPStartXfer+0x480>
 800ba9a:	bf00      	nop
 800ba9c:	e007ffff 	.word	0xe007ffff
 800baa0:	fff80000 	.word	0xfff80000
 800baa4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	015a      	lsls	r2, r3, #5
 800baac:	69fb      	ldr	r3, [r7, #28]
 800baae:	4413      	add	r3, r2
 800bab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bab4:	691a      	ldr	r2, [r3, #16]
 800bab6:	69bb      	ldr	r3, [r7, #24]
 800bab8:	0159      	lsls	r1, r3, #5
 800baba:	69fb      	ldr	r3, [r7, #28]
 800babc:	440b      	add	r3, r1
 800babe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bac2:	4619      	mov	r1, r3
 800bac4:	4b61      	ldr	r3, [pc, #388]	; (800bc4c <USB_EPStartXfer+0x48c>)
 800bac6:	4013      	ands	r3, r2
 800bac8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800baca:	69bb      	ldr	r3, [r7, #24]
 800bacc:	015a      	lsls	r2, r3, #5
 800bace:	69fb      	ldr	r3, [r7, #28]
 800bad0:	4413      	add	r3, r2
 800bad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bad6:	691a      	ldr	r2, [r3, #16]
 800bad8:	69bb      	ldr	r3, [r7, #24]
 800bada:	0159      	lsls	r1, r3, #5
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	440b      	add	r3, r1
 800bae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bae4:	4619      	mov	r1, r3
 800bae6:	4b5a      	ldr	r3, [pc, #360]	; (800bc50 <USB_EPStartXfer+0x490>)
 800bae8:	4013      	ands	r3, r2
 800baea:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	695b      	ldr	r3, [r3, #20]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d123      	bne.n	800bb3c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800baf4:	69bb      	ldr	r3, [r7, #24]
 800baf6:	015a      	lsls	r2, r3, #5
 800baf8:	69fb      	ldr	r3, [r7, #28]
 800bafa:	4413      	add	r3, r2
 800bafc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb00:	691a      	ldr	r2, [r3, #16]
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb0a:	69b9      	ldr	r1, [r7, #24]
 800bb0c:	0148      	lsls	r0, r1, #5
 800bb0e:	69f9      	ldr	r1, [r7, #28]
 800bb10:	4401      	add	r1, r0
 800bb12:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bb16:	4313      	orrs	r3, r2
 800bb18:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	015a      	lsls	r2, r3, #5
 800bb1e:	69fb      	ldr	r3, [r7, #28]
 800bb20:	4413      	add	r3, r2
 800bb22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb26:	691b      	ldr	r3, [r3, #16]
 800bb28:	69ba      	ldr	r2, [r7, #24]
 800bb2a:	0151      	lsls	r1, r2, #5
 800bb2c:	69fa      	ldr	r2, [r7, #28]
 800bb2e:	440a      	add	r2, r1
 800bb30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bb38:	6113      	str	r3, [r2, #16]
 800bb3a:	e033      	b.n	800bba4 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	695a      	ldr	r2, [r3, #20]
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	689b      	ldr	r3, [r3, #8]
 800bb44:	4413      	add	r3, r2
 800bb46:	1e5a      	subs	r2, r3, #1
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb50:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bb52:	69bb      	ldr	r3, [r7, #24]
 800bb54:	015a      	lsls	r2, r3, #5
 800bb56:	69fb      	ldr	r3, [r7, #28]
 800bb58:	4413      	add	r3, r2
 800bb5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb5e:	691a      	ldr	r2, [r3, #16]
 800bb60:	8afb      	ldrh	r3, [r7, #22]
 800bb62:	04d9      	lsls	r1, r3, #19
 800bb64:	4b3b      	ldr	r3, [pc, #236]	; (800bc54 <USB_EPStartXfer+0x494>)
 800bb66:	400b      	ands	r3, r1
 800bb68:	69b9      	ldr	r1, [r7, #24]
 800bb6a:	0148      	lsls	r0, r1, #5
 800bb6c:	69f9      	ldr	r1, [r7, #28]
 800bb6e:	4401      	add	r1, r0
 800bb70:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bb74:	4313      	orrs	r3, r2
 800bb76:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	015a      	lsls	r2, r3, #5
 800bb7c:	69fb      	ldr	r3, [r7, #28]
 800bb7e:	4413      	add	r3, r2
 800bb80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb84:	691a      	ldr	r2, [r3, #16]
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	8af9      	ldrh	r1, [r7, #22]
 800bb8c:	fb01 f303 	mul.w	r3, r1, r3
 800bb90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb94:	69b9      	ldr	r1, [r7, #24]
 800bb96:	0148      	lsls	r0, r1, #5
 800bb98:	69f9      	ldr	r1, [r7, #28]
 800bb9a:	4401      	add	r1, r0
 800bb9c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bba0:	4313      	orrs	r3, r2
 800bba2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bba4:	79fb      	ldrb	r3, [r7, #7]
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d10d      	bne.n	800bbc6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d009      	beq.n	800bbc6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	68d9      	ldr	r1, [r3, #12]
 800bbb6:	69bb      	ldr	r3, [r7, #24]
 800bbb8:	015a      	lsls	r2, r3, #5
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	4413      	add	r3, r2
 800bbbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbc2:	460a      	mov	r2, r1
 800bbc4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	78db      	ldrb	r3, [r3, #3]
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d128      	bne.n	800bc20 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d110      	bne.n	800bc00 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bbde:	69bb      	ldr	r3, [r7, #24]
 800bbe0:	015a      	lsls	r2, r3, #5
 800bbe2:	69fb      	ldr	r3, [r7, #28]
 800bbe4:	4413      	add	r3, r2
 800bbe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	69ba      	ldr	r2, [r7, #24]
 800bbee:	0151      	lsls	r1, r2, #5
 800bbf0:	69fa      	ldr	r2, [r7, #28]
 800bbf2:	440a      	add	r2, r1
 800bbf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bbf8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bbfc:	6013      	str	r3, [r2, #0]
 800bbfe:	e00f      	b.n	800bc20 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bc00:	69bb      	ldr	r3, [r7, #24]
 800bc02:	015a      	lsls	r2, r3, #5
 800bc04:	69fb      	ldr	r3, [r7, #28]
 800bc06:	4413      	add	r3, r2
 800bc08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	69ba      	ldr	r2, [r7, #24]
 800bc10:	0151      	lsls	r1, r2, #5
 800bc12:	69fa      	ldr	r2, [r7, #28]
 800bc14:	440a      	add	r2, r1
 800bc16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc1e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	015a      	lsls	r2, r3, #5
 800bc24:	69fb      	ldr	r3, [r7, #28]
 800bc26:	4413      	add	r3, r2
 800bc28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	69ba      	ldr	r2, [r7, #24]
 800bc30:	0151      	lsls	r1, r2, #5
 800bc32:	69fa      	ldr	r2, [r7, #28]
 800bc34:	440a      	add	r2, r1
 800bc36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc3a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bc3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bc40:	2300      	movs	r3, #0
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3720      	adds	r7, #32
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	fff80000 	.word	0xfff80000
 800bc50:	e007ffff 	.word	0xe007ffff
 800bc54:	1ff80000 	.word	0x1ff80000

0800bc58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b087      	sub	sp, #28
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	60f8      	str	r0, [r7, #12]
 800bc60:	60b9      	str	r1, [r7, #8]
 800bc62:	4613      	mov	r3, r2
 800bc64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	785b      	ldrb	r3, [r3, #1]
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	f040 80cd 	bne.w	800be14 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	695b      	ldr	r3, [r3, #20]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d132      	bne.n	800bce8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	015a      	lsls	r2, r3, #5
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	4413      	add	r3, r2
 800bc8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc8e:	691a      	ldr	r2, [r3, #16]
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	0159      	lsls	r1, r3, #5
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	440b      	add	r3, r1
 800bc98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc9c:	4619      	mov	r1, r3
 800bc9e:	4b98      	ldr	r3, [pc, #608]	; (800bf00 <USB_EP0StartXfer+0x2a8>)
 800bca0:	4013      	ands	r3, r2
 800bca2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	015a      	lsls	r2, r3, #5
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	4413      	add	r3, r2
 800bcac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcb0:	691b      	ldr	r3, [r3, #16]
 800bcb2:	693a      	ldr	r2, [r7, #16]
 800bcb4:	0151      	lsls	r1, r2, #5
 800bcb6:	697a      	ldr	r2, [r7, #20]
 800bcb8:	440a      	add	r2, r1
 800bcba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcbe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bcc2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	015a      	lsls	r2, r3, #5
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	4413      	add	r3, r2
 800bccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcd0:	691a      	ldr	r2, [r3, #16]
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	0159      	lsls	r1, r3, #5
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	440b      	add	r3, r1
 800bcda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcde:	4619      	mov	r1, r3
 800bce0:	4b88      	ldr	r3, [pc, #544]	; (800bf04 <USB_EP0StartXfer+0x2ac>)
 800bce2:	4013      	ands	r3, r2
 800bce4:	610b      	str	r3, [r1, #16]
 800bce6:	e04e      	b.n	800bd86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	015a      	lsls	r2, r3, #5
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcf4:	691a      	ldr	r2, [r3, #16]
 800bcf6:	693b      	ldr	r3, [r7, #16]
 800bcf8:	0159      	lsls	r1, r3, #5
 800bcfa:	697b      	ldr	r3, [r7, #20]
 800bcfc:	440b      	add	r3, r1
 800bcfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd02:	4619      	mov	r1, r3
 800bd04:	4b7f      	ldr	r3, [pc, #508]	; (800bf04 <USB_EP0StartXfer+0x2ac>)
 800bd06:	4013      	ands	r3, r2
 800bd08:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	015a      	lsls	r2, r3, #5
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	4413      	add	r3, r2
 800bd12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd16:	691a      	ldr	r2, [r3, #16]
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	0159      	lsls	r1, r3, #5
 800bd1c:	697b      	ldr	r3, [r7, #20]
 800bd1e:	440b      	add	r3, r1
 800bd20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd24:	4619      	mov	r1, r3
 800bd26:	4b76      	ldr	r3, [pc, #472]	; (800bf00 <USB_EP0StartXfer+0x2a8>)
 800bd28:	4013      	ands	r3, r2
 800bd2a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	695a      	ldr	r2, [r3, #20]
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d903      	bls.n	800bd40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	689a      	ldr	r2, [r3, #8]
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	015a      	lsls	r2, r3, #5
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	4413      	add	r3, r2
 800bd48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	693a      	ldr	r2, [r7, #16]
 800bd50:	0151      	lsls	r1, r2, #5
 800bd52:	697a      	ldr	r2, [r7, #20]
 800bd54:	440a      	add	r2, r1
 800bd56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bd5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	015a      	lsls	r2, r3, #5
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	4413      	add	r3, r2
 800bd68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd6c:	691a      	ldr	r2, [r3, #16]
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd76:	6939      	ldr	r1, [r7, #16]
 800bd78:	0148      	lsls	r0, r1, #5
 800bd7a:	6979      	ldr	r1, [r7, #20]
 800bd7c:	4401      	add	r1, r0
 800bd7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bd82:	4313      	orrs	r3, r2
 800bd84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bd86:	79fb      	ldrb	r3, [r7, #7]
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d11e      	bne.n	800bdca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d009      	beq.n	800bda8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	015a      	lsls	r2, r3, #5
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bda0:	461a      	mov	r2, r3
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	691b      	ldr	r3, [r3, #16]
 800bda6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	015a      	lsls	r2, r3, #5
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	4413      	add	r3, r2
 800bdb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	693a      	ldr	r2, [r7, #16]
 800bdb8:	0151      	lsls	r1, r2, #5
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	440a      	add	r2, r1
 800bdbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bdc6:	6013      	str	r3, [r2, #0]
 800bdc8:	e092      	b.n	800bef0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	015a      	lsls	r2, r3, #5
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	4413      	add	r3, r2
 800bdd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	0151      	lsls	r1, r2, #5
 800bddc:	697a      	ldr	r2, [r7, #20]
 800bdde:	440a      	add	r2, r1
 800bde0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bde4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bde8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	695b      	ldr	r3, [r3, #20]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d07e      	beq.n	800bef0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bdf2:	697b      	ldr	r3, [r7, #20]
 800bdf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	f003 030f 	and.w	r3, r3, #15
 800be02:	2101      	movs	r1, #1
 800be04:	fa01 f303 	lsl.w	r3, r1, r3
 800be08:	6979      	ldr	r1, [r7, #20]
 800be0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be0e:	4313      	orrs	r3, r2
 800be10:	634b      	str	r3, [r1, #52]	; 0x34
 800be12:	e06d      	b.n	800bef0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be14:	693b      	ldr	r3, [r7, #16]
 800be16:	015a      	lsls	r2, r3, #5
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	4413      	add	r3, r2
 800be1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be20:	691a      	ldr	r2, [r3, #16]
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	0159      	lsls	r1, r3, #5
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	440b      	add	r3, r1
 800be2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be2e:	4619      	mov	r1, r3
 800be30:	4b34      	ldr	r3, [pc, #208]	; (800bf04 <USB_EP0StartXfer+0x2ac>)
 800be32:	4013      	ands	r3, r2
 800be34:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	015a      	lsls	r2, r3, #5
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	4413      	add	r3, r2
 800be3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be42:	691a      	ldr	r2, [r3, #16]
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	0159      	lsls	r1, r3, #5
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	440b      	add	r3, r1
 800be4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be50:	4619      	mov	r1, r3
 800be52:	4b2b      	ldr	r3, [pc, #172]	; (800bf00 <USB_EP0StartXfer+0x2a8>)
 800be54:	4013      	ands	r3, r2
 800be56:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	695b      	ldr	r3, [r3, #20]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d003      	beq.n	800be68 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	689a      	ldr	r2, [r3, #8]
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be68:	693b      	ldr	r3, [r7, #16]
 800be6a:	015a      	lsls	r2, r3, #5
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	4413      	add	r3, r2
 800be70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be74:	691b      	ldr	r3, [r3, #16]
 800be76:	693a      	ldr	r2, [r7, #16]
 800be78:	0151      	lsls	r1, r2, #5
 800be7a:	697a      	ldr	r2, [r7, #20]
 800be7c:	440a      	add	r2, r1
 800be7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800be86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	015a      	lsls	r2, r3, #5
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	4413      	add	r3, r2
 800be90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be94:	691a      	ldr	r2, [r3, #16]
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be9e:	6939      	ldr	r1, [r7, #16]
 800bea0:	0148      	lsls	r0, r1, #5
 800bea2:	6979      	ldr	r1, [r7, #20]
 800bea4:	4401      	add	r1, r0
 800bea6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800beaa:	4313      	orrs	r3, r2
 800beac:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800beae:	79fb      	ldrb	r3, [r7, #7]
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	d10d      	bne.n	800bed0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	68db      	ldr	r3, [r3, #12]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d009      	beq.n	800bed0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	68d9      	ldr	r1, [r3, #12]
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	015a      	lsls	r2, r3, #5
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	4413      	add	r3, r2
 800bec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800becc:	460a      	mov	r2, r1
 800bece:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	015a      	lsls	r2, r3, #5
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	4413      	add	r3, r2
 800bed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	693a      	ldr	r2, [r7, #16]
 800bee0:	0151      	lsls	r1, r2, #5
 800bee2:	697a      	ldr	r2, [r7, #20]
 800bee4:	440a      	add	r2, r1
 800bee6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800beea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800beee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bef0:	2300      	movs	r3, #0
}
 800bef2:	4618      	mov	r0, r3
 800bef4:	371c      	adds	r7, #28
 800bef6:	46bd      	mov	sp, r7
 800bef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befc:	4770      	bx	lr
 800befe:	bf00      	nop
 800bf00:	e007ffff 	.word	0xe007ffff
 800bf04:	fff80000 	.word	0xfff80000

0800bf08 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b089      	sub	sp, #36	; 0x24
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	60f8      	str	r0, [r7, #12]
 800bf10:	60b9      	str	r1, [r7, #8]
 800bf12:	4611      	mov	r1, r2
 800bf14:	461a      	mov	r2, r3
 800bf16:	460b      	mov	r3, r1
 800bf18:	71fb      	strb	r3, [r7, #7]
 800bf1a:	4613      	mov	r3, r2
 800bf1c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800bf26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d11a      	bne.n	800bf64 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bf2e:	88bb      	ldrh	r3, [r7, #4]
 800bf30:	3303      	adds	r3, #3
 800bf32:	089b      	lsrs	r3, r3, #2
 800bf34:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bf36:	2300      	movs	r3, #0
 800bf38:	61bb      	str	r3, [r7, #24]
 800bf3a:	e00f      	b.n	800bf5c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bf3c:	79fb      	ldrb	r3, [r7, #7]
 800bf3e:	031a      	lsls	r2, r3, #12
 800bf40:	697b      	ldr	r3, [r7, #20]
 800bf42:	4413      	add	r3, r2
 800bf44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf48:	461a      	mov	r2, r3
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bf50:	69fb      	ldr	r3, [r7, #28]
 800bf52:	3304      	adds	r3, #4
 800bf54:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bf56:	69bb      	ldr	r3, [r7, #24]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	61bb      	str	r3, [r7, #24]
 800bf5c:	69ba      	ldr	r2, [r7, #24]
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d3eb      	bcc.n	800bf3c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3724      	adds	r7, #36	; 0x24
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf70:	4770      	bx	lr

0800bf72 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bf72:	b480      	push	{r7}
 800bf74:	b089      	sub	sp, #36	; 0x24
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	60f8      	str	r0, [r7, #12]
 800bf7a:	60b9      	str	r1, [r7, #8]
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800bf88:	88fb      	ldrh	r3, [r7, #6]
 800bf8a:	3303      	adds	r3, #3
 800bf8c:	089b      	lsrs	r3, r3, #2
 800bf8e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800bf90:	2300      	movs	r3, #0
 800bf92:	61bb      	str	r3, [r7, #24]
 800bf94:	e00b      	b.n	800bfae <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	69fb      	ldr	r3, [r7, #28]
 800bfa0:	601a      	str	r2, [r3, #0]
    pDest++;
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	3304      	adds	r3, #4
 800bfa6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800bfa8:	69bb      	ldr	r3, [r7, #24]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	61bb      	str	r3, [r7, #24]
 800bfae:	69ba      	ldr	r2, [r7, #24]
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d3ef      	bcc.n	800bf96 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800bfb6:	69fb      	ldr	r3, [r7, #28]
}
 800bfb8:	4618      	mov	r0, r3
 800bfba:	3724      	adds	r7, #36	; 0x24
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc2:	4770      	bx	lr

0800bfc4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b085      	sub	sp, #20
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	785b      	ldrb	r3, [r3, #1]
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d12c      	bne.n	800c03a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	015a      	lsls	r2, r3, #5
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	4413      	add	r3, r2
 800bfe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	db12      	blt.n	800c018 <USB_EPSetStall+0x54>
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d00f      	beq.n	800c018 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	015a      	lsls	r2, r3, #5
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	4413      	add	r3, r2
 800c000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	68ba      	ldr	r2, [r7, #8]
 800c008:	0151      	lsls	r1, r2, #5
 800c00a:	68fa      	ldr	r2, [r7, #12]
 800c00c:	440a      	add	r2, r1
 800c00e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c012:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c016:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	015a      	lsls	r2, r3, #5
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	4413      	add	r3, r2
 800c020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	68ba      	ldr	r2, [r7, #8]
 800c028:	0151      	lsls	r1, r2, #5
 800c02a:	68fa      	ldr	r2, [r7, #12]
 800c02c:	440a      	add	r2, r1
 800c02e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c032:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c036:	6013      	str	r3, [r2, #0]
 800c038:	e02b      	b.n	800c092 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	015a      	lsls	r2, r3, #5
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	4413      	add	r3, r2
 800c042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	db12      	blt.n	800c072 <USB_EPSetStall+0xae>
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d00f      	beq.n	800c072 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	015a      	lsls	r2, r3, #5
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	4413      	add	r3, r2
 800c05a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	68ba      	ldr	r2, [r7, #8]
 800c062:	0151      	lsls	r1, r2, #5
 800c064:	68fa      	ldr	r2, [r7, #12]
 800c066:	440a      	add	r2, r1
 800c068:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c06c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c070:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	015a      	lsls	r2, r3, #5
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	4413      	add	r3, r2
 800c07a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	68ba      	ldr	r2, [r7, #8]
 800c082:	0151      	lsls	r1, r2, #5
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	440a      	add	r2, r1
 800c088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c08c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c090:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c092:	2300      	movs	r3, #0
}
 800c094:	4618      	mov	r0, r3
 800c096:	3714      	adds	r7, #20
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	b085      	sub	sp, #20
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
 800c0a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	785b      	ldrb	r3, [r3, #1]
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d128      	bne.n	800c10e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	015a      	lsls	r2, r3, #5
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	4413      	add	r3, r2
 800c0c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	68ba      	ldr	r2, [r7, #8]
 800c0cc:	0151      	lsls	r1, r2, #5
 800c0ce:	68fa      	ldr	r2, [r7, #12]
 800c0d0:	440a      	add	r2, r1
 800c0d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c0da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	78db      	ldrb	r3, [r3, #3]
 800c0e0:	2b03      	cmp	r3, #3
 800c0e2:	d003      	beq.n	800c0ec <USB_EPClearStall+0x4c>
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	78db      	ldrb	r3, [r3, #3]
 800c0e8:	2b02      	cmp	r3, #2
 800c0ea:	d138      	bne.n	800c15e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	015a      	lsls	r2, r3, #5
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	0151      	lsls	r1, r2, #5
 800c0fe:	68fa      	ldr	r2, [r7, #12]
 800c100:	440a      	add	r2, r1
 800c102:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c10a:	6013      	str	r3, [r2, #0]
 800c10c:	e027      	b.n	800c15e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	015a      	lsls	r2, r3, #5
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	4413      	add	r3, r2
 800c116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	0151      	lsls	r1, r2, #5
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	440a      	add	r2, r1
 800c124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c128:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c12c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	78db      	ldrb	r3, [r3, #3]
 800c132:	2b03      	cmp	r3, #3
 800c134:	d003      	beq.n	800c13e <USB_EPClearStall+0x9e>
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	78db      	ldrb	r3, [r3, #3]
 800c13a:	2b02      	cmp	r3, #2
 800c13c:	d10f      	bne.n	800c15e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	015a      	lsls	r2, r3, #5
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	4413      	add	r3, r2
 800c146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	68ba      	ldr	r2, [r7, #8]
 800c14e:	0151      	lsls	r1, r2, #5
 800c150:	68fa      	ldr	r2, [r7, #12]
 800c152:	440a      	add	r2, r1
 800c154:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c15c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c15e:	2300      	movs	r3, #0
}
 800c160:	4618      	mov	r0, r3
 800c162:	3714      	adds	r7, #20
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b085      	sub	sp, #20
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	460b      	mov	r3, r1
 800c176:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	68fa      	ldr	r2, [r7, #12]
 800c186:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c18a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c18e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	78fb      	ldrb	r3, [r7, #3]
 800c19a:	011b      	lsls	r3, r3, #4
 800c19c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c1a0:	68f9      	ldr	r1, [r7, #12]
 800c1a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c1a6:	4313      	orrs	r3, r2
 800c1a8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3714      	adds	r7, #20
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr

0800c1b8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b084      	sub	sp, #16
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1ca:	685b      	ldr	r3, [r3, #4]
 800c1cc:	68fa      	ldr	r2, [r7, #12]
 800c1ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c1d2:	f023 0302 	bic.w	r3, r3, #2
 800c1d6:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c1d8:	2003      	movs	r0, #3
 800c1da:	f7f7 fc21 	bl	8003a20 <HAL_Delay>

  return HAL_OK;
 800c1de:	2300      	movs	r3, #0
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3710      	adds	r7, #16
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	68fa      	ldr	r2, [r7, #12]
 800c1fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c202:	f043 0302 	orr.w	r3, r3, #2
 800c206:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c208:	2003      	movs	r0, #3
 800c20a:	f7f7 fc09 	bl	8003a20 <HAL_Delay>

  return HAL_OK;
 800c20e:	2300      	movs	r3, #0
}
 800c210:	4618      	mov	r0, r3
 800c212:	3710      	adds	r7, #16
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c218:	b480      	push	{r7}
 800c21a:	b085      	sub	sp, #20
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	695b      	ldr	r3, [r3, #20]
 800c224:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	699b      	ldr	r3, [r3, #24]
 800c22a:	68fa      	ldr	r2, [r7, #12]
 800c22c:	4013      	ands	r3, r2
 800c22e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c230:	68fb      	ldr	r3, [r7, #12]
}
 800c232:	4618      	mov	r0, r3
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr

0800c23e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c23e:	b480      	push	{r7}
 800c240:	b085      	sub	sp, #20
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c250:	699b      	ldr	r3, [r3, #24]
 800c252:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c25a:	69db      	ldr	r3, [r3, #28]
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	4013      	ands	r3, r2
 800c260:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	0c1b      	lsrs	r3, r3, #16
}
 800c266:	4618      	mov	r0, r3
 800c268:	3714      	adds	r7, #20
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr

0800c272 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c272:	b480      	push	{r7}
 800c274:	b085      	sub	sp, #20
 800c276:	af00      	add	r7, sp, #0
 800c278:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c284:	699b      	ldr	r3, [r3, #24]
 800c286:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c28e:	69db      	ldr	r3, [r3, #28]
 800c290:	68ba      	ldr	r2, [r7, #8]
 800c292:	4013      	ands	r3, r2
 800c294:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	b29b      	uxth	r3, r3
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3714      	adds	r7, #20
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b085      	sub	sp, #20
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c2b6:	78fb      	ldrb	r3, [r7, #3]
 800c2b8:	015a      	lsls	r2, r3, #5
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	4413      	add	r3, r2
 800c2be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2c2:	689b      	ldr	r3, [r3, #8]
 800c2c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	68ba      	ldr	r2, [r7, #8]
 800c2d0:	4013      	ands	r3, r2
 800c2d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c2d4:	68bb      	ldr	r3, [r7, #8]
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3714      	adds	r7, #20
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e0:	4770      	bx	lr

0800c2e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c2e2:	b480      	push	{r7}
 800c2e4:	b087      	sub	sp, #28
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	6078      	str	r0, [r7, #4]
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2f8:	691b      	ldr	r3, [r3, #16]
 800c2fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c304:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c306:	78fb      	ldrb	r3, [r7, #3]
 800c308:	f003 030f 	and.w	r3, r3, #15
 800c30c:	68fa      	ldr	r2, [r7, #12]
 800c30e:	fa22 f303 	lsr.w	r3, r2, r3
 800c312:	01db      	lsls	r3, r3, #7
 800c314:	b2db      	uxtb	r3, r3
 800c316:	693a      	ldr	r2, [r7, #16]
 800c318:	4313      	orrs	r3, r2
 800c31a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c31c:	78fb      	ldrb	r3, [r7, #3]
 800c31e:	015a      	lsls	r2, r3, #5
 800c320:	697b      	ldr	r3, [r7, #20]
 800c322:	4413      	add	r3, r2
 800c324:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c328:	689b      	ldr	r3, [r3, #8]
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	4013      	ands	r3, r2
 800c32e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c330:	68bb      	ldr	r3, [r7, #8]
}
 800c332:	4618      	mov	r0, r3
 800c334:	371c      	adds	r7, #28
 800c336:	46bd      	mov	sp, r7
 800c338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33c:	4770      	bx	lr

0800c33e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c33e:	b480      	push	{r7}
 800c340:	b083      	sub	sp, #12
 800c342:	af00      	add	r7, sp, #0
 800c344:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	695b      	ldr	r3, [r3, #20]
 800c34a:	f003 0301 	and.w	r3, r3, #1
}
 800c34e:	4618      	mov	r0, r3
 800c350:	370c      	adds	r7, #12
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr
	...

0800c35c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b085      	sub	sp, #20
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c376:	4619      	mov	r1, r3
 800c378:	4b09      	ldr	r3, [pc, #36]	; (800c3a0 <USB_ActivateSetup+0x44>)
 800c37a:	4013      	ands	r3, r2
 800c37c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	68fa      	ldr	r2, [r7, #12]
 800c388:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c38c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c390:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c392:	2300      	movs	r3, #0
}
 800c394:	4618      	mov	r0, r3
 800c396:	3714      	adds	r7, #20
 800c398:	46bd      	mov	sp, r7
 800c39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39e:	4770      	bx	lr
 800c3a0:	fffff800 	.word	0xfffff800

0800c3a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b087      	sub	sp, #28
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	60f8      	str	r0, [r7, #12]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	607a      	str	r2, [r7, #4]
 800c3b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	333c      	adds	r3, #60	; 0x3c
 800c3ba:	3304      	adds	r3, #4
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	4a26      	ldr	r2, [pc, #152]	; (800c45c <USB_EP0_OutStart+0xb8>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d90a      	bls.n	800c3de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c3d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c3d8:	d101      	bne.n	800c3de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	e037      	b.n	800c44e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3e4:	461a      	mov	r2, r3
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c3ea:	697b      	ldr	r3, [r7, #20]
 800c3ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f0:	691b      	ldr	r3, [r3, #16]
 800c3f2:	697a      	ldr	r2, [r7, #20]
 800c3f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c3f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c3fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c404:	691b      	ldr	r3, [r3, #16]
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c40c:	f043 0318 	orr.w	r3, r3, #24
 800c410:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c418:	691b      	ldr	r3, [r3, #16]
 800c41a:	697a      	ldr	r2, [r7, #20]
 800c41c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c420:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c424:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c426:	7afb      	ldrb	r3, [r7, #11]
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d10f      	bne.n	800c44c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c42c:	697b      	ldr	r3, [r7, #20]
 800c42e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c432:	461a      	mov	r2, r3
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	697a      	ldr	r2, [r7, #20]
 800c442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c446:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c44a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c44c:	2300      	movs	r3, #0
}
 800c44e:	4618      	mov	r0, r3
 800c450:	371c      	adds	r7, #28
 800c452:	46bd      	mov	sp, r7
 800c454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c458:	4770      	bx	lr
 800c45a:	bf00      	nop
 800c45c:	4f54300a 	.word	0x4f54300a

0800c460 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c460:	b480      	push	{r7}
 800c462:	b085      	sub	sp, #20
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c468:	2300      	movs	r3, #0
 800c46a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	3301      	adds	r3, #1
 800c470:	60fb      	str	r3, [r7, #12]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	4a13      	ldr	r2, [pc, #76]	; (800c4c4 <USB_CoreReset+0x64>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d901      	bls.n	800c47e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c47a:	2303      	movs	r3, #3
 800c47c:	e01b      	b.n	800c4b6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	691b      	ldr	r3, [r3, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	daf2      	bge.n	800c46c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c486:	2300      	movs	r3, #0
 800c488:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	691b      	ldr	r3, [r3, #16]
 800c48e:	f043 0201 	orr.w	r2, r3, #1
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	3301      	adds	r3, #1
 800c49a:	60fb      	str	r3, [r7, #12]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	4a09      	ldr	r2, [pc, #36]	; (800c4c4 <USB_CoreReset+0x64>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d901      	bls.n	800c4a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c4a4:	2303      	movs	r3, #3
 800c4a6:	e006      	b.n	800c4b6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	691b      	ldr	r3, [r3, #16]
 800c4ac:	f003 0301 	and.w	r3, r3, #1
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	d0f0      	beq.n	800c496 <USB_CoreReset+0x36>

  return HAL_OK;
 800c4b4:	2300      	movs	r3, #0
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3714      	adds	r7, #20
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop
 800c4c4:	00030d40 	.word	0x00030d40

0800c4c8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c4d4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c4d8:	f002 fa00 	bl	800e8dc <malloc>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d105      	bne.n	800c4f2 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800c4ee:	2302      	movs	r3, #2
 800c4f0:	e066      	b.n	800c5c0 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	68fa      	ldr	r2, [r7, #12]
 800c4f6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	7c1b      	ldrb	r3, [r3, #16]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d119      	bne.n	800c536 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c502:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c506:	2202      	movs	r2, #2
 800c508:	2181      	movs	r1, #129	; 0x81
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f002 f86d 	bl	800e5ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2201      	movs	r2, #1
 800c514:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c516:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c51a:	2202      	movs	r2, #2
 800c51c:	2101      	movs	r1, #1
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f002 f863 	bl	800e5ea <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2201      	movs	r2, #1
 800c528:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2210      	movs	r2, #16
 800c530:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800c534:	e016      	b.n	800c564 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c536:	2340      	movs	r3, #64	; 0x40
 800c538:	2202      	movs	r2, #2
 800c53a:	2181      	movs	r1, #129	; 0x81
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f002 f854 	bl	800e5ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2201      	movs	r2, #1
 800c546:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c548:	2340      	movs	r3, #64	; 0x40
 800c54a:	2202      	movs	r2, #2
 800c54c:	2101      	movs	r1, #1
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	f002 f84b 	bl	800e5ea <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2210      	movs	r2, #16
 800c560:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c564:	2308      	movs	r3, #8
 800c566:	2203      	movs	r2, #3
 800c568:	2182      	movs	r1, #130	; 0x82
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f002 f83d 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2201      	movs	r2, #1
 800c574:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2200      	movs	r2, #0
 800c586:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2200      	movs	r2, #0
 800c58e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	7c1b      	ldrb	r3, [r3, #16]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d109      	bne.n	800c5ae <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c5a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c5a4:	2101      	movs	r1, #1
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f002 f90e 	bl	800e7c8 <USBD_LL_PrepareReceive>
 800c5ac:	e007      	b.n	800c5be <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c5b4:	2340      	movs	r3, #64	; 0x40
 800c5b6:	2101      	movs	r1, #1
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f002 f905 	bl	800e7c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c5d8:	2181      	movs	r1, #129	; 0x81
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f002 f82b 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c5e6:	2101      	movs	r1, #1
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f002 f824 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c5f6:	2182      	movs	r1, #130	; 0x82
 800c5f8:	6878      	ldr	r0, [r7, #4]
 800c5fa:	f002 f81c 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2200      	movs	r2, #0
 800c60a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c614:	2b00      	cmp	r3, #0
 800c616:	d00e      	beq.n	800c636 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c628:	4618      	mov	r0, r3
 800c62a:	f002 f95f 	bl	800e8ec <free>
    pdev->pClassData = NULL;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800c636:	7bfb      	ldrb	r3, [r7, #15]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3710      	adds	r7, #16
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b086      	sub	sp, #24
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c650:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c652:	2300      	movs	r3, #0
 800c654:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c656:	2300      	movs	r3, #0
 800c658:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800c65a:	2300      	movs	r3, #0
 800c65c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	781b      	ldrb	r3, [r3, #0]
 800c662:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c666:	2b00      	cmp	r3, #0
 800c668:	d03a      	beq.n	800c6e0 <USBD_CDC_Setup+0xa0>
 800c66a:	2b20      	cmp	r3, #32
 800c66c:	f040 8097 	bne.w	800c79e <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	88db      	ldrh	r3, [r3, #6]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d029      	beq.n	800c6cc <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	b25b      	sxtb	r3, r3
 800c67e:	2b00      	cmp	r3, #0
 800c680:	da11      	bge.n	800c6a6 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c688:	689b      	ldr	r3, [r3, #8]
 800c68a:	683a      	ldr	r2, [r7, #0]
 800c68c:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800c68e:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c690:	683a      	ldr	r2, [r7, #0]
 800c692:	88d2      	ldrh	r2, [r2, #6]
 800c694:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c696:	6939      	ldr	r1, [r7, #16]
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	88db      	ldrh	r3, [r3, #6]
 800c69c:	461a      	mov	r2, r3
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f001 faac 	bl	800dbfc <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800c6a4:	e082      	b.n	800c7ac <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	785a      	ldrb	r2, [r3, #1]
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	88db      	ldrh	r3, [r3, #6]
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c6bc:	6939      	ldr	r1, [r7, #16]
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	88db      	ldrh	r3, [r3, #6]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f001 fac5 	bl	800dc54 <USBD_CtlPrepareRx>
    break;
 800c6ca:	e06f      	b.n	800c7ac <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6d2:	689b      	ldr	r3, [r3, #8]
 800c6d4:	683a      	ldr	r2, [r7, #0]
 800c6d6:	7850      	ldrb	r0, [r2, #1]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	6839      	ldr	r1, [r7, #0]
 800c6dc:	4798      	blx	r3
    break;
 800c6de:	e065      	b.n	800c7ac <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	785b      	ldrb	r3, [r3, #1]
 800c6e4:	2b0b      	cmp	r3, #11
 800c6e6:	d84f      	bhi.n	800c788 <USBD_CDC_Setup+0x148>
 800c6e8:	a201      	add	r2, pc, #4	; (adr r2, 800c6f0 <USBD_CDC_Setup+0xb0>)
 800c6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ee:	bf00      	nop
 800c6f0:	0800c721 	.word	0x0800c721
 800c6f4:	0800c797 	.word	0x0800c797
 800c6f8:	0800c789 	.word	0x0800c789
 800c6fc:	0800c789 	.word	0x0800c789
 800c700:	0800c789 	.word	0x0800c789
 800c704:	0800c789 	.word	0x0800c789
 800c708:	0800c789 	.word	0x0800c789
 800c70c:	0800c789 	.word	0x0800c789
 800c710:	0800c789 	.word	0x0800c789
 800c714:	0800c789 	.word	0x0800c789
 800c718:	0800c749 	.word	0x0800c749
 800c71c:	0800c771 	.word	0x0800c771
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c726:	2b03      	cmp	r3, #3
 800c728:	d107      	bne.n	800c73a <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c72a:	f107 030c 	add.w	r3, r7, #12
 800c72e:	2202      	movs	r2, #2
 800c730:	4619      	mov	r1, r3
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f001 fa62 	bl	800dbfc <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c738:	e030      	b.n	800c79c <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c73a:	6839      	ldr	r1, [r7, #0]
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f001 f9ec 	bl	800db1a <USBD_CtlError>
        ret = USBD_FAIL;
 800c742:	2303      	movs	r3, #3
 800c744:	75fb      	strb	r3, [r7, #23]
      break;
 800c746:	e029      	b.n	800c79c <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c74e:	2b03      	cmp	r3, #3
 800c750:	d107      	bne.n	800c762 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c752:	f107 030f 	add.w	r3, r7, #15
 800c756:	2201      	movs	r2, #1
 800c758:	4619      	mov	r1, r3
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f001 fa4e 	bl	800dbfc <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c760:	e01c      	b.n	800c79c <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c762:	6839      	ldr	r1, [r7, #0]
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f001 f9d8 	bl	800db1a <USBD_CtlError>
        ret = USBD_FAIL;
 800c76a:	2303      	movs	r3, #3
 800c76c:	75fb      	strb	r3, [r7, #23]
      break;
 800c76e:	e015      	b.n	800c79c <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c776:	2b03      	cmp	r3, #3
 800c778:	d00f      	beq.n	800c79a <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800c77a:	6839      	ldr	r1, [r7, #0]
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f001 f9cc 	bl	800db1a <USBD_CtlError>
        ret = USBD_FAIL;
 800c782:	2303      	movs	r3, #3
 800c784:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c786:	e008      	b.n	800c79a <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f001 f9c5 	bl	800db1a <USBD_CtlError>
      ret = USBD_FAIL;
 800c790:	2303      	movs	r3, #3
 800c792:	75fb      	strb	r3, [r7, #23]
      break;
 800c794:	e002      	b.n	800c79c <USBD_CDC_Setup+0x15c>
      break;
 800c796:	bf00      	nop
 800c798:	e008      	b.n	800c7ac <USBD_CDC_Setup+0x16c>
      break;
 800c79a:	bf00      	nop
    }
    break;
 800c79c:	e006      	b.n	800c7ac <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800c79e:	6839      	ldr	r1, [r7, #0]
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f001 f9ba 	bl	800db1a <USBD_CtlError>
    ret = USBD_FAIL;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	75fb      	strb	r3, [r7, #23]
    break;
 800c7aa:	bf00      	nop
  }

  return (uint8_t)ret;
 800c7ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
 800c7b6:	bf00      	nop

0800c7b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	460b      	mov	r3, r1
 800c7c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c7ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d101      	bne.n	800c7da <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c7d6:	2303      	movs	r3, #3
 800c7d8:	e049      	b.n	800c86e <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c7e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c7e2:	78fa      	ldrb	r2, [r7, #3]
 800c7e4:	6879      	ldr	r1, [r7, #4]
 800c7e6:	4613      	mov	r3, r2
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	4413      	add	r3, r2
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	440b      	add	r3, r1
 800c7f0:	3318      	adds	r3, #24
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d029      	beq.n	800c84c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c7f8:	78fa      	ldrb	r2, [r7, #3]
 800c7fa:	6879      	ldr	r1, [r7, #4]
 800c7fc:	4613      	mov	r3, r2
 800c7fe:	009b      	lsls	r3, r3, #2
 800c800:	4413      	add	r3, r2
 800c802:	009b      	lsls	r3, r3, #2
 800c804:	440b      	add	r3, r1
 800c806:	3318      	adds	r3, #24
 800c808:	681a      	ldr	r2, [r3, #0]
 800c80a:	78f9      	ldrb	r1, [r7, #3]
 800c80c:	68f8      	ldr	r0, [r7, #12]
 800c80e:	460b      	mov	r3, r1
 800c810:	00db      	lsls	r3, r3, #3
 800c812:	1a5b      	subs	r3, r3, r1
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	4403      	add	r3, r0
 800c818:	3344      	adds	r3, #68	; 0x44
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	fbb2 f1f3 	udiv	r1, r2, r3
 800c820:	fb01 f303 	mul.w	r3, r1, r3
 800c824:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c826:	2b00      	cmp	r3, #0
 800c828:	d110      	bne.n	800c84c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c82a:	78fa      	ldrb	r2, [r7, #3]
 800c82c:	6879      	ldr	r1, [r7, #4]
 800c82e:	4613      	mov	r3, r2
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	4413      	add	r3, r2
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	440b      	add	r3, r1
 800c838:	3318      	adds	r3, #24
 800c83a:	2200      	movs	r2, #0
 800c83c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c83e:	78f9      	ldrb	r1, [r7, #3]
 800c840:	2300      	movs	r3, #0
 800c842:	2200      	movs	r2, #0
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f001 ff9e 	bl	800e786 <USBD_LL_Transmit>
 800c84a:	e00f      	b.n	800c86c <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	2200      	movs	r2, #0
 800c850:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c85a:	691b      	ldr	r3, [r3, #16]
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c862:	68ba      	ldr	r2, [r7, #8]
 800c864:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c868:	78fa      	ldrb	r2, [r7, #3]
 800c86a:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800c86c:	2300      	movs	r3, #0
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3710      	adds	r7, #16
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b084      	sub	sp, #16
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
 800c87e:	460b      	mov	r3, r1
 800c880:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c888:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c890:	2b00      	cmp	r3, #0
 800c892:	d101      	bne.n	800c898 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c894:	2303      	movs	r3, #3
 800c896:	e015      	b.n	800c8c4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c898:	78fb      	ldrb	r3, [r7, #3]
 800c89a:	4619      	mov	r1, r3
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f001 ffb4 	bl	800e80a <USBD_LL_GetRxDataSize>
 800c8a2:	4602      	mov	r2, r0
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c8b0:	68db      	ldr	r3, [r3, #12]
 800c8b2:	68fa      	ldr	r2, [r7, #12]
 800c8b4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c8b8:	68fa      	ldr	r2, [r7, #12]
 800c8ba:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c8be:	4611      	mov	r1, r2
 800c8c0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3710      	adds	r7, #16
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b084      	sub	sp, #16
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c8da:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d015      	beq.n	800c912 <USBD_CDC_EP0_RxReady+0x46>
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c8ec:	2bff      	cmp	r3, #255	; 0xff
 800c8ee:	d010      	beq.n	800c912 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c8f6:	689b      	ldr	r3, [r3, #8]
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800c8fe:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c906:	b292      	uxth	r2, r2
 800c908:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	22ff      	movs	r2, #255	; 0xff
 800c90e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800c912:	2300      	movs	r3, #0
}
 800c914:	4618      	mov	r0, r3
 800c916:	3710      	adds	r7, #16
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}

0800c91c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c91c:	b480      	push	{r7}
 800c91e:	b083      	sub	sp, #12
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2243      	movs	r2, #67	; 0x43
 800c928:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c92a:	4b03      	ldr	r3, [pc, #12]	; (800c938 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr
 800c938:	24003940 	.word	0x24003940

0800c93c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2243      	movs	r2, #67	; 0x43
 800c948:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c94a:	4b03      	ldr	r3, [pc, #12]	; (800c958 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	370c      	adds	r7, #12
 800c950:	46bd      	mov	sp, r7
 800c952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c956:	4770      	bx	lr
 800c958:	240038fc 	.word	0x240038fc

0800c95c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c95c:	b480      	push	{r7}
 800c95e:	b083      	sub	sp, #12
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2243      	movs	r2, #67	; 0x43
 800c968:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c96a:	4b03      	ldr	r3, [pc, #12]	; (800c978 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr
 800c978:	24003984 	.word	0x24003984

0800c97c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c97c:	b480      	push	{r7}
 800c97e:	b083      	sub	sp, #12
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	220a      	movs	r2, #10
 800c988:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c98a:	4b03      	ldr	r3, [pc, #12]	; (800c998 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c98c:	4618      	mov	r0, r3
 800c98e:	370c      	adds	r7, #12
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr
 800c998:	240038b8 	.word	0x240038b8

0800c99c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d101      	bne.n	800c9b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c9ac:	2303      	movs	r3, #3
 800c9ae:	e004      	b.n	800c9ba <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	370c      	adds	r7, #12
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c9c6:	b480      	push	{r7}
 800c9c8:	b087      	sub	sp, #28
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	60f8      	str	r0, [r7, #12]
 800c9ce:	60b9      	str	r1, [r7, #8]
 800c9d0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c9d8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	68ba      	ldr	r2, [r7, #8]
 800c9de:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	687a      	ldr	r2, [r7, #4]
 800c9e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c9ea:	2300      	movs	r3, #0
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	371c      	adds	r7, #28
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f6:	4770      	bx	lr

0800c9f8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
 800ca00:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ca08:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	683a      	ldr	r2, [r7, #0]
 800ca0e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ca12:	2300      	movs	r3, #0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3714      	adds	r7, #20
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1e:	4770      	bx	lr

0800ca20 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b084      	sub	sp, #16
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ca2e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ca30:	2301      	movs	r3, #1
 800ca32:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d101      	bne.n	800ca42 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ca3e:	2303      	movs	r3, #3
 800ca40:	e01a      	b.n	800ca78 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d114      	bne.n	800ca76 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ca6a:	2181      	movs	r1, #129	; 0x81
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f001 fe8a 	bl	800e786 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ca72:	2300      	movs	r3, #0
 800ca74:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ca76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca78:	4618      	mov	r0, r3
 800ca7a:	3710      	adds	r7, #16
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}

0800ca80 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b084      	sub	sp, #16
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ca8e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d101      	bne.n	800ca9e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ca9a:	2303      	movs	r3, #3
 800ca9c:	e016      	b.n	800cacc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	7c1b      	ldrb	r3, [r3, #16]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d109      	bne.n	800caba <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800caac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cab0:	2101      	movs	r1, #1
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f001 fe88 	bl	800e7c8 <USBD_LL_PrepareReceive>
 800cab8:	e007      	b.n	800caca <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cac0:	2340      	movs	r3, #64	; 0x40
 800cac2:	2101      	movs	r1, #1
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f001 fe7f 	bl	800e7c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800caca:	2300      	movs	r3, #0
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3710      	adds	r7, #16
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}

0800cad4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b086      	sub	sp, #24
 800cad8:	af00      	add	r7, sp, #0
 800cada:	60f8      	str	r0, [r7, #12]
 800cadc:	60b9      	str	r1, [r7, #8]
 800cade:	4613      	mov	r3, r2
 800cae0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d101      	bne.n	800caec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800cae8:	2303      	movs	r3, #3
 800caea:	e025      	b.n	800cb38 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d003      	beq.n	800cafe <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2200      	movs	r2, #0
 800cafa:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d003      	beq.n	800cb10 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d003      	beq.n	800cb1e <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	68ba      	ldr	r2, [r7, #8]
 800cb1a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2201      	movs	r2, #1
 800cb22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	79fa      	ldrb	r2, [r7, #7]
 800cb2a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cb2c:	68f8      	ldr	r0, [r7, #12]
 800cb2e:	f001 fcf1 	bl	800e514 <USBD_LL_Init>
 800cb32:	4603      	mov	r3, r0
 800cb34:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3718      	adds	r7, #24
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}

0800cb40 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d101      	bne.n	800cb58 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cb54:	2303      	movs	r3, #3
 800cb56:	e010      	b.n	800cb7a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	683a      	ldr	r2, [r7, #0]
 800cb5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb68:	f107 020e 	add.w	r2, r7, #14
 800cb6c:	4610      	mov	r0, r2
 800cb6e:	4798      	blx	r3
 800cb70:	4602      	mov	r2, r0
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b082      	sub	sp, #8
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f001 fd12 	bl	800e5b4 <USBD_LL_Start>
 800cb90:	4603      	mov	r3, r0
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3708      	adds	r7, #8
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}

0800cb9a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800cb9a:	b480      	push	{r7}
 800cb9c:	b083      	sub	sp, #12
 800cb9e:	af00      	add	r7, sp, #0
 800cba0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cba2:	2300      	movs	r3, #0
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	370c      	adds	r7, #12
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr

0800cbb0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
 800cbb8:	460b      	mov	r3, r1
 800cbba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d009      	beq.n	800cbde <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	78fa      	ldrb	r2, [r7, #3]
 800cbd4:	4611      	mov	r1, r2
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	4798      	blx	r3
 800cbda:	4603      	mov	r3, r0
 800cbdc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cbde:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3710      	adds	r7, #16
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}

0800cbe8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d007      	beq.n	800cc0e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	78fa      	ldrb	r2, [r7, #3]
 800cc08:	4611      	mov	r1, r2
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	4798      	blx	r3
  }

  return USBD_OK;
 800cc0e:	2300      	movs	r3, #0
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cc28:	6839      	ldr	r1, [r7, #0]
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f000 ff3b 	bl	800daa6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2201      	movs	r2, #1
 800cc34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800cc3e:	461a      	mov	r2, r3
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cc4c:	f003 031f 	and.w	r3, r3, #31
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d01a      	beq.n	800cc8a <USBD_LL_SetupStage+0x72>
 800cc54:	2b02      	cmp	r3, #2
 800cc56:	d822      	bhi.n	800cc9e <USBD_LL_SetupStage+0x86>
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d002      	beq.n	800cc62 <USBD_LL_SetupStage+0x4a>
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d00a      	beq.n	800cc76 <USBD_LL_SetupStage+0x5e>
 800cc60:	e01d      	b.n	800cc9e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cc68:	4619      	mov	r1, r3
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f000 fa18 	bl	800d0a0 <USBD_StdDevReq>
 800cc70:	4603      	mov	r3, r0
 800cc72:	73fb      	strb	r3, [r7, #15]
      break;
 800cc74:	e020      	b.n	800ccb8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 fa7c 	bl	800d17c <USBD_StdItfReq>
 800cc84:	4603      	mov	r3, r0
 800cc86:	73fb      	strb	r3, [r7, #15]
      break;
 800cc88:	e016      	b.n	800ccb8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cc90:	4619      	mov	r1, r3
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f000 faba 	bl	800d20c <USBD_StdEPReq>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	73fb      	strb	r3, [r7, #15]
      break;
 800cc9c:	e00c      	b.n	800ccb8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cca4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	4619      	mov	r1, r3
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f001 fce1 	bl	800e674 <USBD_LL_StallEP>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	73fb      	strb	r3, [r7, #15]
      break;
 800ccb6:	bf00      	nop
  }

  return ret;
 800ccb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3710      	adds	r7, #16
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}

0800ccc2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ccc2:	b580      	push	{r7, lr}
 800ccc4:	b086      	sub	sp, #24
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	60f8      	str	r0, [r7, #12]
 800ccca:	460b      	mov	r3, r1
 800cccc:	607a      	str	r2, [r7, #4]
 800ccce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ccd0:	7afb      	ldrb	r3, [r7, #11]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d137      	bne.n	800cd46 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ccdc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cce4:	2b03      	cmp	r3, #3
 800cce6:	d14a      	bne.n	800cd7e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	689a      	ldr	r2, [r3, #8]
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	68db      	ldr	r3, [r3, #12]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d913      	bls.n	800cd1c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	689a      	ldr	r2, [r3, #8]
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	68db      	ldr	r3, [r3, #12]
 800ccfc:	1ad2      	subs	r2, r2, r3
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	68da      	ldr	r2, [r3, #12]
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	bf28      	it	cs
 800cd0e:	4613      	movcs	r3, r2
 800cd10:	461a      	mov	r2, r3
 800cd12:	6879      	ldr	r1, [r7, #4]
 800cd14:	68f8      	ldr	r0, [r7, #12]
 800cd16:	f000 ffba 	bl	800dc8e <USBD_CtlContinueRx>
 800cd1a:	e030      	b.n	800cd7e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd22:	691b      	ldr	r3, [r3, #16]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d00a      	beq.n	800cd3e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800cd2e:	2b03      	cmp	r3, #3
 800cd30:	d105      	bne.n	800cd3e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	68f8      	ldr	r0, [r7, #12]
 800cd3c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800cd3e:	68f8      	ldr	r0, [r7, #12]
 800cd40:	f000 ffb6 	bl	800dcb0 <USBD_CtlSendStatus>
 800cd44:	e01b      	b.n	800cd7e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd4c:	699b      	ldr	r3, [r3, #24]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d013      	beq.n	800cd7a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800cd58:	2b03      	cmp	r3, #3
 800cd5a:	d10e      	bne.n	800cd7a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd62:	699b      	ldr	r3, [r3, #24]
 800cd64:	7afa      	ldrb	r2, [r7, #11]
 800cd66:	4611      	mov	r1, r2
 800cd68:	68f8      	ldr	r0, [r7, #12]
 800cd6a:	4798      	blx	r3
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800cd70:	7dfb      	ldrb	r3, [r7, #23]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800cd76:	7dfb      	ldrb	r3, [r7, #23]
 800cd78:	e002      	b.n	800cd80 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	e000      	b.n	800cd80 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800cd7e:	2300      	movs	r3, #0
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3718      	adds	r7, #24
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b086      	sub	sp, #24
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	60f8      	str	r0, [r7, #12]
 800cd90:	460b      	mov	r3, r1
 800cd92:	607a      	str	r2, [r7, #4]
 800cd94:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cd96:	7afb      	ldrb	r3, [r7, #11]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d16a      	bne.n	800ce72 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	3314      	adds	r3, #20
 800cda0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cda8:	2b02      	cmp	r3, #2
 800cdaa:	d155      	bne.n	800ce58 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800cdac:	693b      	ldr	r3, [r7, #16]
 800cdae:	689a      	ldr	r2, [r3, #8]
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	68db      	ldr	r3, [r3, #12]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d914      	bls.n	800cde2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	689a      	ldr	r2, [r3, #8]
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	68db      	ldr	r3, [r3, #12]
 800cdc0:	1ad2      	subs	r2, r2, r3
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	689b      	ldr	r3, [r3, #8]
 800cdca:	461a      	mov	r2, r3
 800cdcc:	6879      	ldr	r1, [r7, #4]
 800cdce:	68f8      	ldr	r0, [r7, #12]
 800cdd0:	f000 ff2f 	bl	800dc32 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	2100      	movs	r1, #0
 800cdda:	68f8      	ldr	r0, [r7, #12]
 800cddc:	f001 fcf4 	bl	800e7c8 <USBD_LL_PrepareReceive>
 800cde0:	e03a      	b.n	800ce58 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	68da      	ldr	r2, [r3, #12]
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d11c      	bne.n	800ce28 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cdee:	693b      	ldr	r3, [r7, #16]
 800cdf0:	685a      	ldr	r2, [r3, #4]
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cdf6:	429a      	cmp	r2, r3
 800cdf8:	d316      	bcc.n	800ce28 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	685a      	ldr	r2, [r3, #4]
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d20f      	bcs.n	800ce28 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ce08:	2200      	movs	r2, #0
 800ce0a:	2100      	movs	r1, #0
 800ce0c:	68f8      	ldr	r0, [r7, #12]
 800ce0e:	f000 ff10 	bl	800dc32 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2200      	movs	r2, #0
 800ce16:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	2100      	movs	r1, #0
 800ce20:	68f8      	ldr	r0, [r7, #12]
 800ce22:	f001 fcd1 	bl	800e7c8 <USBD_LL_PrepareReceive>
 800ce26:	e017      	b.n	800ce58 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce2e:	68db      	ldr	r3, [r3, #12]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d00a      	beq.n	800ce4a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ce3a:	2b03      	cmp	r3, #3
 800ce3c:	d105      	bne.n	800ce4a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce44:	68db      	ldr	r3, [r3, #12]
 800ce46:	68f8      	ldr	r0, [r7, #12]
 800ce48:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce4a:	2180      	movs	r1, #128	; 0x80
 800ce4c:	68f8      	ldr	r0, [r7, #12]
 800ce4e:	f001 fc11 	bl	800e674 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ce52:	68f8      	ldr	r0, [r7, #12]
 800ce54:	f000 ff3f 	bl	800dcd6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d123      	bne.n	800ceaa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ce62:	68f8      	ldr	r0, [r7, #12]
 800ce64:	f7ff fe99 	bl	800cb9a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ce70:	e01b      	b.n	800ceaa <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce78:	695b      	ldr	r3, [r3, #20]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d013      	beq.n	800cea6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ce84:	2b03      	cmp	r3, #3
 800ce86:	d10e      	bne.n	800cea6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce8e:	695b      	ldr	r3, [r3, #20]
 800ce90:	7afa      	ldrb	r2, [r7, #11]
 800ce92:	4611      	mov	r1, r2
 800ce94:	68f8      	ldr	r0, [r7, #12]
 800ce96:	4798      	blx	r3
 800ce98:	4603      	mov	r3, r0
 800ce9a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800ce9c:	7dfb      	ldrb	r3, [r7, #23]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d003      	beq.n	800ceaa <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	e002      	b.n	800ceac <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cea6:	2303      	movs	r3, #3
 800cea8:	e000      	b.n	800ceac <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800ceaa:	2300      	movs	r3, #0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2200      	movs	r2, #0
 800cec8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2200      	movs	r2, #0
 800ced0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2200      	movs	r2, #0
 800ced6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d009      	beq.n	800cef8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ceea:	685b      	ldr	r3, [r3, #4]
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	6852      	ldr	r2, [r2, #4]
 800cef0:	b2d2      	uxtb	r2, r2
 800cef2:	4611      	mov	r1, r2
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cef8:	2340      	movs	r3, #64	; 0x40
 800cefa:	2200      	movs	r2, #0
 800cefc:	2100      	movs	r1, #0
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f001 fb73 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2201      	movs	r2, #1
 800cf08:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2240      	movs	r2, #64	; 0x40
 800cf10:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cf14:	2340      	movs	r3, #64	; 0x40
 800cf16:	2200      	movs	r2, #0
 800cf18:	2180      	movs	r1, #128	; 0x80
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f001 fb65 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2240      	movs	r2, #64	; 0x40
 800cf2a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800cf2c:	2300      	movs	r3, #0
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3708      	adds	r7, #8
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}

0800cf36 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cf36:	b480      	push	{r7}
 800cf38:	b083      	sub	sp, #12
 800cf3a:	af00      	add	r7, sp, #0
 800cf3c:	6078      	str	r0, [r7, #4]
 800cf3e:	460b      	mov	r3, r1
 800cf40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	78fa      	ldrb	r2, [r7, #3]
 800cf46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cf48:	2300      	movs	r3, #0
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	370c      	adds	r7, #12
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf54:	4770      	bx	lr

0800cf56 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cf56:	b480      	push	{r7}
 800cf58:	b083      	sub	sp, #12
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2204      	movs	r2, #4
 800cf6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800cf72:	2300      	movs	r3, #0
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	370c      	adds	r7, #12
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7e:	4770      	bx	lr

0800cf80 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf8e:	2b04      	cmp	r3, #4
 800cf90:	d105      	bne.n	800cf9e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800cf9e:	2300      	movs	r3, #0
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b082      	sub	sp, #8
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfba:	2b03      	cmp	r3, #3
 800cfbc:	d10b      	bne.n	800cfd6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfc4:	69db      	ldr	r3, [r3, #28]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d005      	beq.n	800cfd6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfd0:	69db      	ldr	r3, [r3, #28]
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cfd6:	2300      	movs	r3, #0
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3708      	adds	r7, #8
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
 800cfe8:	460b      	mov	r3, r1
 800cfea:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800cfec:	2300      	movs	r3, #0
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	370c      	adds	r7, #12
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr

0800cffa <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cffa:	b480      	push	{r7}
 800cffc:	b083      	sub	sp, #12
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
 800d002:	460b      	mov	r3, r1
 800d004:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	370c      	adds	r7, #12
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr

0800d014 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d014:	b480      	push	{r7}
 800d016:	b083      	sub	sp, #12
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d01c:	2300      	movs	r3, #0
}
 800d01e:	4618      	mov	r0, r3
 800d020:	370c      	adds	r7, #12
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr

0800d02a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d02a:	b580      	push	{r7, lr}
 800d02c:	b082      	sub	sp, #8
 800d02e:	af00      	add	r7, sp, #0
 800d030:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d040:	2b00      	cmp	r3, #0
 800d042:	d009      	beq.n	800d058 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	687a      	ldr	r2, [r7, #4]
 800d04e:	6852      	ldr	r2, [r2, #4]
 800d050:	b2d2      	uxtb	r2, r2
 800d052:	4611      	mov	r1, r2
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	4798      	blx	r3
  }

  return USBD_OK;
 800d058:	2300      	movs	r3, #0
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3708      	adds	r7, #8
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}

0800d062 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d062:	b480      	push	{r7}
 800d064:	b087      	sub	sp, #28
 800d066:	af00      	add	r7, sp, #0
 800d068:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	781b      	ldrb	r3, [r3, #0]
 800d072:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d074:	697b      	ldr	r3, [r7, #20]
 800d076:	3301      	adds	r3, #1
 800d078:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	781b      	ldrb	r3, [r3, #0]
 800d07e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d080:	8a3b      	ldrh	r3, [r7, #16]
 800d082:	021b      	lsls	r3, r3, #8
 800d084:	b21a      	sxth	r2, r3
 800d086:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d08a:	4313      	orrs	r3, r2
 800d08c:	b21b      	sxth	r3, r3
 800d08e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d090:	89fb      	ldrh	r3, [r7, #14]
}
 800d092:	4618      	mov	r0, r3
 800d094:	371c      	adds	r7, #28
 800d096:	46bd      	mov	sp, r7
 800d098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09c:	4770      	bx	lr
	...

0800d0a0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b084      	sub	sp, #16
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
 800d0a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d0b6:	2b40      	cmp	r3, #64	; 0x40
 800d0b8:	d005      	beq.n	800d0c6 <USBD_StdDevReq+0x26>
 800d0ba:	2b40      	cmp	r3, #64	; 0x40
 800d0bc:	d853      	bhi.n	800d166 <USBD_StdDevReq+0xc6>
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d00b      	beq.n	800d0da <USBD_StdDevReq+0x3a>
 800d0c2:	2b20      	cmp	r3, #32
 800d0c4:	d14f      	bne.n	800d166 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	6839      	ldr	r1, [r7, #0]
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	4798      	blx	r3
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d0d8:	e04a      	b.n	800d170 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	785b      	ldrb	r3, [r3, #1]
 800d0de:	2b09      	cmp	r3, #9
 800d0e0:	d83b      	bhi.n	800d15a <USBD_StdDevReq+0xba>
 800d0e2:	a201      	add	r2, pc, #4	; (adr r2, 800d0e8 <USBD_StdDevReq+0x48>)
 800d0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0e8:	0800d13d 	.word	0x0800d13d
 800d0ec:	0800d151 	.word	0x0800d151
 800d0f0:	0800d15b 	.word	0x0800d15b
 800d0f4:	0800d147 	.word	0x0800d147
 800d0f8:	0800d15b 	.word	0x0800d15b
 800d0fc:	0800d11b 	.word	0x0800d11b
 800d100:	0800d111 	.word	0x0800d111
 800d104:	0800d15b 	.word	0x0800d15b
 800d108:	0800d133 	.word	0x0800d133
 800d10c:	0800d125 	.word	0x0800d125
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800d110:	6839      	ldr	r1, [r7, #0]
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f000 f9d8 	bl	800d4c8 <USBD_GetDescriptor>
      break;
 800d118:	e024      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800d11a:	6839      	ldr	r1, [r7, #0]
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f000 fb3d 	bl	800d79c <USBD_SetAddress>
      break;
 800d122:	e01f      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800d124:	6839      	ldr	r1, [r7, #0]
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f000 fb7c 	bl	800d824 <USBD_SetConfig>
 800d12c:	4603      	mov	r3, r0
 800d12e:	73fb      	strb	r3, [r7, #15]
      break;
 800d130:	e018      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800d132:	6839      	ldr	r1, [r7, #0]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 fc19 	bl	800d96c <USBD_GetConfig>
      break;
 800d13a:	e013      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800d13c:	6839      	ldr	r1, [r7, #0]
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f000 fc49 	bl	800d9d6 <USBD_GetStatus>
      break;
 800d144:	e00e      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800d146:	6839      	ldr	r1, [r7, #0]
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f000 fc77 	bl	800da3c <USBD_SetFeature>
      break;
 800d14e:	e009      	b.n	800d164 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800d150:	6839      	ldr	r1, [r7, #0]
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 fc86 	bl	800da64 <USBD_ClrFeature>
      break;
 800d158:	e004      	b.n	800d164 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800d15a:	6839      	ldr	r1, [r7, #0]
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 fcdc 	bl	800db1a <USBD_CtlError>
      break;
 800d162:	bf00      	nop
    }
    break;
 800d164:	e004      	b.n	800d170 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800d166:	6839      	ldr	r1, [r7, #0]
 800d168:	6878      	ldr	r0, [r7, #4]
 800d16a:	f000 fcd6 	bl	800db1a <USBD_CtlError>
    break;
 800d16e:	bf00      	nop
  }

  return ret;
 800d170:	7bfb      	ldrb	r3, [r7, #15]
}
 800d172:	4618      	mov	r0, r3
 800d174:	3710      	adds	r7, #16
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop

0800d17c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d186:	2300      	movs	r3, #0
 800d188:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d192:	2b40      	cmp	r3, #64	; 0x40
 800d194:	d005      	beq.n	800d1a2 <USBD_StdItfReq+0x26>
 800d196:	2b40      	cmp	r3, #64	; 0x40
 800d198:	d82e      	bhi.n	800d1f8 <USBD_StdItfReq+0x7c>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d001      	beq.n	800d1a2 <USBD_StdItfReq+0x26>
 800d19e:	2b20      	cmp	r3, #32
 800d1a0:	d12a      	bne.n	800d1f8 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1a8:	3b01      	subs	r3, #1
 800d1aa:	2b02      	cmp	r3, #2
 800d1ac:	d81d      	bhi.n	800d1ea <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	889b      	ldrh	r3, [r3, #4]
 800d1b2:	b2db      	uxtb	r3, r3
 800d1b4:	2b01      	cmp	r3, #1
 800d1b6:	d813      	bhi.n	800d1e0 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1be:	689b      	ldr	r3, [r3, #8]
 800d1c0:	6839      	ldr	r1, [r7, #0]
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	4798      	blx	r3
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	88db      	ldrh	r3, [r3, #6]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d110      	bne.n	800d1f4 <USBD_StdItfReq+0x78>
 800d1d2:	7bfb      	ldrb	r3, [r7, #15]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d10d      	bne.n	800d1f4 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f000 fd69 	bl	800dcb0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d1de:	e009      	b.n	800d1f4 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800d1e0:	6839      	ldr	r1, [r7, #0]
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	f000 fc99 	bl	800db1a <USBD_CtlError>
      break;
 800d1e8:	e004      	b.n	800d1f4 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800d1ea:	6839      	ldr	r1, [r7, #0]
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f000 fc94 	bl	800db1a <USBD_CtlError>
      break;
 800d1f2:	e000      	b.n	800d1f6 <USBD_StdItfReq+0x7a>
      break;
 800d1f4:	bf00      	nop
    }
    break;
 800d1f6:	e004      	b.n	800d202 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800d1f8:	6839      	ldr	r1, [r7, #0]
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f000 fc8d 	bl	800db1a <USBD_CtlError>
    break;
 800d200:	bf00      	nop
  }

  return ret;
 800d202:	7bfb      	ldrb	r3, [r7, #15]
}
 800d204:	4618      	mov	r0, r3
 800d206:	3710      	adds	r7, #16
 800d208:	46bd      	mov	sp, r7
 800d20a:	bd80      	pop	{r7, pc}

0800d20c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b084      	sub	sp, #16
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
 800d214:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d216:	2300      	movs	r3, #0
 800d218:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	889b      	ldrh	r3, [r3, #4]
 800d21e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d228:	2b40      	cmp	r3, #64	; 0x40
 800d22a:	d007      	beq.n	800d23c <USBD_StdEPReq+0x30>
 800d22c:	2b40      	cmp	r3, #64	; 0x40
 800d22e:	f200 8140 	bhi.w	800d4b2 <USBD_StdEPReq+0x2a6>
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00c      	beq.n	800d250 <USBD_StdEPReq+0x44>
 800d236:	2b20      	cmp	r3, #32
 800d238:	f040 813b 	bne.w	800d4b2 <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	6839      	ldr	r1, [r7, #0]
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	4798      	blx	r3
 800d24a:	4603      	mov	r3, r0
 800d24c:	73fb      	strb	r3, [r7, #15]
    break;
 800d24e:	e135      	b.n	800d4bc <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	785b      	ldrb	r3, [r3, #1]
 800d254:	2b03      	cmp	r3, #3
 800d256:	d007      	beq.n	800d268 <USBD_StdEPReq+0x5c>
 800d258:	2b03      	cmp	r3, #3
 800d25a:	f300 8124 	bgt.w	800d4a6 <USBD_StdEPReq+0x29a>
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d07b      	beq.n	800d35a <USBD_StdEPReq+0x14e>
 800d262:	2b01      	cmp	r3, #1
 800d264:	d03b      	beq.n	800d2de <USBD_StdEPReq+0xd2>
 800d266:	e11e      	b.n	800d4a6 <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d26e:	2b02      	cmp	r3, #2
 800d270:	d002      	beq.n	800d278 <USBD_StdEPReq+0x6c>
 800d272:	2b03      	cmp	r3, #3
 800d274:	d016      	beq.n	800d2a4 <USBD_StdEPReq+0x98>
 800d276:	e02c      	b.n	800d2d2 <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d278:	7bbb      	ldrb	r3, [r7, #14]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d00d      	beq.n	800d29a <USBD_StdEPReq+0x8e>
 800d27e:	7bbb      	ldrb	r3, [r7, #14]
 800d280:	2b80      	cmp	r3, #128	; 0x80
 800d282:	d00a      	beq.n	800d29a <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d284:	7bbb      	ldrb	r3, [r7, #14]
 800d286:	4619      	mov	r1, r3
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f001 f9f3 	bl	800e674 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d28e:	2180      	movs	r1, #128	; 0x80
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f001 f9ef 	bl	800e674 <USBD_LL_StallEP>
 800d296:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d298:	e020      	b.n	800d2dc <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 800d29a:	6839      	ldr	r1, [r7, #0]
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f000 fc3c 	bl	800db1a <USBD_CtlError>
        break;
 800d2a2:	e01b      	b.n	800d2dc <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	885b      	ldrh	r3, [r3, #2]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d10e      	bne.n	800d2ca <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d2ac:	7bbb      	ldrb	r3, [r7, #14]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d00b      	beq.n	800d2ca <USBD_StdEPReq+0xbe>
 800d2b2:	7bbb      	ldrb	r3, [r7, #14]
 800d2b4:	2b80      	cmp	r3, #128	; 0x80
 800d2b6:	d008      	beq.n	800d2ca <USBD_StdEPReq+0xbe>
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	88db      	ldrh	r3, [r3, #6]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d104      	bne.n	800d2ca <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800d2c0:	7bbb      	ldrb	r3, [r7, #14]
 800d2c2:	4619      	mov	r1, r3
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f001 f9d5 	bl	800e674 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f000 fcf0 	bl	800dcb0 <USBD_CtlSendStatus>

        break;
 800d2d0:	e004      	b.n	800d2dc <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 800d2d2:	6839      	ldr	r1, [r7, #0]
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f000 fc20 	bl	800db1a <USBD_CtlError>
        break;
 800d2da:	bf00      	nop
      }
      break;
 800d2dc:	e0e8      	b.n	800d4b0 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d2e4:	2b02      	cmp	r3, #2
 800d2e6:	d002      	beq.n	800d2ee <USBD_StdEPReq+0xe2>
 800d2e8:	2b03      	cmp	r3, #3
 800d2ea:	d016      	beq.n	800d31a <USBD_StdEPReq+0x10e>
 800d2ec:	e02e      	b.n	800d34c <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d2ee:	7bbb      	ldrb	r3, [r7, #14]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d00d      	beq.n	800d310 <USBD_StdEPReq+0x104>
 800d2f4:	7bbb      	ldrb	r3, [r7, #14]
 800d2f6:	2b80      	cmp	r3, #128	; 0x80
 800d2f8:	d00a      	beq.n	800d310 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d2fa:	7bbb      	ldrb	r3, [r7, #14]
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	6878      	ldr	r0, [r7, #4]
 800d300:	f001 f9b8 	bl	800e674 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d304:	2180      	movs	r1, #128	; 0x80
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f001 f9b4 	bl	800e674 <USBD_LL_StallEP>
 800d30c:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d30e:	e023      	b.n	800d358 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800d310:	6839      	ldr	r1, [r7, #0]
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f000 fc01 	bl	800db1a <USBD_CtlError>
        break;
 800d318:	e01e      	b.n	800d358 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	885b      	ldrh	r3, [r3, #2]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d119      	bne.n	800d356 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d322:	7bbb      	ldrb	r3, [r7, #14]
 800d324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d004      	beq.n	800d336 <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d32c:	7bbb      	ldrb	r3, [r7, #14]
 800d32e:	4619      	mov	r1, r3
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f001 f9be 	bl	800e6b2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f000 fcba 	bl	800dcb0 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d342:	689b      	ldr	r3, [r3, #8]
 800d344:	6839      	ldr	r1, [r7, #0]
 800d346:	6878      	ldr	r0, [r7, #4]
 800d348:	4798      	blx	r3
        }
        break;
 800d34a:	e004      	b.n	800d356 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800d34c:	6839      	ldr	r1, [r7, #0]
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f000 fbe3 	bl	800db1a <USBD_CtlError>
        break;
 800d354:	e000      	b.n	800d358 <USBD_StdEPReq+0x14c>
        break;
 800d356:	bf00      	nop
      }
      break;
 800d358:	e0aa      	b.n	800d4b0 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d360:	2b02      	cmp	r3, #2
 800d362:	d002      	beq.n	800d36a <USBD_StdEPReq+0x15e>
 800d364:	2b03      	cmp	r3, #3
 800d366:	d032      	beq.n	800d3ce <USBD_StdEPReq+0x1c2>
 800d368:	e097      	b.n	800d49a <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d36a:	7bbb      	ldrb	r3, [r7, #14]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d007      	beq.n	800d380 <USBD_StdEPReq+0x174>
 800d370:	7bbb      	ldrb	r3, [r7, #14]
 800d372:	2b80      	cmp	r3, #128	; 0x80
 800d374:	d004      	beq.n	800d380 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800d376:	6839      	ldr	r1, [r7, #0]
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f000 fbce 	bl	800db1a <USBD_CtlError>
          break;
 800d37e:	e091      	b.n	800d4a4 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d380:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d384:	2b00      	cmp	r3, #0
 800d386:	da0b      	bge.n	800d3a0 <USBD_StdEPReq+0x194>
 800d388:	7bbb      	ldrb	r3, [r7, #14]
 800d38a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d38e:	4613      	mov	r3, r2
 800d390:	009b      	lsls	r3, r3, #2
 800d392:	4413      	add	r3, r2
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	3310      	adds	r3, #16
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	4413      	add	r3, r2
 800d39c:	3304      	adds	r3, #4
 800d39e:	e00b      	b.n	800d3b8 <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d3a0:	7bbb      	ldrb	r3, [r7, #14]
 800d3a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d3a6:	4613      	mov	r3, r2
 800d3a8:	009b      	lsls	r3, r3, #2
 800d3aa:	4413      	add	r3, r2
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d3b2:	687a      	ldr	r2, [r7, #4]
 800d3b4:	4413      	add	r3, r2
 800d3b6:	3304      	adds	r3, #4
 800d3b8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	2200      	movs	r2, #0
 800d3be:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	2202      	movs	r2, #2
 800d3c4:	4619      	mov	r1, r3
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 fc18 	bl	800dbfc <USBD_CtlSendData>
        break;
 800d3cc:	e06a      	b.n	800d4a4 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800d3ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	da11      	bge.n	800d3fa <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d3d6:	7bbb      	ldrb	r3, [r7, #14]
 800d3d8:	f003 020f 	and.w	r2, r3, #15
 800d3dc:	6879      	ldr	r1, [r7, #4]
 800d3de:	4613      	mov	r3, r2
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	4413      	add	r3, r2
 800d3e4:	009b      	lsls	r3, r3, #2
 800d3e6:	440b      	add	r3, r1
 800d3e8:	3324      	adds	r3, #36	; 0x24
 800d3ea:	881b      	ldrh	r3, [r3, #0]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d117      	bne.n	800d420 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 800d3f0:	6839      	ldr	r1, [r7, #0]
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f000 fb91 	bl	800db1a <USBD_CtlError>
            break;
 800d3f8:	e054      	b.n	800d4a4 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d3fa:	7bbb      	ldrb	r3, [r7, #14]
 800d3fc:	f003 020f 	and.w	r2, r3, #15
 800d400:	6879      	ldr	r1, [r7, #4]
 800d402:	4613      	mov	r3, r2
 800d404:	009b      	lsls	r3, r3, #2
 800d406:	4413      	add	r3, r2
 800d408:	009b      	lsls	r3, r3, #2
 800d40a:	440b      	add	r3, r1
 800d40c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d410:	881b      	ldrh	r3, [r3, #0]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d104      	bne.n	800d420 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 800d416:	6839      	ldr	r1, [r7, #0]
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f000 fb7e 	bl	800db1a <USBD_CtlError>
            break;
 800d41e:	e041      	b.n	800d4a4 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d420:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d424:	2b00      	cmp	r3, #0
 800d426:	da0b      	bge.n	800d440 <USBD_StdEPReq+0x234>
 800d428:	7bbb      	ldrb	r3, [r7, #14]
 800d42a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d42e:	4613      	mov	r3, r2
 800d430:	009b      	lsls	r3, r3, #2
 800d432:	4413      	add	r3, r2
 800d434:	009b      	lsls	r3, r3, #2
 800d436:	3310      	adds	r3, #16
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	4413      	add	r3, r2
 800d43c:	3304      	adds	r3, #4
 800d43e:	e00b      	b.n	800d458 <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d440:	7bbb      	ldrb	r3, [r7, #14]
 800d442:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d446:	4613      	mov	r3, r2
 800d448:	009b      	lsls	r3, r3, #2
 800d44a:	4413      	add	r3, r2
 800d44c:	009b      	lsls	r3, r3, #2
 800d44e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d452:	687a      	ldr	r2, [r7, #4]
 800d454:	4413      	add	r3, r2
 800d456:	3304      	adds	r3, #4
 800d458:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d45a:	7bbb      	ldrb	r3, [r7, #14]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d002      	beq.n	800d466 <USBD_StdEPReq+0x25a>
 800d460:	7bbb      	ldrb	r3, [r7, #14]
 800d462:	2b80      	cmp	r3, #128	; 0x80
 800d464:	d103      	bne.n	800d46e <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	2200      	movs	r2, #0
 800d46a:	601a      	str	r2, [r3, #0]
 800d46c:	e00e      	b.n	800d48c <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d46e:	7bbb      	ldrb	r3, [r7, #14]
 800d470:	4619      	mov	r1, r3
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f001 f93c 	bl	800e6f0 <USBD_LL_IsStallEP>
 800d478:	4603      	mov	r3, r0
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d003      	beq.n	800d486 <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	2201      	movs	r2, #1
 800d482:	601a      	str	r2, [r3, #0]
 800d484:	e002      	b.n	800d48c <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	2200      	movs	r2, #0
 800d48a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	2202      	movs	r2, #2
 800d490:	4619      	mov	r1, r3
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f000 fbb2 	bl	800dbfc <USBD_CtlSendData>
          break;
 800d498:	e004      	b.n	800d4a4 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 800d49a:	6839      	ldr	r1, [r7, #0]
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f000 fb3c 	bl	800db1a <USBD_CtlError>
        break;
 800d4a2:	bf00      	nop
      }
      break;
 800d4a4:	e004      	b.n	800d4b0 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 800d4a6:	6839      	ldr	r1, [r7, #0]
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f000 fb36 	bl	800db1a <USBD_CtlError>
      break;
 800d4ae:	bf00      	nop
    }
    break;
 800d4b0:	e004      	b.n	800d4bc <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 800d4b2:	6839      	ldr	r1, [r7, #0]
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 fb30 	bl	800db1a <USBD_CtlError>
    break;
 800d4ba:	bf00      	nop
  }

  return ret;
 800d4bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3710      	adds	r7, #16
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
	...

0800d4c8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b084      	sub	sp, #16
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	885b      	ldrh	r3, [r3, #2]
 800d4e2:	0a1b      	lsrs	r3, r3, #8
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	3b01      	subs	r3, #1
 800d4e8:	2b06      	cmp	r3, #6
 800d4ea:	f200 8128 	bhi.w	800d73e <USBD_GetDescriptor+0x276>
 800d4ee:	a201      	add	r2, pc, #4	; (adr r2, 800d4f4 <USBD_GetDescriptor+0x2c>)
 800d4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f4:	0800d511 	.word	0x0800d511
 800d4f8:	0800d529 	.word	0x0800d529
 800d4fc:	0800d569 	.word	0x0800d569
 800d500:	0800d73f 	.word	0x0800d73f
 800d504:	0800d73f 	.word	0x0800d73f
 800d508:	0800d6df 	.word	0x0800d6df
 800d50c:	0800d70b 	.word	0x0800d70b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	687a      	ldr	r2, [r7, #4]
 800d51a:	7c12      	ldrb	r2, [r2, #16]
 800d51c:	f107 0108 	add.w	r1, r7, #8
 800d520:	4610      	mov	r0, r2
 800d522:	4798      	blx	r3
 800d524:	60f8      	str	r0, [r7, #12]
    break;
 800d526:	e112      	b.n	800d74e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	7c1b      	ldrb	r3, [r3, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d10d      	bne.n	800d54c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d538:	f107 0208 	add.w	r2, r7, #8
 800d53c:	4610      	mov	r0, r2
 800d53e:	4798      	blx	r3
 800d540:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	3301      	adds	r3, #1
 800d546:	2202      	movs	r2, #2
 800d548:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d54a:	e100      	b.n	800d74e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d554:	f107 0208 	add.w	r2, r7, #8
 800d558:	4610      	mov	r0, r2
 800d55a:	4798      	blx	r3
 800d55c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	3301      	adds	r3, #1
 800d562:	2202      	movs	r2, #2
 800d564:	701a      	strb	r2, [r3, #0]
    break;
 800d566:	e0f2      	b.n	800d74e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	885b      	ldrh	r3, [r3, #2]
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	2b05      	cmp	r3, #5
 800d570:	f200 80ac 	bhi.w	800d6cc <USBD_GetDescriptor+0x204>
 800d574:	a201      	add	r2, pc, #4	; (adr r2, 800d57c <USBD_GetDescriptor+0xb4>)
 800d576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d57a:	bf00      	nop
 800d57c:	0800d595 	.word	0x0800d595
 800d580:	0800d5c9 	.word	0x0800d5c9
 800d584:	0800d5fd 	.word	0x0800d5fd
 800d588:	0800d631 	.word	0x0800d631
 800d58c:	0800d665 	.word	0x0800d665
 800d590:	0800d699 	.word	0x0800d699
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d59a:	685b      	ldr	r3, [r3, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d00b      	beq.n	800d5b8 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d5a6:	685b      	ldr	r3, [r3, #4]
 800d5a8:	687a      	ldr	r2, [r7, #4]
 800d5aa:	7c12      	ldrb	r2, [r2, #16]
 800d5ac:	f107 0108 	add.w	r1, r7, #8
 800d5b0:	4610      	mov	r0, r2
 800d5b2:	4798      	blx	r3
 800d5b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d5b6:	e091      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d5b8:	6839      	ldr	r1, [r7, #0]
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 faad 	bl	800db1a <USBD_CtlError>
        err++;
 800d5c0:	7afb      	ldrb	r3, [r7, #11]
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	72fb      	strb	r3, [r7, #11]
      break;
 800d5c6:	e089      	b.n	800d6dc <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d00b      	beq.n	800d5ec <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d5da:	689b      	ldr	r3, [r3, #8]
 800d5dc:	687a      	ldr	r2, [r7, #4]
 800d5de:	7c12      	ldrb	r2, [r2, #16]
 800d5e0:	f107 0108 	add.w	r1, r7, #8
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	4798      	blx	r3
 800d5e8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d5ea:	e077      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d5ec:	6839      	ldr	r1, [r7, #0]
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 fa93 	bl	800db1a <USBD_CtlError>
        err++;
 800d5f4:	7afb      	ldrb	r3, [r7, #11]
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	72fb      	strb	r3, [r7, #11]
      break;
 800d5fa:	e06f      	b.n	800d6dc <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d602:	68db      	ldr	r3, [r3, #12]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d00b      	beq.n	800d620 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d60e:	68db      	ldr	r3, [r3, #12]
 800d610:	687a      	ldr	r2, [r7, #4]
 800d612:	7c12      	ldrb	r2, [r2, #16]
 800d614:	f107 0108 	add.w	r1, r7, #8
 800d618:	4610      	mov	r0, r2
 800d61a:	4798      	blx	r3
 800d61c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d61e:	e05d      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d620:	6839      	ldr	r1, [r7, #0]
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f000 fa79 	bl	800db1a <USBD_CtlError>
        err++;
 800d628:	7afb      	ldrb	r3, [r7, #11]
 800d62a:	3301      	adds	r3, #1
 800d62c:	72fb      	strb	r3, [r7, #11]
      break;
 800d62e:	e055      	b.n	800d6dc <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d636:	691b      	ldr	r3, [r3, #16]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d00b      	beq.n	800d654 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d642:	691b      	ldr	r3, [r3, #16]
 800d644:	687a      	ldr	r2, [r7, #4]
 800d646:	7c12      	ldrb	r2, [r2, #16]
 800d648:	f107 0108 	add.w	r1, r7, #8
 800d64c:	4610      	mov	r0, r2
 800d64e:	4798      	blx	r3
 800d650:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d652:	e043      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d654:	6839      	ldr	r1, [r7, #0]
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 fa5f 	bl	800db1a <USBD_CtlError>
        err++;
 800d65c:	7afb      	ldrb	r3, [r7, #11]
 800d65e:	3301      	adds	r3, #1
 800d660:	72fb      	strb	r3, [r7, #11]
      break;
 800d662:	e03b      	b.n	800d6dc <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d66a:	695b      	ldr	r3, [r3, #20]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d00b      	beq.n	800d688 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d676:	695b      	ldr	r3, [r3, #20]
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	7c12      	ldrb	r2, [r2, #16]
 800d67c:	f107 0108 	add.w	r1, r7, #8
 800d680:	4610      	mov	r0, r2
 800d682:	4798      	blx	r3
 800d684:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d686:	e029      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d688:	6839      	ldr	r1, [r7, #0]
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f000 fa45 	bl	800db1a <USBD_CtlError>
        err++;
 800d690:	7afb      	ldrb	r3, [r7, #11]
 800d692:	3301      	adds	r3, #1
 800d694:	72fb      	strb	r3, [r7, #11]
      break;
 800d696:	e021      	b.n	800d6dc <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d00b      	beq.n	800d6bc <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6aa:	699b      	ldr	r3, [r3, #24]
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	7c12      	ldrb	r2, [r2, #16]
 800d6b0:	f107 0108 	add.w	r1, r7, #8
 800d6b4:	4610      	mov	r0, r2
 800d6b6:	4798      	blx	r3
 800d6b8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d6ba:	e00f      	b.n	800d6dc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d6bc:	6839      	ldr	r1, [r7, #0]
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 fa2b 	bl	800db1a <USBD_CtlError>
        err++;
 800d6c4:	7afb      	ldrb	r3, [r7, #11]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	72fb      	strb	r3, [r7, #11]
      break;
 800d6ca:	e007      	b.n	800d6dc <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800d6cc:	6839      	ldr	r1, [r7, #0]
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f000 fa23 	bl	800db1a <USBD_CtlError>
      err++;
 800d6d4:	7afb      	ldrb	r3, [r7, #11]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800d6da:	bf00      	nop
    }
    break;
 800d6dc:	e037      	b.n	800d74e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	7c1b      	ldrb	r3, [r3, #16]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d109      	bne.n	800d6fa <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6ee:	f107 0208 	add.w	r2, r7, #8
 800d6f2:	4610      	mov	r0, r2
 800d6f4:	4798      	blx	r3
 800d6f6:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d6f8:	e029      	b.n	800d74e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800d6fa:	6839      	ldr	r1, [r7, #0]
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f000 fa0c 	bl	800db1a <USBD_CtlError>
      err++;
 800d702:	7afb      	ldrb	r3, [r7, #11]
 800d704:	3301      	adds	r3, #1
 800d706:	72fb      	strb	r3, [r7, #11]
    break;
 800d708:	e021      	b.n	800d74e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	7c1b      	ldrb	r3, [r3, #16]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d10d      	bne.n	800d72e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d71a:	f107 0208 	add.w	r2, r7, #8
 800d71e:	4610      	mov	r0, r2
 800d720:	4798      	blx	r3
 800d722:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	3301      	adds	r3, #1
 800d728:	2207      	movs	r2, #7
 800d72a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d72c:	e00f      	b.n	800d74e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800d72e:	6839      	ldr	r1, [r7, #0]
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f000 f9f2 	bl	800db1a <USBD_CtlError>
      err++;
 800d736:	7afb      	ldrb	r3, [r7, #11]
 800d738:	3301      	adds	r3, #1
 800d73a:	72fb      	strb	r3, [r7, #11]
    break;
 800d73c:	e007      	b.n	800d74e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800d73e:	6839      	ldr	r1, [r7, #0]
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	f000 f9ea 	bl	800db1a <USBD_CtlError>
    err++;
 800d746:	7afb      	ldrb	r3, [r7, #11]
 800d748:	3301      	adds	r3, #1
 800d74a:	72fb      	strb	r3, [r7, #11]
    break;
 800d74c:	bf00      	nop
  }

  if (err != 0U)
 800d74e:	7afb      	ldrb	r3, [r7, #11]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d11e      	bne.n	800d792 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	88db      	ldrh	r3, [r3, #6]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d016      	beq.n	800d78a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800d75c:	893b      	ldrh	r3, [r7, #8]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00e      	beq.n	800d780 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	88da      	ldrh	r2, [r3, #6]
 800d766:	893b      	ldrh	r3, [r7, #8]
 800d768:	4293      	cmp	r3, r2
 800d76a:	bf28      	it	cs
 800d76c:	4613      	movcs	r3, r2
 800d76e:	b29b      	uxth	r3, r3
 800d770:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800d772:	893b      	ldrh	r3, [r7, #8]
 800d774:	461a      	mov	r2, r3
 800d776:	68f9      	ldr	r1, [r7, #12]
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f000 fa3f 	bl	800dbfc <USBD_CtlSendData>
 800d77e:	e009      	b.n	800d794 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800d780:	6839      	ldr	r1, [r7, #0]
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f000 f9c9 	bl	800db1a <USBD_CtlError>
 800d788:	e004      	b.n	800d794 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800d78a:	6878      	ldr	r0, [r7, #4]
 800d78c:	f000 fa90 	bl	800dcb0 <USBD_CtlSendStatus>
 800d790:	e000      	b.n	800d794 <USBD_GetDescriptor+0x2cc>
    return;
 800d792:	bf00      	nop
    }
  }
}
 800d794:	3710      	adds	r7, #16
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}
 800d79a:	bf00      	nop

0800d79c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b084      	sub	sp, #16
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
 800d7a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	889b      	ldrh	r3, [r3, #4]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d130      	bne.n	800d810 <USBD_SetAddress+0x74>
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	88db      	ldrh	r3, [r3, #6]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d12c      	bne.n	800d810 <USBD_SetAddress+0x74>
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	885b      	ldrh	r3, [r3, #2]
 800d7ba:	2b7f      	cmp	r3, #127	; 0x7f
 800d7bc:	d828      	bhi.n	800d810 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	885b      	ldrh	r3, [r3, #2]
 800d7c2:	b2db      	uxtb	r3, r3
 800d7c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7c8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7d0:	2b03      	cmp	r3, #3
 800d7d2:	d104      	bne.n	800d7de <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800d7d4:	6839      	ldr	r1, [r7, #0]
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 f99f 	bl	800db1a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7dc:	e01d      	b.n	800d81a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	7bfa      	ldrb	r2, [r7, #15]
 800d7e2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d7e6:	7bfb      	ldrb	r3, [r7, #15]
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f000 ffac 	bl	800e748 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d7f0:	6878      	ldr	r0, [r7, #4]
 800d7f2:	f000 fa5d 	bl	800dcb0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d7f6:	7bfb      	ldrb	r3, [r7, #15]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d004      	beq.n	800d806 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2202      	movs	r2, #2
 800d800:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d804:	e009      	b.n	800d81a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2201      	movs	r2, #1
 800d80a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d80e:	e004      	b.n	800d81a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d810:	6839      	ldr	r1, [r7, #0]
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f000 f981 	bl	800db1a <USBD_CtlError>
  }
}
 800d818:	bf00      	nop
 800d81a:	bf00      	nop
 800d81c:	3710      	adds	r7, #16
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}
	...

0800d824 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b084      	sub	sp, #16
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
 800d82c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d82e:	2300      	movs	r3, #0
 800d830:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	885b      	ldrh	r3, [r3, #2]
 800d836:	b2da      	uxtb	r2, r3
 800d838:	4b4b      	ldr	r3, [pc, #300]	; (800d968 <USBD_SetConfig+0x144>)
 800d83a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d83c:	4b4a      	ldr	r3, [pc, #296]	; (800d968 <USBD_SetConfig+0x144>)
 800d83e:	781b      	ldrb	r3, [r3, #0]
 800d840:	2b01      	cmp	r3, #1
 800d842:	d905      	bls.n	800d850 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d844:	6839      	ldr	r1, [r7, #0]
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f000 f967 	bl	800db1a <USBD_CtlError>
    return USBD_FAIL;
 800d84c:	2303      	movs	r3, #3
 800d84e:	e087      	b.n	800d960 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d856:	2b02      	cmp	r3, #2
 800d858:	d002      	beq.n	800d860 <USBD_SetConfig+0x3c>
 800d85a:	2b03      	cmp	r3, #3
 800d85c:	d025      	beq.n	800d8aa <USBD_SetConfig+0x86>
 800d85e:	e071      	b.n	800d944 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800d860:	4b41      	ldr	r3, [pc, #260]	; (800d968 <USBD_SetConfig+0x144>)
 800d862:	781b      	ldrb	r3, [r3, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d01c      	beq.n	800d8a2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800d868:	4b3f      	ldr	r3, [pc, #252]	; (800d968 <USBD_SetConfig+0x144>)
 800d86a:	781b      	ldrb	r3, [r3, #0]
 800d86c:	461a      	mov	r2, r3
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800d872:	4b3d      	ldr	r3, [pc, #244]	; (800d968 <USBD_SetConfig+0x144>)
 800d874:	781b      	ldrb	r3, [r3, #0]
 800d876:	4619      	mov	r1, r3
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f7ff f999 	bl	800cbb0 <USBD_SetClassConfig>
 800d87e:	4603      	mov	r3, r0
 800d880:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800d882:	7bfb      	ldrb	r3, [r7, #15]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d004      	beq.n	800d892 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800d888:	6839      	ldr	r1, [r7, #0]
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f000 f945 	bl	800db1a <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d890:	e065      	b.n	800d95e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800d892:	6878      	ldr	r0, [r7, #4]
 800d894:	f000 fa0c 	bl	800dcb0 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2203      	movs	r2, #3
 800d89c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800d8a0:	e05d      	b.n	800d95e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 fa04 	bl	800dcb0 <USBD_CtlSendStatus>
    break;
 800d8a8:	e059      	b.n	800d95e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800d8aa:	4b2f      	ldr	r3, [pc, #188]	; (800d968 <USBD_SetConfig+0x144>)
 800d8ac:	781b      	ldrb	r3, [r3, #0]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d112      	bne.n	800d8d8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2202      	movs	r2, #2
 800d8b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800d8ba:	4b2b      	ldr	r3, [pc, #172]	; (800d968 <USBD_SetConfig+0x144>)
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	461a      	mov	r2, r3
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d8c4:	4b28      	ldr	r3, [pc, #160]	; (800d968 <USBD_SetConfig+0x144>)
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	4619      	mov	r1, r3
 800d8ca:	6878      	ldr	r0, [r7, #4]
 800d8cc:	f7ff f98c 	bl	800cbe8 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800d8d0:	6878      	ldr	r0, [r7, #4]
 800d8d2:	f000 f9ed 	bl	800dcb0 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d8d6:	e042      	b.n	800d95e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800d8d8:	4b23      	ldr	r3, [pc, #140]	; (800d968 <USBD_SetConfig+0x144>)
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	461a      	mov	r2, r3
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	685b      	ldr	r3, [r3, #4]
 800d8e2:	429a      	cmp	r2, r3
 800d8e4:	d02a      	beq.n	800d93c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	685b      	ldr	r3, [r3, #4]
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f7ff f97a 	bl	800cbe8 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800d8f4:	4b1c      	ldr	r3, [pc, #112]	; (800d968 <USBD_SetConfig+0x144>)
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800d8fe:	4b1a      	ldr	r3, [pc, #104]	; (800d968 <USBD_SetConfig+0x144>)
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	4619      	mov	r1, r3
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f7ff f953 	bl	800cbb0 <USBD_SetClassConfig>
 800d90a:	4603      	mov	r3, r0
 800d90c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800d90e:	7bfb      	ldrb	r3, [r7, #15]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d00f      	beq.n	800d934 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800d914:	6839      	ldr	r1, [r7, #0]
 800d916:	6878      	ldr	r0, [r7, #4]
 800d918:	f000 f8ff 	bl	800db1a <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	685b      	ldr	r3, [r3, #4]
 800d920:	b2db      	uxtb	r3, r3
 800d922:	4619      	mov	r1, r3
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f7ff f95f 	bl	800cbe8 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2202      	movs	r2, #2
 800d92e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800d932:	e014      	b.n	800d95e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800d934:	6878      	ldr	r0, [r7, #4]
 800d936:	f000 f9bb 	bl	800dcb0 <USBD_CtlSendStatus>
    break;
 800d93a:	e010      	b.n	800d95e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f000 f9b7 	bl	800dcb0 <USBD_CtlSendStatus>
    break;
 800d942:	e00c      	b.n	800d95e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800d944:	6839      	ldr	r1, [r7, #0]
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f000 f8e7 	bl	800db1a <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d94c:	4b06      	ldr	r3, [pc, #24]	; (800d968 <USBD_SetConfig+0x144>)
 800d94e:	781b      	ldrb	r3, [r3, #0]
 800d950:	4619      	mov	r1, r3
 800d952:	6878      	ldr	r0, [r7, #4]
 800d954:	f7ff f948 	bl	800cbe8 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800d958:	2303      	movs	r3, #3
 800d95a:	73fb      	strb	r3, [r7, #15]
    break;
 800d95c:	bf00      	nop
  }

  return ret;
 800d95e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d960:	4618      	mov	r0, r3
 800d962:	3710      	adds	r7, #16
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}
 800d968:	24005408 	.word	0x24005408

0800d96c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b082      	sub	sp, #8
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	88db      	ldrh	r3, [r3, #6]
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d004      	beq.n	800d988 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d97e:	6839      	ldr	r1, [r7, #0]
 800d980:	6878      	ldr	r0, [r7, #4]
 800d982:	f000 f8ca 	bl	800db1a <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800d986:	e022      	b.n	800d9ce <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d98e:	2b02      	cmp	r3, #2
 800d990:	dc02      	bgt.n	800d998 <USBD_GetConfig+0x2c>
 800d992:	2b00      	cmp	r3, #0
 800d994:	dc03      	bgt.n	800d99e <USBD_GetConfig+0x32>
 800d996:	e015      	b.n	800d9c4 <USBD_GetConfig+0x58>
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d00b      	beq.n	800d9b4 <USBD_GetConfig+0x48>
 800d99c:	e012      	b.n	800d9c4 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	3308      	adds	r3, #8
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f000 f925 	bl	800dbfc <USBD_CtlSendData>
      break;
 800d9b2:	e00c      	b.n	800d9ce <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	3304      	adds	r3, #4
 800d9b8:	2201      	movs	r2, #1
 800d9ba:	4619      	mov	r1, r3
 800d9bc:	6878      	ldr	r0, [r7, #4]
 800d9be:	f000 f91d 	bl	800dbfc <USBD_CtlSendData>
      break;
 800d9c2:	e004      	b.n	800d9ce <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 800d9c4:	6839      	ldr	r1, [r7, #0]
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 f8a7 	bl	800db1a <USBD_CtlError>
      break;
 800d9cc:	bf00      	nop
}
 800d9ce:	bf00      	nop
 800d9d0:	3708      	adds	r7, #8
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}

0800d9d6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9d6:	b580      	push	{r7, lr}
 800d9d8:	b082      	sub	sp, #8
 800d9da:	af00      	add	r7, sp, #0
 800d9dc:	6078      	str	r0, [r7, #4]
 800d9de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9e6:	3b01      	subs	r3, #1
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d81e      	bhi.n	800da2a <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	88db      	ldrh	r3, [r3, #6]
 800d9f0:	2b02      	cmp	r3, #2
 800d9f2:	d004      	beq.n	800d9fe <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d9f4:	6839      	ldr	r1, [r7, #0]
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f000 f88f 	bl	800db1a <USBD_CtlError>
      break;
 800d9fc:	e01a      	b.n	800da34 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2201      	movs	r2, #1
 800da02:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d005      	beq.n	800da1a <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	68db      	ldr	r3, [r3, #12]
 800da12:	f043 0202 	orr.w	r2, r3, #2
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	330c      	adds	r3, #12
 800da1e:	2202      	movs	r2, #2
 800da20:	4619      	mov	r1, r3
 800da22:	6878      	ldr	r0, [r7, #4]
 800da24:	f000 f8ea 	bl	800dbfc <USBD_CtlSendData>
    break;
 800da28:	e004      	b.n	800da34 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800da2a:	6839      	ldr	r1, [r7, #0]
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f000 f874 	bl	800db1a <USBD_CtlError>
    break;
 800da32:	bf00      	nop
  }
}
 800da34:	bf00      	nop
 800da36:	3708      	adds	r7, #8
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}

0800da3c <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b082      	sub	sp, #8
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	885b      	ldrh	r3, [r3, #2]
 800da4a:	2b01      	cmp	r3, #1
 800da4c:	d106      	bne.n	800da5c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2201      	movs	r2, #1
 800da52:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	f000 f92a 	bl	800dcb0 <USBD_CtlSendStatus>
  }
}
 800da5c:	bf00      	nop
 800da5e:	3708      	adds	r7, #8
 800da60:	46bd      	mov	sp, r7
 800da62:	bd80      	pop	{r7, pc}

0800da64 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b082      	sub	sp, #8
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
 800da6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da74:	3b01      	subs	r3, #1
 800da76:	2b02      	cmp	r3, #2
 800da78:	d80b      	bhi.n	800da92 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	885b      	ldrh	r3, [r3, #2]
 800da7e:	2b01      	cmp	r3, #1
 800da80:	d10c      	bne.n	800da9c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800da8a:	6878      	ldr	r0, [r7, #4]
 800da8c:	f000 f910 	bl	800dcb0 <USBD_CtlSendStatus>
      }
      break;
 800da90:	e004      	b.n	800da9c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800da92:	6839      	ldr	r1, [r7, #0]
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f000 f840 	bl	800db1a <USBD_CtlError>
      break;
 800da9a:	e000      	b.n	800da9e <USBD_ClrFeature+0x3a>
      break;
 800da9c:	bf00      	nop
  }
}
 800da9e:	bf00      	nop
 800daa0:	3708      	adds	r7, #8
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
 800daae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	781a      	ldrb	r2, [r3, #0]
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	3301      	adds	r3, #1
 800dac0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	781a      	ldrb	r2, [r3, #0]
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	3301      	adds	r3, #1
 800dace:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dad0:	68f8      	ldr	r0, [r7, #12]
 800dad2:	f7ff fac6 	bl	800d062 <SWAPBYTE>
 800dad6:	4603      	mov	r3, r0
 800dad8:	461a      	mov	r2, r3
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	3301      	adds	r3, #1
 800dae2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	3301      	adds	r3, #1
 800dae8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800daea:	68f8      	ldr	r0, [r7, #12]
 800daec:	f7ff fab9 	bl	800d062 <SWAPBYTE>
 800daf0:	4603      	mov	r3, r0
 800daf2:	461a      	mov	r2, r3
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	3301      	adds	r3, #1
 800dafc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	3301      	adds	r3, #1
 800db02:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800db04:	68f8      	ldr	r0, [r7, #12]
 800db06:	f7ff faac 	bl	800d062 <SWAPBYTE>
 800db0a:	4603      	mov	r3, r0
 800db0c:	461a      	mov	r2, r3
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	80da      	strh	r2, [r3, #6]
}
 800db12:	bf00      	nop
 800db14:	3710      	adds	r7, #16
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}

0800db1a <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db1a:	b580      	push	{r7, lr}
 800db1c:	b082      	sub	sp, #8
 800db1e:	af00      	add	r7, sp, #0
 800db20:	6078      	str	r0, [r7, #4]
 800db22:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800db24:	2180      	movs	r1, #128	; 0x80
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f000 fda4 	bl	800e674 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800db2c:	2100      	movs	r1, #0
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f000 fda0 	bl	800e674 <USBD_LL_StallEP>
}
 800db34:	bf00      	nop
 800db36:	3708      	adds	r7, #8
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}

0800db3c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b086      	sub	sp, #24
 800db40:	af00      	add	r7, sp, #0
 800db42:	60f8      	str	r0, [r7, #12]
 800db44:	60b9      	str	r1, [r7, #8]
 800db46:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800db48:	2300      	movs	r3, #0
 800db4a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d036      	beq.n	800dbc0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800db56:	6938      	ldr	r0, [r7, #16]
 800db58:	f000 f836 	bl	800dbc8 <USBD_GetLen>
 800db5c:	4603      	mov	r3, r0
 800db5e:	3301      	adds	r3, #1
 800db60:	b29b      	uxth	r3, r3
 800db62:	005b      	lsls	r3, r3, #1
 800db64:	b29a      	uxth	r2, r3
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800db6a:	7dfb      	ldrb	r3, [r7, #23]
 800db6c:	68ba      	ldr	r2, [r7, #8]
 800db6e:	4413      	add	r3, r2
 800db70:	687a      	ldr	r2, [r7, #4]
 800db72:	7812      	ldrb	r2, [r2, #0]
 800db74:	701a      	strb	r2, [r3, #0]
  idx++;
 800db76:	7dfb      	ldrb	r3, [r7, #23]
 800db78:	3301      	adds	r3, #1
 800db7a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800db7c:	7dfb      	ldrb	r3, [r7, #23]
 800db7e:	68ba      	ldr	r2, [r7, #8]
 800db80:	4413      	add	r3, r2
 800db82:	2203      	movs	r2, #3
 800db84:	701a      	strb	r2, [r3, #0]
  idx++;
 800db86:	7dfb      	ldrb	r3, [r7, #23]
 800db88:	3301      	adds	r3, #1
 800db8a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800db8c:	e013      	b.n	800dbb6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800db8e:	7dfb      	ldrb	r3, [r7, #23]
 800db90:	68ba      	ldr	r2, [r7, #8]
 800db92:	4413      	add	r3, r2
 800db94:	693a      	ldr	r2, [r7, #16]
 800db96:	7812      	ldrb	r2, [r2, #0]
 800db98:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800db9a:	693b      	ldr	r3, [r7, #16]
 800db9c:	3301      	adds	r3, #1
 800db9e:	613b      	str	r3, [r7, #16]
    idx++;
 800dba0:	7dfb      	ldrb	r3, [r7, #23]
 800dba2:	3301      	adds	r3, #1
 800dba4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dba6:	7dfb      	ldrb	r3, [r7, #23]
 800dba8:	68ba      	ldr	r2, [r7, #8]
 800dbaa:	4413      	add	r3, r2
 800dbac:	2200      	movs	r2, #0
 800dbae:	701a      	strb	r2, [r3, #0]
    idx++;
 800dbb0:	7dfb      	ldrb	r3, [r7, #23]
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d1e7      	bne.n	800db8e <USBD_GetString+0x52>
 800dbbe:	e000      	b.n	800dbc2 <USBD_GetString+0x86>
    return;
 800dbc0:	bf00      	nop
  }
}
 800dbc2:	3718      	adds	r7, #24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b085      	sub	sp, #20
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dbd8:	e005      	b.n	800dbe6 <USBD_GetLen+0x1e>
  {
    len++;
 800dbda:	7bfb      	ldrb	r3, [r7, #15]
 800dbdc:	3301      	adds	r3, #1
 800dbde:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	3301      	adds	r3, #1
 800dbe4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d1f5      	bne.n	800dbda <USBD_GetLen+0x12>
  }

  return len;
 800dbee:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3714      	adds	r7, #20
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfa:	4770      	bx	lr

0800dbfc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b084      	sub	sp, #16
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	60f8      	str	r0, [r7, #12]
 800dc04:	60b9      	str	r1, [r7, #8]
 800dc06:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2202      	movs	r2, #2
 800dc0c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	687a      	ldr	r2, [r7, #4]
 800dc14:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	687a      	ldr	r2, [r7, #4]
 800dc1a:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	68ba      	ldr	r2, [r7, #8]
 800dc20:	2100      	movs	r1, #0
 800dc22:	68f8      	ldr	r0, [r7, #12]
 800dc24:	f000 fdaf 	bl	800e786 <USBD_LL_Transmit>

  return USBD_OK;
 800dc28:	2300      	movs	r3, #0
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3710      	adds	r7, #16
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}

0800dc32 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dc32:	b580      	push	{r7, lr}
 800dc34:	b084      	sub	sp, #16
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	60f8      	str	r0, [r7, #12]
 800dc3a:	60b9      	str	r1, [r7, #8]
 800dc3c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	68ba      	ldr	r2, [r7, #8]
 800dc42:	2100      	movs	r1, #0
 800dc44:	68f8      	ldr	r0, [r7, #12]
 800dc46:	f000 fd9e 	bl	800e786 <USBD_LL_Transmit>

  return USBD_OK;
 800dc4a:	2300      	movs	r3, #0
}
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	3710      	adds	r7, #16
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd80      	pop	{r7, pc}

0800dc54 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b084      	sub	sp, #16
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	60f8      	str	r0, [r7, #12]
 800dc5c:	60b9      	str	r1, [r7, #8]
 800dc5e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2203      	movs	r2, #3
 800dc64:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	687a      	ldr	r2, [r7, #4]
 800dc74:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	68ba      	ldr	r2, [r7, #8]
 800dc7c:	2100      	movs	r1, #0
 800dc7e:	68f8      	ldr	r0, [r7, #12]
 800dc80:	f000 fda2 	bl	800e7c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dc84:	2300      	movs	r3, #0
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}

0800dc8e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dc8e:	b580      	push	{r7, lr}
 800dc90:	b084      	sub	sp, #16
 800dc92:	af00      	add	r7, sp, #0
 800dc94:	60f8      	str	r0, [r7, #12]
 800dc96:	60b9      	str	r1, [r7, #8]
 800dc98:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	68ba      	ldr	r2, [r7, #8]
 800dc9e:	2100      	movs	r1, #0
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f000 fd91 	bl	800e7c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dca6:	2300      	movs	r3, #0
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3710      	adds	r7, #16
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}

0800dcb0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b082      	sub	sp, #8
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2204      	movs	r2, #4
 800dcbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	2100      	movs	r1, #0
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f000 fd5d 	bl	800e786 <USBD_LL_Transmit>

  return USBD_OK;
 800dccc:	2300      	movs	r3, #0
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3708      	adds	r7, #8
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}

0800dcd6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800dcd6:	b580      	push	{r7, lr}
 800dcd8:	b082      	sub	sp, #8
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2205      	movs	r2, #5
 800dce2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dce6:	2300      	movs	r3, #0
 800dce8:	2200      	movs	r2, #0
 800dcea:	2100      	movs	r1, #0
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f000 fd6b 	bl	800e7c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dcf2:	2300      	movs	r3, #0
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3708      	adds	r7, #8
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dd00:	2200      	movs	r2, #0
 800dd02:	4913      	ldr	r1, [pc, #76]	; (800dd50 <MX_USB_DEVICE_Init+0x54>)
 800dd04:	4813      	ldr	r0, [pc, #76]	; (800dd54 <MX_USB_DEVICE_Init+0x58>)
 800dd06:	f7fe fee5 	bl	800cad4 <USBD_Init>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d001      	beq.n	800dd14 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dd10:	f7f3 fdea 	bl	80018e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800dd14:	4910      	ldr	r1, [pc, #64]	; (800dd58 <MX_USB_DEVICE_Init+0x5c>)
 800dd16:	480f      	ldr	r0, [pc, #60]	; (800dd54 <MX_USB_DEVICE_Init+0x58>)
 800dd18:	f7fe ff12 	bl	800cb40 <USBD_RegisterClass>
 800dd1c:	4603      	mov	r3, r0
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d001      	beq.n	800dd26 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dd22:	f7f3 fde1 	bl	80018e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800dd26:	490d      	ldr	r1, [pc, #52]	; (800dd5c <MX_USB_DEVICE_Init+0x60>)
 800dd28:	480a      	ldr	r0, [pc, #40]	; (800dd54 <MX_USB_DEVICE_Init+0x58>)
 800dd2a:	f7fe fe37 	bl	800c99c <USBD_CDC_RegisterInterface>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d001      	beq.n	800dd38 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800dd34:	f7f3 fdd8 	bl	80018e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800dd38:	4806      	ldr	r0, [pc, #24]	; (800dd54 <MX_USB_DEVICE_Init+0x58>)
 800dd3a:	f7fe ff22 	bl	800cb82 <USBD_Start>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d001      	beq.n	800dd48 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dd44:	f7f3 fdd0 	bl	80018e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800dd48:	f7f8 fc66 	bl	8006618 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dd4c:	bf00      	nop
 800dd4e:	bd80      	pop	{r7, pc}
 800dd50:	240039dc 	.word	0x240039dc
 800dd54:	2400540c 	.word	0x2400540c
 800dd58:	240038c4 	.word	0x240038c4
 800dd5c:	240039c8 	.word	0x240039c8

0800dd60 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBuffer1_FS, 0);
 800dd64:	2200      	movs	r2, #0
 800dd66:	4905      	ldr	r1, [pc, #20]	; (800dd7c <CDC_Init_FS+0x1c>)
 800dd68:	4805      	ldr	r0, [pc, #20]	; (800dd80 <CDC_Init_FS+0x20>)
 800dd6a:	f7fe fe2c 	bl	800c9c6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBuffer2_FS);
 800dd6e:	4905      	ldr	r1, [pc, #20]	; (800dd84 <CDC_Init_FS+0x24>)
 800dd70:	4803      	ldr	r0, [pc, #12]	; (800dd80 <CDC_Init_FS+0x20>)
 800dd72:	f7fe fe41 	bl	800c9f8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dd76:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	bd80      	pop	{r7, pc}
 800dd7c:	240056e4 	.word	0x240056e4
 800dd80:	2400540c 	.word	0x2400540c
 800dd84:	24005ee8 	.word	0x24005ee8

0800dd88 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dd88:	b480      	push	{r7}
 800dd8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dd8c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dd8e:	4618      	mov	r0, r3
 800dd90:	46bd      	mov	sp, r7
 800dd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd96:	4770      	bx	lr

0800dd98 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dd98:	b480      	push	{r7}
 800dd9a:	b083      	sub	sp, #12
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	4603      	mov	r3, r0
 800dda0:	6039      	str	r1, [r7, #0]
 800dda2:	71fb      	strb	r3, [r7, #7]
 800dda4:	4613      	mov	r3, r2
 800dda6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dda8:	79fb      	ldrb	r3, [r7, #7]
 800ddaa:	2b23      	cmp	r3, #35	; 0x23
 800ddac:	f200 808c 	bhi.w	800dec8 <CDC_Control_FS+0x130>
 800ddb0:	a201      	add	r2, pc, #4	; (adr r2, 800ddb8 <CDC_Control_FS+0x20>)
 800ddb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb6:	bf00      	nop
 800ddb8:	0800dec9 	.word	0x0800dec9
 800ddbc:	0800dec9 	.word	0x0800dec9
 800ddc0:	0800dec9 	.word	0x0800dec9
 800ddc4:	0800dec9 	.word	0x0800dec9
 800ddc8:	0800dec9 	.word	0x0800dec9
 800ddcc:	0800dec9 	.word	0x0800dec9
 800ddd0:	0800dec9 	.word	0x0800dec9
 800ddd4:	0800dec9 	.word	0x0800dec9
 800ddd8:	0800dec9 	.word	0x0800dec9
 800dddc:	0800dec9 	.word	0x0800dec9
 800dde0:	0800dec9 	.word	0x0800dec9
 800dde4:	0800dec9 	.word	0x0800dec9
 800dde8:	0800dec9 	.word	0x0800dec9
 800ddec:	0800dec9 	.word	0x0800dec9
 800ddf0:	0800dec9 	.word	0x0800dec9
 800ddf4:	0800dec9 	.word	0x0800dec9
 800ddf8:	0800dec9 	.word	0x0800dec9
 800ddfc:	0800dec9 	.word	0x0800dec9
 800de00:	0800dec9 	.word	0x0800dec9
 800de04:	0800dec9 	.word	0x0800dec9
 800de08:	0800dec9 	.word	0x0800dec9
 800de0c:	0800dec9 	.word	0x0800dec9
 800de10:	0800dec9 	.word	0x0800dec9
 800de14:	0800dec9 	.word	0x0800dec9
 800de18:	0800dec9 	.word	0x0800dec9
 800de1c:	0800dec9 	.word	0x0800dec9
 800de20:	0800dec9 	.word	0x0800dec9
 800de24:	0800dec9 	.word	0x0800dec9
 800de28:	0800dec9 	.word	0x0800dec9
 800de2c:	0800dec9 	.word	0x0800dec9
 800de30:	0800dec9 	.word	0x0800dec9
 800de34:	0800dec9 	.word	0x0800dec9
 800de38:	0800de49 	.word	0x0800de49
 800de3c:	0800de83 	.word	0x0800de83
 800de40:	0800dec9 	.word	0x0800dec9
 800de44:	0800dec9 	.word	0x0800dec9
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buf[0] = pbuf[0];
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	781a      	ldrb	r2, [r3, #0]
 800de4c:	4b22      	ldr	r3, [pc, #136]	; (800ded8 <CDC_Control_FS+0x140>)
 800de4e:	701a      	strb	r2, [r3, #0]
    	buf[1] = pbuf[1];
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	785a      	ldrb	r2, [r3, #1]
 800de54:	4b20      	ldr	r3, [pc, #128]	; (800ded8 <CDC_Control_FS+0x140>)
 800de56:	705a      	strb	r2, [r3, #1]
    	buf[2] = pbuf[2];
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	789a      	ldrb	r2, [r3, #2]
 800de5c:	4b1e      	ldr	r3, [pc, #120]	; (800ded8 <CDC_Control_FS+0x140>)
 800de5e:	709a      	strb	r2, [r3, #2]
    	buf[3] = pbuf[3];
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	78da      	ldrb	r2, [r3, #3]
 800de64:	4b1c      	ldr	r3, [pc, #112]	; (800ded8 <CDC_Control_FS+0x140>)
 800de66:	70da      	strb	r2, [r3, #3]
    	buf[4] = pbuf[4];
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	791a      	ldrb	r2, [r3, #4]
 800de6c:	4b1a      	ldr	r3, [pc, #104]	; (800ded8 <CDC_Control_FS+0x140>)
 800de6e:	711a      	strb	r2, [r3, #4]
    	buf[5] = pbuf[5];
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	795a      	ldrb	r2, [r3, #5]
 800de74:	4b18      	ldr	r3, [pc, #96]	; (800ded8 <CDC_Control_FS+0x140>)
 800de76:	715a      	strb	r2, [r3, #5]
    	buf[6] = pbuf[6];
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	799a      	ldrb	r2, [r3, #6]
 800de7c:	4b16      	ldr	r3, [pc, #88]	; (800ded8 <CDC_Control_FS+0x140>)
 800de7e:	719a      	strb	r2, [r3, #6]
    break;
 800de80:	e023      	b.n	800deca <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0] = buf[0];
 800de82:	4b15      	ldr	r3, [pc, #84]	; (800ded8 <CDC_Control_FS+0x140>)
 800de84:	781a      	ldrb	r2, [r3, #0]
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	701a      	strb	r2, [r3, #0]
		pbuf[1] = buf[1];
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	3301      	adds	r3, #1
 800de8e:	4a12      	ldr	r2, [pc, #72]	; (800ded8 <CDC_Control_FS+0x140>)
 800de90:	7852      	ldrb	r2, [r2, #1]
 800de92:	701a      	strb	r2, [r3, #0]
		pbuf[2] = buf[2];
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	3302      	adds	r3, #2
 800de98:	4a0f      	ldr	r2, [pc, #60]	; (800ded8 <CDC_Control_FS+0x140>)
 800de9a:	7892      	ldrb	r2, [r2, #2]
 800de9c:	701a      	strb	r2, [r3, #0]
		pbuf[3] = buf[3];
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	3303      	adds	r3, #3
 800dea2:	4a0d      	ldr	r2, [pc, #52]	; (800ded8 <CDC_Control_FS+0x140>)
 800dea4:	78d2      	ldrb	r2, [r2, #3]
 800dea6:	701a      	strb	r2, [r3, #0]
		pbuf[4] = buf[4];
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	3304      	adds	r3, #4
 800deac:	4a0a      	ldr	r2, [pc, #40]	; (800ded8 <CDC_Control_FS+0x140>)
 800deae:	7912      	ldrb	r2, [r2, #4]
 800deb0:	701a      	strb	r2, [r3, #0]
		pbuf[5] = buf[5];
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	3305      	adds	r3, #5
 800deb6:	4a08      	ldr	r2, [pc, #32]	; (800ded8 <CDC_Control_FS+0x140>)
 800deb8:	7952      	ldrb	r2, [r2, #5]
 800deba:	701a      	strb	r2, [r3, #0]
		pbuf[6] = buf[6];
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	3306      	adds	r3, #6
 800dec0:	4a05      	ldr	r2, [pc, #20]	; (800ded8 <CDC_Control_FS+0x140>)
 800dec2:	7992      	ldrb	r2, [r2, #6]
 800dec4:	701a      	strb	r2, [r3, #0]
    break;
 800dec6:	e000      	b.n	800deca <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dec8:	bf00      	nop
  }

  return (USBD_OK);
 800deca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800decc:	4618      	mov	r0, r3
 800dece:	370c      	adds	r7, #12
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr
 800ded8:	240056dc 	.word	0x240056dc

0800dedc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	uint8_t len = (uint8_t) *Len; // Get length
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	733b      	strb	r3, [r7, #12]
	uint16_t tempHeadPos = rxBufferHeadPos; // Increment temp head pos while writing, then update main variable when complete
 800deec:	4b20      	ldr	r3, [pc, #128]	; (800df70 <CDC_Receive_FS+0x94>)
 800deee:	881b      	ldrh	r3, [r3, #0]
 800def0:	81fb      	strh	r3, [r7, #14]
	if(tempHeadPos < CDC_RX_BUFFER_SIZE) {
 800def2:	89fb      	ldrh	r3, [r7, #14]
 800def4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800def8:	d21c      	bcs.n	800df34 <CDC_Receive_FS+0x58>
		for (uint8_t i = 0; i < len; i++) {
 800defa:	2300      	movs	r3, #0
 800defc:	737b      	strb	r3, [r7, #13]
 800defe:	e010      	b.n	800df22 <CDC_Receive_FS+0x46>
			UserRxBuffer1_FS[tempHeadPos] = Buf[i];
 800df00:	7b7b      	ldrb	r3, [r7, #13]
 800df02:	687a      	ldr	r2, [r7, #4]
 800df04:	441a      	add	r2, r3
 800df06:	89fb      	ldrh	r3, [r7, #14]
 800df08:	7811      	ldrb	r1, [r2, #0]
 800df0a:	4a1a      	ldr	r2, [pc, #104]	; (800df74 <CDC_Receive_FS+0x98>)
 800df0c:	54d1      	strb	r1, [r2, r3]
			tempHeadPos = tempHeadPos + 1;
 800df0e:	89fb      	ldrh	r3, [r7, #14]
 800df10:	3301      	adds	r3, #1
 800df12:	81fb      	strh	r3, [r7, #14]
			if (tempHeadPos >= CDC_RX_BUFFER_SIZE) {
 800df14:	89fb      	ldrh	r3, [r7, #14]
 800df16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df1a:	d207      	bcs.n	800df2c <CDC_Receive_FS+0x50>
		for (uint8_t i = 0; i < len; i++) {
 800df1c:	7b7b      	ldrb	r3, [r7, #13]
 800df1e:	3301      	adds	r3, #1
 800df20:	737b      	strb	r3, [r7, #13]
 800df22:	7b7a      	ldrb	r2, [r7, #13]
 800df24:	7b3b      	ldrb	r3, [r7, #12]
 800df26:	429a      	cmp	r2, r3
 800df28:	d3ea      	bcc.n	800df00 <CDC_Receive_FS+0x24>
 800df2a:	e000      	b.n	800df2e <CDC_Receive_FS+0x52>
				break;
 800df2c:	bf00      	nop
			}
		}
		rxBufferHeadPos = tempHeadPos;
 800df2e:	4a10      	ldr	r2, [pc, #64]	; (800df70 <CDC_Receive_FS+0x94>)
 800df30:	89fb      	ldrh	r3, [r7, #14]
 800df32:	8013      	strh	r3, [r2, #0]
	}

	if((rxBufferHeadPos >= CDC_RX_BUFFER_SIZE) || UserRxBuffer1_FS[rxBufferHeadPos-1] == '\r') {
 800df34:	4b0e      	ldr	r3, [pc, #56]	; (800df70 <CDC_Receive_FS+0x94>)
 800df36:	881b      	ldrh	r3, [r3, #0]
 800df38:	b29b      	uxth	r3, r3
 800df3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df3e:	d207      	bcs.n	800df50 <CDC_Receive_FS+0x74>
 800df40:	4b0b      	ldr	r3, [pc, #44]	; (800df70 <CDC_Receive_FS+0x94>)
 800df42:	881b      	ldrh	r3, [r3, #0]
 800df44:	b29b      	uxth	r3, r3
 800df46:	3b01      	subs	r3, #1
 800df48:	4a0a      	ldr	r2, [pc, #40]	; (800df74 <CDC_Receive_FS+0x98>)
 800df4a:	5cd3      	ldrb	r3, [r2, r3]
 800df4c:	2b0d      	cmp	r3, #13
 800df4e:	d103      	bne.n	800df58 <CDC_Receive_FS+0x7c>
		rxBufferFull = 1;
 800df50:	4b09      	ldr	r3, [pc, #36]	; (800df78 <CDC_Receive_FS+0x9c>)
 800df52:	2201      	movs	r2, #1
 800df54:	701a      	strb	r2, [r3, #0]
 800df56:	e002      	b.n	800df5e <CDC_Receive_FS+0x82>
	} else {
		USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800df58:	4808      	ldr	r0, [pc, #32]	; (800df7c <CDC_Receive_FS+0xa0>)
 800df5a:	f7fe fd91 	bl	800ca80 <USBD_CDC_ReceivePacket>
	}
	HAL_IWDG_Refresh(&hiwdg1);
 800df5e:	4808      	ldr	r0, [pc, #32]	; (800df80 <CDC_Receive_FS+0xa4>)
 800df60:	f7f7 f934 	bl	80051cc <HAL_IWDG_Refresh>

	return (USBD_OK);
 800df64:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}
 800df6e:	bf00      	nop
 800df70:	24005ae4 	.word	0x24005ae4
 800df74:	24005ae8 	.word	0x24005ae8
 800df78:	24005ae6 	.word	0x24005ae6
 800df7c:	2400540c 	.word	0x2400540c
 800df80:	24003c80 	.word	0x24003c80

0800df84 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	460b      	mov	r3, r1
 800df8e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800df90:	2300      	movs	r3, #0
 800df92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  transmit_complete = 0;
 800df94:	4b10      	ldr	r3, [pc, #64]	; (800dfd8 <CDC_Transmit_FS+0x54>)
 800df96:	2200      	movs	r2, #0
 800df98:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800df9a:	4b10      	ldr	r3, [pc, #64]	; (800dfdc <CDC_Transmit_FS+0x58>)
 800df9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfa0:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d001      	beq.n	800dfb0 <CDC_Transmit_FS+0x2c>
    return USBD_BUSY;
 800dfac:	2301      	movs	r3, #1
 800dfae:	e00e      	b.n	800dfce <CDC_Transmit_FS+0x4a>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dfb0:	887b      	ldrh	r3, [r7, #2]
 800dfb2:	461a      	mov	r2, r3
 800dfb4:	6879      	ldr	r1, [r7, #4]
 800dfb6:	4809      	ldr	r0, [pc, #36]	; (800dfdc <CDC_Transmit_FS+0x58>)
 800dfb8:	f7fe fd05 	bl	800c9c6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800dfbc:	4807      	ldr	r0, [pc, #28]	; (800dfdc <CDC_Transmit_FS+0x58>)
 800dfbe:	f7fe fd2f 	bl	800ca20 <USBD_CDC_TransmitPacket>
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	73fb      	strb	r3, [r7, #15]
  HAL_IWDG_Refresh(&hiwdg1);
 800dfc6:	4806      	ldr	r0, [pc, #24]	; (800dfe0 <CDC_Transmit_FS+0x5c>)
 800dfc8:	f7f7 f900 	bl	80051cc <HAL_IWDG_Refresh>
  /* USER CODE END 7 */
  return result;
 800dfcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3710      	adds	r7, #16
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
 800dfd6:	bf00      	nop
 800dfd8:	240039c7 	.word	0x240039c7
 800dfdc:	2400540c 	.word	0x2400540c
 800dfe0:	24003c80 	.word	0x24003c80

0800dfe4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b087      	sub	sp, #28
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	60f8      	str	r0, [r7, #12]
 800dfec:	60b9      	str	r1, [r7, #8]
 800dfee:	4613      	mov	r3, r2
 800dff0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dff2:	2300      	movs	r3, #0
 800dff4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  transmit_complete = 1;
 800dff6:	4b05      	ldr	r3, [pc, #20]	; (800e00c <CDC_TransmitCplt_FS+0x28>)
 800dff8:	2201      	movs	r2, #1
 800dffa:	701a      	strb	r2, [r3, #0]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dffc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e000:	4618      	mov	r0, r3
 800e002:	371c      	adds	r7, #28
 800e004:	46bd      	mov	sp, r7
 800e006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00a:	4770      	bx	lr
 800e00c:	240039c7 	.word	0x240039c7

0800e010 <CDC_Receive_Complete_FS>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Receive_Complete_FS()
{
 800e010:	b480      	push	{r7}
 800e012:	af00      	add	r7, sp, #0
	return rxBufferFull;
 800e014:	4b03      	ldr	r3, [pc, #12]	; (800e024 <CDC_Receive_Complete_FS+0x14>)
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	b2db      	uxtb	r3, r3
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	46bd      	mov	sp, r7
 800e01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e022:	4770      	bx	lr
 800e024:	24005ae6 	.word	0x24005ae6

0800e028 <CDC_Transmit_Complete_FS>:

uint8_t CDC_Transmit_Complete_FS()
{
 800e028:	b480      	push	{r7}
 800e02a:	af00      	add	r7, sp, #0
	return transmit_complete;
 800e02c:	4b03      	ldr	r3, [pc, #12]	; (800e03c <CDC_Transmit_Complete_FS+0x14>)
 800e02e:	781b      	ldrb	r3, [r3, #0]
}
 800e030:	4618      	mov	r0, r3
 800e032:	46bd      	mov	sp, r7
 800e034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e038:	4770      	bx	lr
 800e03a:	bf00      	nop
 800e03c:	240039c7 	.word	0x240039c7

0800e040 <CDC_Receive_Data>:

void* CDC_Receive_Data() {
 800e040:	b580      	push	{r7, lr}
 800e042:	af00      	add	r7, sp, #0
	rxBufferHeadPos = 0;
 800e044:	4b05      	ldr	r3, [pc, #20]	; (800e05c <CDC_Receive_Data+0x1c>)
 800e046:	2200      	movs	r2, #0
 800e048:	801a      	strh	r2, [r3, #0]
	rxBufferFull = 0;
 800e04a:	4b05      	ldr	r3, [pc, #20]	; (800e060 <CDC_Receive_Data+0x20>)
 800e04c:	2200      	movs	r2, #0
 800e04e:	701a      	strb	r2, [r3, #0]
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e050:	4804      	ldr	r0, [pc, #16]	; (800e064 <CDC_Receive_Data+0x24>)
 800e052:	f7fe fd15 	bl	800ca80 <USBD_CDC_ReceivePacket>
	return &UserRxBuffer1_FS;
 800e056:	4b04      	ldr	r3, [pc, #16]	; (800e068 <CDC_Receive_Data+0x28>)
}
 800e058:	4618      	mov	r0, r3
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	24005ae4 	.word	0x24005ae4
 800e060:	24005ae6 	.word	0x24005ae6
 800e064:	2400540c 	.word	0x2400540c
 800e068:	24005ae8 	.word	0x24005ae8

0800e06c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e06c:	b480      	push	{r7}
 800e06e:	b083      	sub	sp, #12
 800e070:	af00      	add	r7, sp, #0
 800e072:	4603      	mov	r3, r0
 800e074:	6039      	str	r1, [r7, #0]
 800e076:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	2212      	movs	r2, #18
 800e07c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e07e:	4b03      	ldr	r3, [pc, #12]	; (800e08c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e080:	4618      	mov	r0, r3
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr
 800e08c:	240039f8 	.word	0x240039f8

0800e090 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e090:	b480      	push	{r7}
 800e092:	b083      	sub	sp, #12
 800e094:	af00      	add	r7, sp, #0
 800e096:	4603      	mov	r3, r0
 800e098:	6039      	str	r1, [r7, #0]
 800e09a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	2204      	movs	r2, #4
 800e0a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e0a2:	4b03      	ldr	r3, [pc, #12]	; (800e0b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	370c      	adds	r7, #12
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ae:	4770      	bx	lr
 800e0b0:	24003a0c 	.word	0x24003a0c

0800e0b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b082      	sub	sp, #8
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	6039      	str	r1, [r7, #0]
 800e0be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0c0:	79fb      	ldrb	r3, [r7, #7]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d105      	bne.n	800e0d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0c6:	683a      	ldr	r2, [r7, #0]
 800e0c8:	4907      	ldr	r1, [pc, #28]	; (800e0e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0ca:	4808      	ldr	r0, [pc, #32]	; (800e0ec <USBD_FS_ProductStrDescriptor+0x38>)
 800e0cc:	f7ff fd36 	bl	800db3c <USBD_GetString>
 800e0d0:	e004      	b.n	800e0dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0d2:	683a      	ldr	r2, [r7, #0]
 800e0d4:	4904      	ldr	r1, [pc, #16]	; (800e0e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0d6:	4805      	ldr	r0, [pc, #20]	; (800e0ec <USBD_FS_ProductStrDescriptor+0x38>)
 800e0d8:	f7ff fd30 	bl	800db3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0dc:	4b02      	ldr	r3, [pc, #8]	; (800e0e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3708      	adds	r7, #8
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}
 800e0e6:	bf00      	nop
 800e0e8:	24005f28 	.word	0x24005f28
 800e0ec:	08011b04 	.word	0x08011b04

0800e0f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b082      	sub	sp, #8
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	6039      	str	r1, [r7, #0]
 800e0fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	4904      	ldr	r1, [pc, #16]	; (800e110 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e100:	4804      	ldr	r0, [pc, #16]	; (800e114 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e102:	f7ff fd1b 	bl	800db3c <USBD_GetString>
  return USBD_StrDesc;
 800e106:	4b02      	ldr	r3, [pc, #8]	; (800e110 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e108:	4618      	mov	r0, r3
 800e10a:	3708      	adds	r7, #8
 800e10c:	46bd      	mov	sp, r7
 800e10e:	bd80      	pop	{r7, pc}
 800e110:	24005f28 	.word	0x24005f28
 800e114:	08011b1c 	.word	0x08011b1c

0800e118 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b082      	sub	sp, #8
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	4603      	mov	r3, r0
 800e120:	6039      	str	r1, [r7, #0]
 800e122:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	221a      	movs	r2, #26
 800e128:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e12a:	f000 f843 	bl	800e1b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e12e:	4b02      	ldr	r3, [pc, #8]	; (800e138 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e130:	4618      	mov	r0, r3
 800e132:	3708      	adds	r7, #8
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}
 800e138:	24003a10 	.word	0x24003a10

0800e13c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b082      	sub	sp, #8
 800e140:	af00      	add	r7, sp, #0
 800e142:	4603      	mov	r3, r0
 800e144:	6039      	str	r1, [r7, #0]
 800e146:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e148:	79fb      	ldrb	r3, [r7, #7]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d105      	bne.n	800e15a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e14e:	683a      	ldr	r2, [r7, #0]
 800e150:	4907      	ldr	r1, [pc, #28]	; (800e170 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e152:	4808      	ldr	r0, [pc, #32]	; (800e174 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e154:	f7ff fcf2 	bl	800db3c <USBD_GetString>
 800e158:	e004      	b.n	800e164 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e15a:	683a      	ldr	r2, [r7, #0]
 800e15c:	4904      	ldr	r1, [pc, #16]	; (800e170 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e15e:	4805      	ldr	r0, [pc, #20]	; (800e174 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e160:	f7ff fcec 	bl	800db3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e164:	4b02      	ldr	r3, [pc, #8]	; (800e170 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e166:	4618      	mov	r0, r3
 800e168:	3708      	adds	r7, #8
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}
 800e16e:	bf00      	nop
 800e170:	24005f28 	.word	0x24005f28
 800e174:	08011b30 	.word	0x08011b30

0800e178 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b082      	sub	sp, #8
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	4603      	mov	r3, r0
 800e180:	6039      	str	r1, [r7, #0]
 800e182:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e184:	79fb      	ldrb	r3, [r7, #7]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d105      	bne.n	800e196 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e18a:	683a      	ldr	r2, [r7, #0]
 800e18c:	4907      	ldr	r1, [pc, #28]	; (800e1ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e18e:	4808      	ldr	r0, [pc, #32]	; (800e1b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e190:	f7ff fcd4 	bl	800db3c <USBD_GetString>
 800e194:	e004      	b.n	800e1a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e196:	683a      	ldr	r2, [r7, #0]
 800e198:	4904      	ldr	r1, [pc, #16]	; (800e1ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e19a:	4805      	ldr	r0, [pc, #20]	; (800e1b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e19c:	f7ff fcce 	bl	800db3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e1a0:	4b02      	ldr	r3, [pc, #8]	; (800e1ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3708      	adds	r7, #8
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}
 800e1aa:	bf00      	nop
 800e1ac:	24005f28 	.word	0x24005f28
 800e1b0:	08011b3c 	.word	0x08011b3c

0800e1b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b084      	sub	sp, #16
 800e1b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e1ba:	4b0f      	ldr	r3, [pc, #60]	; (800e1f8 <Get_SerialNum+0x44>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e1c0:	4b0e      	ldr	r3, [pc, #56]	; (800e1fc <Get_SerialNum+0x48>)
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e1c6:	4b0e      	ldr	r3, [pc, #56]	; (800e200 <Get_SerialNum+0x4c>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e1cc:	68fa      	ldr	r2, [r7, #12]
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	4413      	add	r3, r2
 800e1d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d009      	beq.n	800e1ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e1da:	2208      	movs	r2, #8
 800e1dc:	4909      	ldr	r1, [pc, #36]	; (800e204 <Get_SerialNum+0x50>)
 800e1de:	68f8      	ldr	r0, [r7, #12]
 800e1e0:	f000 f814 	bl	800e20c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e1e4:	2204      	movs	r2, #4
 800e1e6:	4908      	ldr	r1, [pc, #32]	; (800e208 <Get_SerialNum+0x54>)
 800e1e8:	68b8      	ldr	r0, [r7, #8]
 800e1ea:	f000 f80f 	bl	800e20c <IntToUnicode>
  }
}
 800e1ee:	bf00      	nop
 800e1f0:	3710      	adds	r7, #16
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	1ff1e800 	.word	0x1ff1e800
 800e1fc:	1ff1e804 	.word	0x1ff1e804
 800e200:	1ff1e808 	.word	0x1ff1e808
 800e204:	24003a12 	.word	0x24003a12
 800e208:	24003a22 	.word	0x24003a22

0800e20c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b087      	sub	sp, #28
 800e210:	af00      	add	r7, sp, #0
 800e212:	60f8      	str	r0, [r7, #12]
 800e214:	60b9      	str	r1, [r7, #8]
 800e216:	4613      	mov	r3, r2
 800e218:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e21a:	2300      	movs	r3, #0
 800e21c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e21e:	2300      	movs	r3, #0
 800e220:	75fb      	strb	r3, [r7, #23]
 800e222:	e027      	b.n	800e274 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	0f1b      	lsrs	r3, r3, #28
 800e228:	2b09      	cmp	r3, #9
 800e22a:	d80b      	bhi.n	800e244 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	0f1b      	lsrs	r3, r3, #28
 800e230:	b2da      	uxtb	r2, r3
 800e232:	7dfb      	ldrb	r3, [r7, #23]
 800e234:	005b      	lsls	r3, r3, #1
 800e236:	4619      	mov	r1, r3
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	440b      	add	r3, r1
 800e23c:	3230      	adds	r2, #48	; 0x30
 800e23e:	b2d2      	uxtb	r2, r2
 800e240:	701a      	strb	r2, [r3, #0]
 800e242:	e00a      	b.n	800e25a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	0f1b      	lsrs	r3, r3, #28
 800e248:	b2da      	uxtb	r2, r3
 800e24a:	7dfb      	ldrb	r3, [r7, #23]
 800e24c:	005b      	lsls	r3, r3, #1
 800e24e:	4619      	mov	r1, r3
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	440b      	add	r3, r1
 800e254:	3237      	adds	r2, #55	; 0x37
 800e256:	b2d2      	uxtb	r2, r2
 800e258:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	011b      	lsls	r3, r3, #4
 800e25e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e260:	7dfb      	ldrb	r3, [r7, #23]
 800e262:	005b      	lsls	r3, r3, #1
 800e264:	3301      	adds	r3, #1
 800e266:	68ba      	ldr	r2, [r7, #8]
 800e268:	4413      	add	r3, r2
 800e26a:	2200      	movs	r2, #0
 800e26c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e26e:	7dfb      	ldrb	r3, [r7, #23]
 800e270:	3301      	adds	r3, #1
 800e272:	75fb      	strb	r3, [r7, #23]
 800e274:	7dfa      	ldrb	r2, [r7, #23]
 800e276:	79fb      	ldrb	r3, [r7, #7]
 800e278:	429a      	cmp	r2, r3
 800e27a:	d3d3      	bcc.n	800e224 <IntToUnicode+0x18>
  }
}
 800e27c:	bf00      	nop
 800e27e:	bf00      	nop
 800e280:	371c      	adds	r7, #28
 800e282:	46bd      	mov	sp, r7
 800e284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e288:	4770      	bx	lr
	...

0800e28c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b08a      	sub	sp, #40	; 0x28
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e294:	f107 0314 	add.w	r3, r7, #20
 800e298:	2200      	movs	r2, #0
 800e29a:	601a      	str	r2, [r3, #0]
 800e29c:	605a      	str	r2, [r3, #4]
 800e29e:	609a      	str	r2, [r3, #8]
 800e2a0:	60da      	str	r2, [r3, #12]
 800e2a2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	4a1e      	ldr	r2, [pc, #120]	; (800e324 <HAL_PCD_MspInit+0x98>)
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	d136      	bne.n	800e31c <HAL_PCD_MspInit+0x90>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e2ae:	4b1e      	ldr	r3, [pc, #120]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e2b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2b4:	4a1c      	ldr	r2, [pc, #112]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e2b6:	f043 0301 	orr.w	r3, r3, #1
 800e2ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e2be:	4b1a      	ldr	r3, [pc, #104]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e2c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2c4:	f003 0301 	and.w	r3, r3, #1
 800e2c8:	613b      	str	r3, [r7, #16]
 800e2ca:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e2cc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e2d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2d2:	2302      	movs	r3, #2
 800e2d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e2de:	230a      	movs	r3, #10
 800e2e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2e2:	f107 0314 	add.w	r3, r7, #20
 800e2e6:	4619      	mov	r1, r3
 800e2e8:	4810      	ldr	r0, [pc, #64]	; (800e32c <HAL_PCD_MspInit+0xa0>)
 800e2ea:	f7f6 fd23 	bl	8004d34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e2ee:	4b0e      	ldr	r3, [pc, #56]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e2f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e2f4:	4a0c      	ldr	r2, [pc, #48]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e2f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e2fa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800e2fe:	4b0a      	ldr	r3, [pc, #40]	; (800e328 <HAL_PCD_MspInit+0x9c>)
 800e300:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e304:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e308:	60fb      	str	r3, [r7, #12]
 800e30a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e30c:	2200      	movs	r2, #0
 800e30e:	2100      	movs	r1, #0
 800e310:	2065      	movs	r0, #101	; 0x65
 800e312:	f7f6 fcda 	bl	8004cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e316:	2065      	movs	r0, #101	; 0x65
 800e318:	f7f6 fcf1 	bl	8004cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e31c:	bf00      	nop
 800e31e:	3728      	adds	r7, #40	; 0x28
 800e320:	46bd      	mov	sp, r7
 800e322:	bd80      	pop	{r7, pc}
 800e324:	40080000 	.word	0x40080000
 800e328:	58024400 	.word	0x58024400
 800e32c:	58020000 	.word	0x58020000

0800e330 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b082      	sub	sp, #8
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e344:	4619      	mov	r1, r3
 800e346:	4610      	mov	r0, r2
 800e348:	f7fe fc66 	bl	800cc18 <USBD_LL_SetupStage>
}
 800e34c:	bf00      	nop
 800e34e:	3708      	adds	r7, #8
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}

0800e354 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
 800e35c:	460b      	mov	r3, r1
 800e35e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e366:	78fa      	ldrb	r2, [r7, #3]
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	4613      	mov	r3, r2
 800e36c:	00db      	lsls	r3, r3, #3
 800e36e:	1a9b      	subs	r3, r3, r2
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	440b      	add	r3, r1
 800e374:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	78fb      	ldrb	r3, [r7, #3]
 800e37c:	4619      	mov	r1, r3
 800e37e:	f7fe fca0 	bl	800ccc2 <USBD_LL_DataOutStage>
}
 800e382:	bf00      	nop
 800e384:	3708      	adds	r7, #8
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e38a:	b580      	push	{r7, lr}
 800e38c:	b082      	sub	sp, #8
 800e38e:	af00      	add	r7, sp, #0
 800e390:	6078      	str	r0, [r7, #4]
 800e392:	460b      	mov	r3, r1
 800e394:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e39c:	78fa      	ldrb	r2, [r7, #3]
 800e39e:	6879      	ldr	r1, [r7, #4]
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	00db      	lsls	r3, r3, #3
 800e3a4:	1a9b      	subs	r3, r3, r2
 800e3a6:	009b      	lsls	r3, r3, #2
 800e3a8:	440b      	add	r3, r1
 800e3aa:	3348      	adds	r3, #72	; 0x48
 800e3ac:	681a      	ldr	r2, [r3, #0]
 800e3ae:	78fb      	ldrb	r3, [r7, #3]
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	f7fe fce9 	bl	800cd88 <USBD_LL_DataInStage>
}
 800e3b6:	bf00      	nop
 800e3b8:	3708      	adds	r7, #8
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b082      	sub	sp, #8
 800e3c2:	af00      	add	r7, sp, #0
 800e3c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f7fe fded 	bl	800cfac <USBD_LL_SOF>
}
 800e3d2:	bf00      	nop
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}

0800e3da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3da:	b580      	push	{r7, lr}
 800e3dc:	b084      	sub	sp, #16
 800e3de:	af00      	add	r7, sp, #0
 800e3e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d102      	bne.n	800e3f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	73fb      	strb	r3, [r7, #15]
 800e3f2:	e008      	b.n	800e406 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	68db      	ldr	r3, [r3, #12]
 800e3f8:	2b02      	cmp	r3, #2
 800e3fa:	d102      	bne.n	800e402 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e3fc:	2301      	movs	r3, #1
 800e3fe:	73fb      	strb	r3, [r7, #15]
 800e400:	e001      	b.n	800e406 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e402:	f7f3 fa71 	bl	80018e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e40c:	7bfa      	ldrb	r2, [r7, #15]
 800e40e:	4611      	mov	r1, r2
 800e410:	4618      	mov	r0, r3
 800e412:	f7fe fd90 	bl	800cf36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e41c:	4618      	mov	r0, r3
 800e41e:	f7fe fd49 	bl	800ceb4 <USBD_LL_Reset>
}
 800e422:	bf00      	nop
 800e424:	3710      	adds	r7, #16
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
	...

0800e42c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b082      	sub	sp, #8
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e43a:	4618      	mov	r0, r3
 800e43c:	f7fe fd8b 	bl	800cf56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	687a      	ldr	r2, [r7, #4]
 800e44c:	6812      	ldr	r2, [r2, #0]
 800e44e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e452:	f043 0301 	orr.w	r3, r3, #1
 800e456:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6a1b      	ldr	r3, [r3, #32]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d005      	beq.n	800e46c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e460:	4b04      	ldr	r3, [pc, #16]	; (800e474 <HAL_PCD_SuspendCallback+0x48>)
 800e462:	691b      	ldr	r3, [r3, #16]
 800e464:	4a03      	ldr	r2, [pc, #12]	; (800e474 <HAL_PCD_SuspendCallback+0x48>)
 800e466:	f043 0306 	orr.w	r3, r3, #6
 800e46a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e46c:	bf00      	nop
 800e46e:	3708      	adds	r7, #8
 800e470:	46bd      	mov	sp, r7
 800e472:	bd80      	pop	{r7, pc}
 800e474:	e000ed00 	.word	0xe000ed00

0800e478 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e486:	4618      	mov	r0, r3
 800e488:	f7fe fd7a 	bl	800cf80 <USBD_LL_Resume>
}
 800e48c:	bf00      	nop
 800e48e:	3708      	adds	r7, #8
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}

0800e494 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b082      	sub	sp, #8
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
 800e49c:	460b      	mov	r3, r1
 800e49e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4a6:	78fa      	ldrb	r2, [r7, #3]
 800e4a8:	4611      	mov	r1, r2
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7fe fda5 	bl	800cffa <USBD_LL_IsoOUTIncomplete>
}
 800e4b0:	bf00      	nop
 800e4b2:	3708      	adds	r7, #8
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	bd80      	pop	{r7, pc}

0800e4b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b082      	sub	sp, #8
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4ca:	78fa      	ldrb	r2, [r7, #3]
 800e4cc:	4611      	mov	r1, r2
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	f7fe fd86 	bl	800cfe0 <USBD_LL_IsoINIncomplete>
}
 800e4d4:	bf00      	nop
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b082      	sub	sp, #8
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f7fe fd92 	bl	800d014 <USBD_LL_DevConnected>
}
 800e4f0:	bf00      	nop
 800e4f2:	3708      	adds	r7, #8
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	bd80      	pop	{r7, pc}

0800e4f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e506:	4618      	mov	r0, r3
 800e508:	f7fe fd8f 	bl	800d02a <USBD_LL_DevDisconnected>
}
 800e50c:	bf00      	nop
 800e50e:	3708      	adds	r7, #8
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b082      	sub	sp, #8
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	781b      	ldrb	r3, [r3, #0]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d13e      	bne.n	800e5a2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e524:	4a21      	ldr	r2, [pc, #132]	; (800e5ac <USBD_LL_Init+0x98>)
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4a1f      	ldr	r2, [pc, #124]	; (800e5ac <USBD_LL_Init+0x98>)
 800e530:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e534:	4b1d      	ldr	r3, [pc, #116]	; (800e5ac <USBD_LL_Init+0x98>)
 800e536:	4a1e      	ldr	r2, [pc, #120]	; (800e5b0 <USBD_LL_Init+0x9c>)
 800e538:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800e53a:	4b1c      	ldr	r3, [pc, #112]	; (800e5ac <USBD_LL_Init+0x98>)
 800e53c:	2209      	movs	r2, #9
 800e53e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e540:	4b1a      	ldr	r3, [pc, #104]	; (800e5ac <USBD_LL_Init+0x98>)
 800e542:	2202      	movs	r2, #2
 800e544:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e546:	4b19      	ldr	r3, [pc, #100]	; (800e5ac <USBD_LL_Init+0x98>)
 800e548:	2200      	movs	r2, #0
 800e54a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e54c:	4b17      	ldr	r3, [pc, #92]	; (800e5ac <USBD_LL_Init+0x98>)
 800e54e:	2202      	movs	r2, #2
 800e550:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e552:	4b16      	ldr	r3, [pc, #88]	; (800e5ac <USBD_LL_Init+0x98>)
 800e554:	2200      	movs	r2, #0
 800e556:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e558:	4b14      	ldr	r3, [pc, #80]	; (800e5ac <USBD_LL_Init+0x98>)
 800e55a:	2200      	movs	r2, #0
 800e55c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e55e:	4b13      	ldr	r3, [pc, #76]	; (800e5ac <USBD_LL_Init+0x98>)
 800e560:	2200      	movs	r2, #0
 800e562:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800e564:	4b11      	ldr	r3, [pc, #68]	; (800e5ac <USBD_LL_Init+0x98>)
 800e566:	2200      	movs	r2, #0
 800e568:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e56a:	4b10      	ldr	r3, [pc, #64]	; (800e5ac <USBD_LL_Init+0x98>)
 800e56c:	2200      	movs	r2, #0
 800e56e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e570:	4b0e      	ldr	r3, [pc, #56]	; (800e5ac <USBD_LL_Init+0x98>)
 800e572:	2200      	movs	r2, #0
 800e574:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e576:	480d      	ldr	r0, [pc, #52]	; (800e5ac <USBD_LL_Init+0x98>)
 800e578:	f7f6 fe38 	bl	80051ec <HAL_PCD_Init>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d001      	beq.n	800e586 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e582:	f7f3 f9b1 	bl	80018e8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e586:	2180      	movs	r1, #128	; 0x80
 800e588:	4808      	ldr	r0, [pc, #32]	; (800e5ac <USBD_LL_Init+0x98>)
 800e58a:	f7f7 ffca 	bl	8006522 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e58e:	2240      	movs	r2, #64	; 0x40
 800e590:	2100      	movs	r1, #0
 800e592:	4806      	ldr	r0, [pc, #24]	; (800e5ac <USBD_LL_Init+0x98>)
 800e594:	f7f7 ff7e 	bl	8006494 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e598:	2280      	movs	r2, #128	; 0x80
 800e59a:	2101      	movs	r1, #1
 800e59c:	4803      	ldr	r0, [pc, #12]	; (800e5ac <USBD_LL_Init+0x98>)
 800e59e:	f7f7 ff79 	bl	8006494 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e5a2:	2300      	movs	r3, #0
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	3708      	adds	r7, #8
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	bd80      	pop	{r7, pc}
 800e5ac:	24006128 	.word	0x24006128
 800e5b0:	40080000 	.word	0x40080000

0800e5b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7f6 ff32 	bl	8005434 <HAL_PCD_Start>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5d4:	7bfb      	ldrb	r3, [r7, #15]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f000 f92a 	bl	800e830 <USBD_Get_USB_Status>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3710      	adds	r7, #16
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b084      	sub	sp, #16
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
 800e5f2:	4608      	mov	r0, r1
 800e5f4:	4611      	mov	r1, r2
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	70fb      	strb	r3, [r7, #3]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70bb      	strb	r3, [r7, #2]
 800e600:	4613      	mov	r3, r2
 800e602:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e604:	2300      	movs	r3, #0
 800e606:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e608:	2300      	movs	r3, #0
 800e60a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e612:	78bb      	ldrb	r3, [r7, #2]
 800e614:	883a      	ldrh	r2, [r7, #0]
 800e616:	78f9      	ldrb	r1, [r7, #3]
 800e618:	f7f7 fb43 	bl	8005ca2 <HAL_PCD_EP_Open>
 800e61c:	4603      	mov	r3, r0
 800e61e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e620:	7bfb      	ldrb	r3, [r7, #15]
 800e622:	4618      	mov	r0, r3
 800e624:	f000 f904 	bl	800e830 <USBD_Get_USB_Status>
 800e628:	4603      	mov	r3, r0
 800e62a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e62c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}

0800e636 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e636:	b580      	push	{r7, lr}
 800e638:	b084      	sub	sp, #16
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	6078      	str	r0, [r7, #4]
 800e63e:	460b      	mov	r3, r1
 800e640:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e642:	2300      	movs	r3, #0
 800e644:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e646:	2300      	movs	r3, #0
 800e648:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e650:	78fa      	ldrb	r2, [r7, #3]
 800e652:	4611      	mov	r1, r2
 800e654:	4618      	mov	r0, r3
 800e656:	f7f7 fb8c 	bl	8005d72 <HAL_PCD_EP_Close>
 800e65a:	4603      	mov	r3, r0
 800e65c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e65e:	7bfb      	ldrb	r3, [r7, #15]
 800e660:	4618      	mov	r0, r3
 800e662:	f000 f8e5 	bl	800e830 <USBD_Get_USB_Status>
 800e666:	4603      	mov	r3, r0
 800e668:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e66a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	3710      	adds	r7, #16
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}

0800e674 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b084      	sub	sp, #16
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
 800e67c:	460b      	mov	r3, r1
 800e67e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e680:	2300      	movs	r3, #0
 800e682:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e684:	2300      	movs	r3, #0
 800e686:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e68e:	78fa      	ldrb	r2, [r7, #3]
 800e690:	4611      	mov	r1, r2
 800e692:	4618      	mov	r0, r3
 800e694:	f7f7 fc64 	bl	8005f60 <HAL_PCD_EP_SetStall>
 800e698:	4603      	mov	r3, r0
 800e69a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e69c:	7bfb      	ldrb	r3, [r7, #15]
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f000 f8c6 	bl	800e830 <USBD_Get_USB_Status>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3710      	adds	r7, #16
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}

0800e6b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6b2:	b580      	push	{r7, lr}
 800e6b4:	b084      	sub	sp, #16
 800e6b6:	af00      	add	r7, sp, #0
 800e6b8:	6078      	str	r0, [r7, #4]
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6cc:	78fa      	ldrb	r2, [r7, #3]
 800e6ce:	4611      	mov	r1, r2
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f7f7 fca9 	bl	8006028 <HAL_PCD_EP_ClrStall>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6da:	7bfb      	ldrb	r3, [r7, #15]
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f000 f8a7 	bl	800e830 <USBD_Get_USB_Status>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3710      	adds	r7, #16
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e702:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	da0b      	bge.n	800e724 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e70c:	78fb      	ldrb	r3, [r7, #3]
 800e70e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e712:	68f9      	ldr	r1, [r7, #12]
 800e714:	4613      	mov	r3, r2
 800e716:	00db      	lsls	r3, r3, #3
 800e718:	1a9b      	subs	r3, r3, r2
 800e71a:	009b      	lsls	r3, r3, #2
 800e71c:	440b      	add	r3, r1
 800e71e:	333e      	adds	r3, #62	; 0x3e
 800e720:	781b      	ldrb	r3, [r3, #0]
 800e722:	e00b      	b.n	800e73c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e724:	78fb      	ldrb	r3, [r7, #3]
 800e726:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e72a:	68f9      	ldr	r1, [r7, #12]
 800e72c:	4613      	mov	r3, r2
 800e72e:	00db      	lsls	r3, r3, #3
 800e730:	1a9b      	subs	r3, r3, r2
 800e732:	009b      	lsls	r3, r3, #2
 800e734:	440b      	add	r3, r1
 800e736:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e73a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3714      	adds	r7, #20
 800e740:	46bd      	mov	sp, r7
 800e742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e746:	4770      	bx	lr

0800e748 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b084      	sub	sp, #16
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
 800e750:	460b      	mov	r3, r1
 800e752:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e754:	2300      	movs	r3, #0
 800e756:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e758:	2300      	movs	r3, #0
 800e75a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e762:	78fa      	ldrb	r2, [r7, #3]
 800e764:	4611      	mov	r1, r2
 800e766:	4618      	mov	r0, r3
 800e768:	f7f7 fa76 	bl	8005c58 <HAL_PCD_SetAddress>
 800e76c:	4603      	mov	r3, r0
 800e76e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e770:	7bfb      	ldrb	r3, [r7, #15]
 800e772:	4618      	mov	r0, r3
 800e774:	f000 f85c 	bl	800e830 <USBD_Get_USB_Status>
 800e778:	4603      	mov	r3, r0
 800e77a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e77c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3710      	adds	r7, #16
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}

0800e786 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e786:	b580      	push	{r7, lr}
 800e788:	b086      	sub	sp, #24
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	60f8      	str	r0, [r7, #12]
 800e78e:	607a      	str	r2, [r7, #4]
 800e790:	603b      	str	r3, [r7, #0]
 800e792:	460b      	mov	r3, r1
 800e794:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e796:	2300      	movs	r3, #0
 800e798:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e79a:	2300      	movs	r3, #0
 800e79c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e7a4:	7af9      	ldrb	r1, [r7, #11]
 800e7a6:	683b      	ldr	r3, [r7, #0]
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	f7f7 fb8f 	bl	8005ecc <HAL_PCD_EP_Transmit>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7b2:	7dfb      	ldrb	r3, [r7, #23]
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	f000 f83b 	bl	800e830 <USBD_Get_USB_Status>
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e7be:	7dbb      	ldrb	r3, [r7, #22]
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3718      	adds	r7, #24
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}

0800e7c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b086      	sub	sp, #24
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	60f8      	str	r0, [r7, #12]
 800e7d0:	607a      	str	r2, [r7, #4]
 800e7d2:	603b      	str	r3, [r7, #0]
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7d8:	2300      	movs	r3, #0
 800e7da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7dc:	2300      	movs	r3, #0
 800e7de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e7e6:	7af9      	ldrb	r1, [r7, #11]
 800e7e8:	683b      	ldr	r3, [r7, #0]
 800e7ea:	687a      	ldr	r2, [r7, #4]
 800e7ec:	f7f7 fb0b 	bl	8005e06 <HAL_PCD_EP_Receive>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7f4:	7dfb      	ldrb	r3, [r7, #23]
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	f000 f81a 	bl	800e830 <USBD_Get_USB_Status>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e800:	7dbb      	ldrb	r3, [r7, #22]
}
 800e802:	4618      	mov	r0, r3
 800e804:	3718      	adds	r7, #24
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}

0800e80a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e80a:	b580      	push	{r7, lr}
 800e80c:	b082      	sub	sp, #8
 800e80e:	af00      	add	r7, sp, #0
 800e810:	6078      	str	r0, [r7, #4]
 800e812:	460b      	mov	r3, r1
 800e814:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e81c:	78fa      	ldrb	r2, [r7, #3]
 800e81e:	4611      	mov	r1, r2
 800e820:	4618      	mov	r0, r3
 800e822:	f7f7 fb3b 	bl	8005e9c <HAL_PCD_EP_GetRxCount>
 800e826:	4603      	mov	r3, r0
}
 800e828:	4618      	mov	r0, r3
 800e82a:	3708      	adds	r7, #8
 800e82c:	46bd      	mov	sp, r7
 800e82e:	bd80      	pop	{r7, pc}

0800e830 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e830:	b480      	push	{r7}
 800e832:	b085      	sub	sp, #20
 800e834:	af00      	add	r7, sp, #0
 800e836:	4603      	mov	r3, r0
 800e838:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e83a:	2300      	movs	r3, #0
 800e83c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	2b03      	cmp	r3, #3
 800e842:	d817      	bhi.n	800e874 <USBD_Get_USB_Status+0x44>
 800e844:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <USBD_Get_USB_Status+0x1c>)
 800e846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84a:	bf00      	nop
 800e84c:	0800e85d 	.word	0x0800e85d
 800e850:	0800e863 	.word	0x0800e863
 800e854:	0800e869 	.word	0x0800e869
 800e858:	0800e86f 	.word	0x0800e86f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e85c:	2300      	movs	r3, #0
 800e85e:	73fb      	strb	r3, [r7, #15]
    break;
 800e860:	e00b      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e862:	2303      	movs	r3, #3
 800e864:	73fb      	strb	r3, [r7, #15]
    break;
 800e866:	e008      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e868:	2301      	movs	r3, #1
 800e86a:	73fb      	strb	r3, [r7, #15]
    break;
 800e86c:	e005      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e86e:	2303      	movs	r3, #3
 800e870:	73fb      	strb	r3, [r7, #15]
    break;
 800e872:	e002      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e874:	2303      	movs	r3, #3
 800e876:	73fb      	strb	r3, [r7, #15]
    break;
 800e878:	bf00      	nop
  }
  return usb_status;
 800e87a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	3714      	adds	r7, #20
 800e880:	46bd      	mov	sp, r7
 800e882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e886:	4770      	bx	lr

0800e888 <__errno>:
 800e888:	4b01      	ldr	r3, [pc, #4]	; (800e890 <__errno+0x8>)
 800e88a:	6818      	ldr	r0, [r3, #0]
 800e88c:	4770      	bx	lr
 800e88e:	bf00      	nop
 800e890:	24003a2c 	.word	0x24003a2c

0800e894 <__libc_init_array>:
 800e894:	b570      	push	{r4, r5, r6, lr}
 800e896:	4d0d      	ldr	r5, [pc, #52]	; (800e8cc <__libc_init_array+0x38>)
 800e898:	4c0d      	ldr	r4, [pc, #52]	; (800e8d0 <__libc_init_array+0x3c>)
 800e89a:	1b64      	subs	r4, r4, r5
 800e89c:	10a4      	asrs	r4, r4, #2
 800e89e:	2600      	movs	r6, #0
 800e8a0:	42a6      	cmp	r6, r4
 800e8a2:	d109      	bne.n	800e8b8 <__libc_init_array+0x24>
 800e8a4:	4d0b      	ldr	r5, [pc, #44]	; (800e8d4 <__libc_init_array+0x40>)
 800e8a6:	4c0c      	ldr	r4, [pc, #48]	; (800e8d8 <__libc_init_array+0x44>)
 800e8a8:	f003 f8fa 	bl	8011aa0 <_init>
 800e8ac:	1b64      	subs	r4, r4, r5
 800e8ae:	10a4      	asrs	r4, r4, #2
 800e8b0:	2600      	movs	r6, #0
 800e8b2:	42a6      	cmp	r6, r4
 800e8b4:	d105      	bne.n	800e8c2 <__libc_init_array+0x2e>
 800e8b6:	bd70      	pop	{r4, r5, r6, pc}
 800e8b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8bc:	4798      	blx	r3
 800e8be:	3601      	adds	r6, #1
 800e8c0:	e7ee      	b.n	800e8a0 <__libc_init_array+0xc>
 800e8c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8c6:	4798      	blx	r3
 800e8c8:	3601      	adds	r6, #1
 800e8ca:	e7f2      	b.n	800e8b2 <__libc_init_array+0x1e>
 800e8cc:	08012108 	.word	0x08012108
 800e8d0:	08012108 	.word	0x08012108
 800e8d4:	08012108 	.word	0x08012108
 800e8d8:	0801210c 	.word	0x0801210c

0800e8dc <malloc>:
 800e8dc:	4b02      	ldr	r3, [pc, #8]	; (800e8e8 <malloc+0xc>)
 800e8de:	4601      	mov	r1, r0
 800e8e0:	6818      	ldr	r0, [r3, #0]
 800e8e2:	f000 b88d 	b.w	800ea00 <_malloc_r>
 800e8e6:	bf00      	nop
 800e8e8:	24003a2c 	.word	0x24003a2c

0800e8ec <free>:
 800e8ec:	4b02      	ldr	r3, [pc, #8]	; (800e8f8 <free+0xc>)
 800e8ee:	4601      	mov	r1, r0
 800e8f0:	6818      	ldr	r0, [r3, #0]
 800e8f2:	f000 b819 	b.w	800e928 <_free_r>
 800e8f6:	bf00      	nop
 800e8f8:	24003a2c 	.word	0x24003a2c

0800e8fc <memcpy>:
 800e8fc:	440a      	add	r2, r1
 800e8fe:	4291      	cmp	r1, r2
 800e900:	f100 33ff 	add.w	r3, r0, #4294967295
 800e904:	d100      	bne.n	800e908 <memcpy+0xc>
 800e906:	4770      	bx	lr
 800e908:	b510      	push	{r4, lr}
 800e90a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e90e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e912:	4291      	cmp	r1, r2
 800e914:	d1f9      	bne.n	800e90a <memcpy+0xe>
 800e916:	bd10      	pop	{r4, pc}

0800e918 <memset>:
 800e918:	4402      	add	r2, r0
 800e91a:	4603      	mov	r3, r0
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d100      	bne.n	800e922 <memset+0xa>
 800e920:	4770      	bx	lr
 800e922:	f803 1b01 	strb.w	r1, [r3], #1
 800e926:	e7f9      	b.n	800e91c <memset+0x4>

0800e928 <_free_r>:
 800e928:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e92a:	2900      	cmp	r1, #0
 800e92c:	d044      	beq.n	800e9b8 <_free_r+0x90>
 800e92e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e932:	9001      	str	r0, [sp, #4]
 800e934:	2b00      	cmp	r3, #0
 800e936:	f1a1 0404 	sub.w	r4, r1, #4
 800e93a:	bfb8      	it	lt
 800e93c:	18e4      	addlt	r4, r4, r3
 800e93e:	f001 fb2f 	bl	800ffa0 <__malloc_lock>
 800e942:	4a1e      	ldr	r2, [pc, #120]	; (800e9bc <_free_r+0x94>)
 800e944:	9801      	ldr	r0, [sp, #4]
 800e946:	6813      	ldr	r3, [r2, #0]
 800e948:	b933      	cbnz	r3, 800e958 <_free_r+0x30>
 800e94a:	6063      	str	r3, [r4, #4]
 800e94c:	6014      	str	r4, [r2, #0]
 800e94e:	b003      	add	sp, #12
 800e950:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e954:	f001 bb2a 	b.w	800ffac <__malloc_unlock>
 800e958:	42a3      	cmp	r3, r4
 800e95a:	d908      	bls.n	800e96e <_free_r+0x46>
 800e95c:	6825      	ldr	r5, [r4, #0]
 800e95e:	1961      	adds	r1, r4, r5
 800e960:	428b      	cmp	r3, r1
 800e962:	bf01      	itttt	eq
 800e964:	6819      	ldreq	r1, [r3, #0]
 800e966:	685b      	ldreq	r3, [r3, #4]
 800e968:	1949      	addeq	r1, r1, r5
 800e96a:	6021      	streq	r1, [r4, #0]
 800e96c:	e7ed      	b.n	800e94a <_free_r+0x22>
 800e96e:	461a      	mov	r2, r3
 800e970:	685b      	ldr	r3, [r3, #4]
 800e972:	b10b      	cbz	r3, 800e978 <_free_r+0x50>
 800e974:	42a3      	cmp	r3, r4
 800e976:	d9fa      	bls.n	800e96e <_free_r+0x46>
 800e978:	6811      	ldr	r1, [r2, #0]
 800e97a:	1855      	adds	r5, r2, r1
 800e97c:	42a5      	cmp	r5, r4
 800e97e:	d10b      	bne.n	800e998 <_free_r+0x70>
 800e980:	6824      	ldr	r4, [r4, #0]
 800e982:	4421      	add	r1, r4
 800e984:	1854      	adds	r4, r2, r1
 800e986:	42a3      	cmp	r3, r4
 800e988:	6011      	str	r1, [r2, #0]
 800e98a:	d1e0      	bne.n	800e94e <_free_r+0x26>
 800e98c:	681c      	ldr	r4, [r3, #0]
 800e98e:	685b      	ldr	r3, [r3, #4]
 800e990:	6053      	str	r3, [r2, #4]
 800e992:	4421      	add	r1, r4
 800e994:	6011      	str	r1, [r2, #0]
 800e996:	e7da      	b.n	800e94e <_free_r+0x26>
 800e998:	d902      	bls.n	800e9a0 <_free_r+0x78>
 800e99a:	230c      	movs	r3, #12
 800e99c:	6003      	str	r3, [r0, #0]
 800e99e:	e7d6      	b.n	800e94e <_free_r+0x26>
 800e9a0:	6825      	ldr	r5, [r4, #0]
 800e9a2:	1961      	adds	r1, r4, r5
 800e9a4:	428b      	cmp	r3, r1
 800e9a6:	bf04      	itt	eq
 800e9a8:	6819      	ldreq	r1, [r3, #0]
 800e9aa:	685b      	ldreq	r3, [r3, #4]
 800e9ac:	6063      	str	r3, [r4, #4]
 800e9ae:	bf04      	itt	eq
 800e9b0:	1949      	addeq	r1, r1, r5
 800e9b2:	6021      	streq	r1, [r4, #0]
 800e9b4:	6054      	str	r4, [r2, #4]
 800e9b6:	e7ca      	b.n	800e94e <_free_r+0x26>
 800e9b8:	b003      	add	sp, #12
 800e9ba:	bd30      	pop	{r4, r5, pc}
 800e9bc:	24006530 	.word	0x24006530

0800e9c0 <sbrk_aligned>:
 800e9c0:	b570      	push	{r4, r5, r6, lr}
 800e9c2:	4e0e      	ldr	r6, [pc, #56]	; (800e9fc <sbrk_aligned+0x3c>)
 800e9c4:	460c      	mov	r4, r1
 800e9c6:	6831      	ldr	r1, [r6, #0]
 800e9c8:	4605      	mov	r5, r0
 800e9ca:	b911      	cbnz	r1, 800e9d2 <sbrk_aligned+0x12>
 800e9cc:	f000 f88c 	bl	800eae8 <_sbrk_r>
 800e9d0:	6030      	str	r0, [r6, #0]
 800e9d2:	4621      	mov	r1, r4
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	f000 f887 	bl	800eae8 <_sbrk_r>
 800e9da:	1c43      	adds	r3, r0, #1
 800e9dc:	d00a      	beq.n	800e9f4 <sbrk_aligned+0x34>
 800e9de:	1cc4      	adds	r4, r0, #3
 800e9e0:	f024 0403 	bic.w	r4, r4, #3
 800e9e4:	42a0      	cmp	r0, r4
 800e9e6:	d007      	beq.n	800e9f8 <sbrk_aligned+0x38>
 800e9e8:	1a21      	subs	r1, r4, r0
 800e9ea:	4628      	mov	r0, r5
 800e9ec:	f000 f87c 	bl	800eae8 <_sbrk_r>
 800e9f0:	3001      	adds	r0, #1
 800e9f2:	d101      	bne.n	800e9f8 <sbrk_aligned+0x38>
 800e9f4:	f04f 34ff 	mov.w	r4, #4294967295
 800e9f8:	4620      	mov	r0, r4
 800e9fa:	bd70      	pop	{r4, r5, r6, pc}
 800e9fc:	24006534 	.word	0x24006534

0800ea00 <_malloc_r>:
 800ea00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea04:	1ccd      	adds	r5, r1, #3
 800ea06:	f025 0503 	bic.w	r5, r5, #3
 800ea0a:	3508      	adds	r5, #8
 800ea0c:	2d0c      	cmp	r5, #12
 800ea0e:	bf38      	it	cc
 800ea10:	250c      	movcc	r5, #12
 800ea12:	2d00      	cmp	r5, #0
 800ea14:	4607      	mov	r7, r0
 800ea16:	db01      	blt.n	800ea1c <_malloc_r+0x1c>
 800ea18:	42a9      	cmp	r1, r5
 800ea1a:	d905      	bls.n	800ea28 <_malloc_r+0x28>
 800ea1c:	230c      	movs	r3, #12
 800ea1e:	603b      	str	r3, [r7, #0]
 800ea20:	2600      	movs	r6, #0
 800ea22:	4630      	mov	r0, r6
 800ea24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea28:	4e2e      	ldr	r6, [pc, #184]	; (800eae4 <_malloc_r+0xe4>)
 800ea2a:	f001 fab9 	bl	800ffa0 <__malloc_lock>
 800ea2e:	6833      	ldr	r3, [r6, #0]
 800ea30:	461c      	mov	r4, r3
 800ea32:	bb34      	cbnz	r4, 800ea82 <_malloc_r+0x82>
 800ea34:	4629      	mov	r1, r5
 800ea36:	4638      	mov	r0, r7
 800ea38:	f7ff ffc2 	bl	800e9c0 <sbrk_aligned>
 800ea3c:	1c43      	adds	r3, r0, #1
 800ea3e:	4604      	mov	r4, r0
 800ea40:	d14d      	bne.n	800eade <_malloc_r+0xde>
 800ea42:	6834      	ldr	r4, [r6, #0]
 800ea44:	4626      	mov	r6, r4
 800ea46:	2e00      	cmp	r6, #0
 800ea48:	d140      	bne.n	800eacc <_malloc_r+0xcc>
 800ea4a:	6823      	ldr	r3, [r4, #0]
 800ea4c:	4631      	mov	r1, r6
 800ea4e:	4638      	mov	r0, r7
 800ea50:	eb04 0803 	add.w	r8, r4, r3
 800ea54:	f000 f848 	bl	800eae8 <_sbrk_r>
 800ea58:	4580      	cmp	r8, r0
 800ea5a:	d13a      	bne.n	800ead2 <_malloc_r+0xd2>
 800ea5c:	6821      	ldr	r1, [r4, #0]
 800ea5e:	3503      	adds	r5, #3
 800ea60:	1a6d      	subs	r5, r5, r1
 800ea62:	f025 0503 	bic.w	r5, r5, #3
 800ea66:	3508      	adds	r5, #8
 800ea68:	2d0c      	cmp	r5, #12
 800ea6a:	bf38      	it	cc
 800ea6c:	250c      	movcc	r5, #12
 800ea6e:	4629      	mov	r1, r5
 800ea70:	4638      	mov	r0, r7
 800ea72:	f7ff ffa5 	bl	800e9c0 <sbrk_aligned>
 800ea76:	3001      	adds	r0, #1
 800ea78:	d02b      	beq.n	800ead2 <_malloc_r+0xd2>
 800ea7a:	6823      	ldr	r3, [r4, #0]
 800ea7c:	442b      	add	r3, r5
 800ea7e:	6023      	str	r3, [r4, #0]
 800ea80:	e00e      	b.n	800eaa0 <_malloc_r+0xa0>
 800ea82:	6822      	ldr	r2, [r4, #0]
 800ea84:	1b52      	subs	r2, r2, r5
 800ea86:	d41e      	bmi.n	800eac6 <_malloc_r+0xc6>
 800ea88:	2a0b      	cmp	r2, #11
 800ea8a:	d916      	bls.n	800eaba <_malloc_r+0xba>
 800ea8c:	1961      	adds	r1, r4, r5
 800ea8e:	42a3      	cmp	r3, r4
 800ea90:	6025      	str	r5, [r4, #0]
 800ea92:	bf18      	it	ne
 800ea94:	6059      	strne	r1, [r3, #4]
 800ea96:	6863      	ldr	r3, [r4, #4]
 800ea98:	bf08      	it	eq
 800ea9a:	6031      	streq	r1, [r6, #0]
 800ea9c:	5162      	str	r2, [r4, r5]
 800ea9e:	604b      	str	r3, [r1, #4]
 800eaa0:	4638      	mov	r0, r7
 800eaa2:	f104 060b 	add.w	r6, r4, #11
 800eaa6:	f001 fa81 	bl	800ffac <__malloc_unlock>
 800eaaa:	f026 0607 	bic.w	r6, r6, #7
 800eaae:	1d23      	adds	r3, r4, #4
 800eab0:	1af2      	subs	r2, r6, r3
 800eab2:	d0b6      	beq.n	800ea22 <_malloc_r+0x22>
 800eab4:	1b9b      	subs	r3, r3, r6
 800eab6:	50a3      	str	r3, [r4, r2]
 800eab8:	e7b3      	b.n	800ea22 <_malloc_r+0x22>
 800eaba:	6862      	ldr	r2, [r4, #4]
 800eabc:	42a3      	cmp	r3, r4
 800eabe:	bf0c      	ite	eq
 800eac0:	6032      	streq	r2, [r6, #0]
 800eac2:	605a      	strne	r2, [r3, #4]
 800eac4:	e7ec      	b.n	800eaa0 <_malloc_r+0xa0>
 800eac6:	4623      	mov	r3, r4
 800eac8:	6864      	ldr	r4, [r4, #4]
 800eaca:	e7b2      	b.n	800ea32 <_malloc_r+0x32>
 800eacc:	4634      	mov	r4, r6
 800eace:	6876      	ldr	r6, [r6, #4]
 800ead0:	e7b9      	b.n	800ea46 <_malloc_r+0x46>
 800ead2:	230c      	movs	r3, #12
 800ead4:	603b      	str	r3, [r7, #0]
 800ead6:	4638      	mov	r0, r7
 800ead8:	f001 fa68 	bl	800ffac <__malloc_unlock>
 800eadc:	e7a1      	b.n	800ea22 <_malloc_r+0x22>
 800eade:	6025      	str	r5, [r4, #0]
 800eae0:	e7de      	b.n	800eaa0 <_malloc_r+0xa0>
 800eae2:	bf00      	nop
 800eae4:	24006530 	.word	0x24006530

0800eae8 <_sbrk_r>:
 800eae8:	b538      	push	{r3, r4, r5, lr}
 800eaea:	4d06      	ldr	r5, [pc, #24]	; (800eb04 <_sbrk_r+0x1c>)
 800eaec:	2300      	movs	r3, #0
 800eaee:	4604      	mov	r4, r0
 800eaf0:	4608      	mov	r0, r1
 800eaf2:	602b      	str	r3, [r5, #0]
 800eaf4:	f7f4 fb10 	bl	8003118 <_sbrk>
 800eaf8:	1c43      	adds	r3, r0, #1
 800eafa:	d102      	bne.n	800eb02 <_sbrk_r+0x1a>
 800eafc:	682b      	ldr	r3, [r5, #0]
 800eafe:	b103      	cbz	r3, 800eb02 <_sbrk_r+0x1a>
 800eb00:	6023      	str	r3, [r4, #0]
 800eb02:	bd38      	pop	{r3, r4, r5, pc}
 800eb04:	24006538 	.word	0x24006538

0800eb08 <sniprintf>:
 800eb08:	b40c      	push	{r2, r3}
 800eb0a:	b530      	push	{r4, r5, lr}
 800eb0c:	4b17      	ldr	r3, [pc, #92]	; (800eb6c <sniprintf+0x64>)
 800eb0e:	1e0c      	subs	r4, r1, #0
 800eb10:	681d      	ldr	r5, [r3, #0]
 800eb12:	b09d      	sub	sp, #116	; 0x74
 800eb14:	da08      	bge.n	800eb28 <sniprintf+0x20>
 800eb16:	238b      	movs	r3, #139	; 0x8b
 800eb18:	602b      	str	r3, [r5, #0]
 800eb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800eb1e:	b01d      	add	sp, #116	; 0x74
 800eb20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb24:	b002      	add	sp, #8
 800eb26:	4770      	bx	lr
 800eb28:	f44f 7302 	mov.w	r3, #520	; 0x208
 800eb2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800eb30:	bf14      	ite	ne
 800eb32:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eb36:	4623      	moveq	r3, r4
 800eb38:	9304      	str	r3, [sp, #16]
 800eb3a:	9307      	str	r3, [sp, #28]
 800eb3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eb40:	9002      	str	r0, [sp, #8]
 800eb42:	9006      	str	r0, [sp, #24]
 800eb44:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eb48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eb4a:	ab21      	add	r3, sp, #132	; 0x84
 800eb4c:	a902      	add	r1, sp, #8
 800eb4e:	4628      	mov	r0, r5
 800eb50:	9301      	str	r3, [sp, #4]
 800eb52:	f001 ff61 	bl	8010a18 <_svfiprintf_r>
 800eb56:	1c43      	adds	r3, r0, #1
 800eb58:	bfbc      	itt	lt
 800eb5a:	238b      	movlt	r3, #139	; 0x8b
 800eb5c:	602b      	strlt	r3, [r5, #0]
 800eb5e:	2c00      	cmp	r4, #0
 800eb60:	d0dd      	beq.n	800eb1e <sniprintf+0x16>
 800eb62:	9b02      	ldr	r3, [sp, #8]
 800eb64:	2200      	movs	r2, #0
 800eb66:	701a      	strb	r2, [r3, #0]
 800eb68:	e7d9      	b.n	800eb1e <sniprintf+0x16>
 800eb6a:	bf00      	nop
 800eb6c:	24003a2c 	.word	0x24003a2c

0800eb70 <strchr>:
 800eb70:	b2c9      	uxtb	r1, r1
 800eb72:	4603      	mov	r3, r0
 800eb74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb78:	b11a      	cbz	r2, 800eb82 <strchr+0x12>
 800eb7a:	428a      	cmp	r2, r1
 800eb7c:	d1f9      	bne.n	800eb72 <strchr+0x2>
 800eb7e:	4618      	mov	r0, r3
 800eb80:	4770      	bx	lr
 800eb82:	2900      	cmp	r1, #0
 800eb84:	bf18      	it	ne
 800eb86:	2300      	movne	r3, #0
 800eb88:	e7f9      	b.n	800eb7e <strchr+0xe>

0800eb8a <strcpy>:
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb90:	f803 2b01 	strb.w	r2, [r3], #1
 800eb94:	2a00      	cmp	r2, #0
 800eb96:	d1f9      	bne.n	800eb8c <strcpy+0x2>
 800eb98:	4770      	bx	lr

0800eb9a <strstr>:
 800eb9a:	780a      	ldrb	r2, [r1, #0]
 800eb9c:	b570      	push	{r4, r5, r6, lr}
 800eb9e:	b96a      	cbnz	r2, 800ebbc <strstr+0x22>
 800eba0:	bd70      	pop	{r4, r5, r6, pc}
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d109      	bne.n	800ebba <strstr+0x20>
 800eba6:	460c      	mov	r4, r1
 800eba8:	4605      	mov	r5, r0
 800ebaa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d0f6      	beq.n	800eba0 <strstr+0x6>
 800ebb2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ebb6:	429e      	cmp	r6, r3
 800ebb8:	d0f7      	beq.n	800ebaa <strstr+0x10>
 800ebba:	3001      	adds	r0, #1
 800ebbc:	7803      	ldrb	r3, [r0, #0]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d1ef      	bne.n	800eba2 <strstr+0x8>
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	e7ec      	b.n	800eba0 <strstr+0x6>

0800ebc6 <sulp>:
 800ebc6:	b570      	push	{r4, r5, r6, lr}
 800ebc8:	4604      	mov	r4, r0
 800ebca:	460d      	mov	r5, r1
 800ebcc:	4616      	mov	r6, r2
 800ebce:	ec45 4b10 	vmov	d0, r4, r5
 800ebd2:	f001 fd63 	bl	801069c <__ulp>
 800ebd6:	b17e      	cbz	r6, 800ebf8 <sulp+0x32>
 800ebd8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ebdc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	dd09      	ble.n	800ebf8 <sulp+0x32>
 800ebe4:	051b      	lsls	r3, r3, #20
 800ebe6:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800ebea:	2000      	movs	r0, #0
 800ebec:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800ebf0:	ec41 0b17 	vmov	d7, r0, r1
 800ebf4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ebf8:	bd70      	pop	{r4, r5, r6, pc}
 800ebfa:	0000      	movs	r0, r0
 800ebfc:	0000      	movs	r0, r0
	...

0800ec00 <_strtod_l>:
 800ec00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec04:	ed2d 8b0e 	vpush	{d8-d14}
 800ec08:	b097      	sub	sp, #92	; 0x5c
 800ec0a:	461f      	mov	r7, r3
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	9312      	str	r3, [sp, #72]	; 0x48
 800ec10:	4ba1      	ldr	r3, [pc, #644]	; (800ee98 <_strtod_l+0x298>)
 800ec12:	920d      	str	r2, [sp, #52]	; 0x34
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	9307      	str	r3, [sp, #28]
 800ec18:	4604      	mov	r4, r0
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	468b      	mov	fp, r1
 800ec1e:	f7f1 fb5f 	bl	80002e0 <strlen>
 800ec22:	f04f 0800 	mov.w	r8, #0
 800ec26:	4605      	mov	r5, r0
 800ec28:	f04f 0900 	mov.w	r9, #0
 800ec2c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800ec30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ec32:	7813      	ldrb	r3, [r2, #0]
 800ec34:	2b2b      	cmp	r3, #43	; 0x2b
 800ec36:	d04d      	beq.n	800ecd4 <_strtod_l+0xd4>
 800ec38:	d83a      	bhi.n	800ecb0 <_strtod_l+0xb0>
 800ec3a:	2b0d      	cmp	r3, #13
 800ec3c:	d833      	bhi.n	800eca6 <_strtod_l+0xa6>
 800ec3e:	2b08      	cmp	r3, #8
 800ec40:	d833      	bhi.n	800ecaa <_strtod_l+0xaa>
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d03d      	beq.n	800ecc2 <_strtod_l+0xc2>
 800ec46:	2300      	movs	r3, #0
 800ec48:	9308      	str	r3, [sp, #32]
 800ec4a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800ec4c:	7833      	ldrb	r3, [r6, #0]
 800ec4e:	2b30      	cmp	r3, #48	; 0x30
 800ec50:	f040 80b0 	bne.w	800edb4 <_strtod_l+0x1b4>
 800ec54:	7873      	ldrb	r3, [r6, #1]
 800ec56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ec5a:	2b58      	cmp	r3, #88	; 0x58
 800ec5c:	d167      	bne.n	800ed2e <_strtod_l+0x12e>
 800ec5e:	9b08      	ldr	r3, [sp, #32]
 800ec60:	9301      	str	r3, [sp, #4]
 800ec62:	ab12      	add	r3, sp, #72	; 0x48
 800ec64:	9702      	str	r7, [sp, #8]
 800ec66:	9300      	str	r3, [sp, #0]
 800ec68:	4a8c      	ldr	r2, [pc, #560]	; (800ee9c <_strtod_l+0x29c>)
 800ec6a:	ab13      	add	r3, sp, #76	; 0x4c
 800ec6c:	a911      	add	r1, sp, #68	; 0x44
 800ec6e:	4620      	mov	r0, r4
 800ec70:	f000 fe7c 	bl	800f96c <__gethex>
 800ec74:	f010 0507 	ands.w	r5, r0, #7
 800ec78:	4607      	mov	r7, r0
 800ec7a:	d005      	beq.n	800ec88 <_strtod_l+0x88>
 800ec7c:	2d06      	cmp	r5, #6
 800ec7e:	d12b      	bne.n	800ecd8 <_strtod_l+0xd8>
 800ec80:	3601      	adds	r6, #1
 800ec82:	2300      	movs	r3, #0
 800ec84:	9611      	str	r6, [sp, #68]	; 0x44
 800ec86:	9308      	str	r3, [sp, #32]
 800ec88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	f040 854e 	bne.w	800f72c <_strtod_l+0xb2c>
 800ec90:	9b08      	ldr	r3, [sp, #32]
 800ec92:	b1e3      	cbz	r3, 800ecce <_strtod_l+0xce>
 800ec94:	ec49 8b17 	vmov	d7, r8, r9
 800ec98:	eeb1 0b47 	vneg.f64	d0, d7
 800ec9c:	b017      	add	sp, #92	; 0x5c
 800ec9e:	ecbd 8b0e 	vpop	{d8-d14}
 800eca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca6:	2b20      	cmp	r3, #32
 800eca8:	d1cd      	bne.n	800ec46 <_strtod_l+0x46>
 800ecaa:	3201      	adds	r2, #1
 800ecac:	9211      	str	r2, [sp, #68]	; 0x44
 800ecae:	e7bf      	b.n	800ec30 <_strtod_l+0x30>
 800ecb0:	2b2d      	cmp	r3, #45	; 0x2d
 800ecb2:	d1c8      	bne.n	800ec46 <_strtod_l+0x46>
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	9308      	str	r3, [sp, #32]
 800ecb8:	1c53      	adds	r3, r2, #1
 800ecba:	9311      	str	r3, [sp, #68]	; 0x44
 800ecbc:	7853      	ldrb	r3, [r2, #1]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d1c3      	bne.n	800ec4a <_strtod_l+0x4a>
 800ecc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ecc4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	f040 852d 	bne.w	800f728 <_strtod_l+0xb28>
 800ecce:	ec49 8b10 	vmov	d0, r8, r9
 800ecd2:	e7e3      	b.n	800ec9c <_strtod_l+0x9c>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	e7ee      	b.n	800ecb6 <_strtod_l+0xb6>
 800ecd8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ecda:	b13a      	cbz	r2, 800ecec <_strtod_l+0xec>
 800ecdc:	2135      	movs	r1, #53	; 0x35
 800ecde:	a814      	add	r0, sp, #80	; 0x50
 800ece0:	f001 fde4 	bl	80108ac <__copybits>
 800ece4:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ece6:	4620      	mov	r0, r4
 800ece8:	f001 f9a6 	bl	8010038 <_Bfree>
 800ecec:	3d01      	subs	r5, #1
 800ecee:	2d04      	cmp	r5, #4
 800ecf0:	d806      	bhi.n	800ed00 <_strtod_l+0x100>
 800ecf2:	e8df f005 	tbb	[pc, r5]
 800ecf6:	030a      	.short	0x030a
 800ecf8:	1714      	.short	0x1714
 800ecfa:	0a          	.byte	0x0a
 800ecfb:	00          	.byte	0x00
 800ecfc:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800ed00:	073f      	lsls	r7, r7, #28
 800ed02:	d5c1      	bpl.n	800ec88 <_strtod_l+0x88>
 800ed04:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800ed08:	e7be      	b.n	800ec88 <_strtod_l+0x88>
 800ed0a:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800ed0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ed10:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ed14:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ed18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ed1c:	e7f0      	b.n	800ed00 <_strtod_l+0x100>
 800ed1e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800eea0 <_strtod_l+0x2a0>
 800ed22:	e7ed      	b.n	800ed00 <_strtod_l+0x100>
 800ed24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ed28:	f04f 38ff 	mov.w	r8, #4294967295
 800ed2c:	e7e8      	b.n	800ed00 <_strtod_l+0x100>
 800ed2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ed30:	1c5a      	adds	r2, r3, #1
 800ed32:	9211      	str	r2, [sp, #68]	; 0x44
 800ed34:	785b      	ldrb	r3, [r3, #1]
 800ed36:	2b30      	cmp	r3, #48	; 0x30
 800ed38:	d0f9      	beq.n	800ed2e <_strtod_l+0x12e>
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d0a4      	beq.n	800ec88 <_strtod_l+0x88>
 800ed3e:	2301      	movs	r3, #1
 800ed40:	f04f 0a00 	mov.w	sl, #0
 800ed44:	9304      	str	r3, [sp, #16]
 800ed46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ed48:	930a      	str	r3, [sp, #40]	; 0x28
 800ed4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ed4e:	f8cd a018 	str.w	sl, [sp, #24]
 800ed52:	220a      	movs	r2, #10
 800ed54:	9811      	ldr	r0, [sp, #68]	; 0x44
 800ed56:	7807      	ldrb	r7, [r0, #0]
 800ed58:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800ed5c:	b2d9      	uxtb	r1, r3
 800ed5e:	2909      	cmp	r1, #9
 800ed60:	d92a      	bls.n	800edb8 <_strtod_l+0x1b8>
 800ed62:	9907      	ldr	r1, [sp, #28]
 800ed64:	462a      	mov	r2, r5
 800ed66:	f002 fa4f 	bl	8011208 <strncmp>
 800ed6a:	2800      	cmp	r0, #0
 800ed6c:	d033      	beq.n	800edd6 <_strtod_l+0x1d6>
 800ed6e:	2000      	movs	r0, #0
 800ed70:	9b06      	ldr	r3, [sp, #24]
 800ed72:	463a      	mov	r2, r7
 800ed74:	4601      	mov	r1, r0
 800ed76:	4607      	mov	r7, r0
 800ed78:	2a65      	cmp	r2, #101	; 0x65
 800ed7a:	d001      	beq.n	800ed80 <_strtod_l+0x180>
 800ed7c:	2a45      	cmp	r2, #69	; 0x45
 800ed7e:	d117      	bne.n	800edb0 <_strtod_l+0x1b0>
 800ed80:	b91b      	cbnz	r3, 800ed8a <_strtod_l+0x18a>
 800ed82:	9b04      	ldr	r3, [sp, #16]
 800ed84:	4303      	orrs	r3, r0
 800ed86:	d09c      	beq.n	800ecc2 <_strtod_l+0xc2>
 800ed88:	2300      	movs	r3, #0
 800ed8a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800ed8e:	f10b 0201 	add.w	r2, fp, #1
 800ed92:	9211      	str	r2, [sp, #68]	; 0x44
 800ed94:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800ed98:	2a2b      	cmp	r2, #43	; 0x2b
 800ed9a:	d071      	beq.n	800ee80 <_strtod_l+0x280>
 800ed9c:	2a2d      	cmp	r2, #45	; 0x2d
 800ed9e:	d077      	beq.n	800ee90 <_strtod_l+0x290>
 800eda0:	f04f 0e00 	mov.w	lr, #0
 800eda4:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800eda8:	2d09      	cmp	r5, #9
 800edaa:	d97f      	bls.n	800eeac <_strtod_l+0x2ac>
 800edac:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800edb0:	2500      	movs	r5, #0
 800edb2:	e09b      	b.n	800eeec <_strtod_l+0x2ec>
 800edb4:	2300      	movs	r3, #0
 800edb6:	e7c3      	b.n	800ed40 <_strtod_l+0x140>
 800edb8:	9906      	ldr	r1, [sp, #24]
 800edba:	2908      	cmp	r1, #8
 800edbc:	bfdd      	ittte	le
 800edbe:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800edc0:	fb02 3301 	mlale	r3, r2, r1, r3
 800edc4:	9309      	strle	r3, [sp, #36]	; 0x24
 800edc6:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800edca:	9b06      	ldr	r3, [sp, #24]
 800edcc:	3001      	adds	r0, #1
 800edce:	3301      	adds	r3, #1
 800edd0:	9306      	str	r3, [sp, #24]
 800edd2:	9011      	str	r0, [sp, #68]	; 0x44
 800edd4:	e7be      	b.n	800ed54 <_strtod_l+0x154>
 800edd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800edd8:	195a      	adds	r2, r3, r5
 800edda:	9211      	str	r2, [sp, #68]	; 0x44
 800eddc:	5d5a      	ldrb	r2, [r3, r5]
 800edde:	9b06      	ldr	r3, [sp, #24]
 800ede0:	b3a3      	cbz	r3, 800ee4c <_strtod_l+0x24c>
 800ede2:	4607      	mov	r7, r0
 800ede4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ede8:	2909      	cmp	r1, #9
 800edea:	d912      	bls.n	800ee12 <_strtod_l+0x212>
 800edec:	2101      	movs	r1, #1
 800edee:	e7c3      	b.n	800ed78 <_strtod_l+0x178>
 800edf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800edf2:	1c5a      	adds	r2, r3, #1
 800edf4:	9211      	str	r2, [sp, #68]	; 0x44
 800edf6:	785a      	ldrb	r2, [r3, #1]
 800edf8:	3001      	adds	r0, #1
 800edfa:	2a30      	cmp	r2, #48	; 0x30
 800edfc:	d0f8      	beq.n	800edf0 <_strtod_l+0x1f0>
 800edfe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ee02:	2b08      	cmp	r3, #8
 800ee04:	f200 8497 	bhi.w	800f736 <_strtod_l+0xb36>
 800ee08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee0a:	930a      	str	r3, [sp, #40]	; 0x28
 800ee0c:	4607      	mov	r7, r0
 800ee0e:	2000      	movs	r0, #0
 800ee10:	4603      	mov	r3, r0
 800ee12:	3a30      	subs	r2, #48	; 0x30
 800ee14:	f100 0101 	add.w	r1, r0, #1
 800ee18:	d012      	beq.n	800ee40 <_strtod_l+0x240>
 800ee1a:	440f      	add	r7, r1
 800ee1c:	eb00 0c03 	add.w	ip, r0, r3
 800ee20:	4619      	mov	r1, r3
 800ee22:	250a      	movs	r5, #10
 800ee24:	4561      	cmp	r1, ip
 800ee26:	d113      	bne.n	800ee50 <_strtod_l+0x250>
 800ee28:	1819      	adds	r1, r3, r0
 800ee2a:	2908      	cmp	r1, #8
 800ee2c:	f103 0301 	add.w	r3, r3, #1
 800ee30:	4403      	add	r3, r0
 800ee32:	dc1c      	bgt.n	800ee6e <_strtod_l+0x26e>
 800ee34:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee36:	210a      	movs	r1, #10
 800ee38:	fb01 2200 	mla	r2, r1, r0, r2
 800ee3c:	9209      	str	r2, [sp, #36]	; 0x24
 800ee3e:	2100      	movs	r1, #0
 800ee40:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ee42:	1c50      	adds	r0, r2, #1
 800ee44:	9011      	str	r0, [sp, #68]	; 0x44
 800ee46:	7852      	ldrb	r2, [r2, #1]
 800ee48:	4608      	mov	r0, r1
 800ee4a:	e7cb      	b.n	800ede4 <_strtod_l+0x1e4>
 800ee4c:	9806      	ldr	r0, [sp, #24]
 800ee4e:	e7d4      	b.n	800edfa <_strtod_l+0x1fa>
 800ee50:	2908      	cmp	r1, #8
 800ee52:	dc04      	bgt.n	800ee5e <_strtod_l+0x25e>
 800ee54:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ee56:	436e      	muls	r6, r5
 800ee58:	9609      	str	r6, [sp, #36]	; 0x24
 800ee5a:	3101      	adds	r1, #1
 800ee5c:	e7e2      	b.n	800ee24 <_strtod_l+0x224>
 800ee5e:	f101 0e01 	add.w	lr, r1, #1
 800ee62:	f1be 0f10 	cmp.w	lr, #16
 800ee66:	bfd8      	it	le
 800ee68:	fb05 fa0a 	mulle.w	sl, r5, sl
 800ee6c:	e7f5      	b.n	800ee5a <_strtod_l+0x25a>
 800ee6e:	2b10      	cmp	r3, #16
 800ee70:	bfdc      	itt	le
 800ee72:	210a      	movle	r1, #10
 800ee74:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800ee78:	e7e1      	b.n	800ee3e <_strtod_l+0x23e>
 800ee7a:	2700      	movs	r7, #0
 800ee7c:	2101      	movs	r1, #1
 800ee7e:	e780      	b.n	800ed82 <_strtod_l+0x182>
 800ee80:	f04f 0e00 	mov.w	lr, #0
 800ee84:	f10b 0202 	add.w	r2, fp, #2
 800ee88:	9211      	str	r2, [sp, #68]	; 0x44
 800ee8a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800ee8e:	e789      	b.n	800eda4 <_strtod_l+0x1a4>
 800ee90:	f04f 0e01 	mov.w	lr, #1
 800ee94:	e7f6      	b.n	800ee84 <_strtod_l+0x284>
 800ee96:	bf00      	nop
 800ee98:	08011e08 	.word	0x08011e08
 800ee9c:	08011c90 	.word	0x08011c90
 800eea0:	7ff00000 	.word	0x7ff00000
 800eea4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eea6:	1c55      	adds	r5, r2, #1
 800eea8:	9511      	str	r5, [sp, #68]	; 0x44
 800eeaa:	7852      	ldrb	r2, [r2, #1]
 800eeac:	2a30      	cmp	r2, #48	; 0x30
 800eeae:	d0f9      	beq.n	800eea4 <_strtod_l+0x2a4>
 800eeb0:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800eeb4:	2d08      	cmp	r5, #8
 800eeb6:	f63f af7b 	bhi.w	800edb0 <_strtod_l+0x1b0>
 800eeba:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800eebe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eec0:	9207      	str	r2, [sp, #28]
 800eec2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eec4:	1c55      	adds	r5, r2, #1
 800eec6:	9511      	str	r5, [sp, #68]	; 0x44
 800eec8:	7852      	ldrb	r2, [r2, #1]
 800eeca:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800eece:	2e09      	cmp	r6, #9
 800eed0:	d937      	bls.n	800ef42 <_strtod_l+0x342>
 800eed2:	9e07      	ldr	r6, [sp, #28]
 800eed4:	1bad      	subs	r5, r5, r6
 800eed6:	2d08      	cmp	r5, #8
 800eed8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800eedc:	dc02      	bgt.n	800eee4 <_strtod_l+0x2e4>
 800eede:	4565      	cmp	r5, ip
 800eee0:	bfa8      	it	ge
 800eee2:	4665      	movge	r5, ip
 800eee4:	f1be 0f00 	cmp.w	lr, #0
 800eee8:	d000      	beq.n	800eeec <_strtod_l+0x2ec>
 800eeea:	426d      	negs	r5, r5
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d14d      	bne.n	800ef8c <_strtod_l+0x38c>
 800eef0:	9b04      	ldr	r3, [sp, #16]
 800eef2:	4303      	orrs	r3, r0
 800eef4:	f47f aec8 	bne.w	800ec88 <_strtod_l+0x88>
 800eef8:	2900      	cmp	r1, #0
 800eefa:	f47f aee2 	bne.w	800ecc2 <_strtod_l+0xc2>
 800eefe:	2a69      	cmp	r2, #105	; 0x69
 800ef00:	d027      	beq.n	800ef52 <_strtod_l+0x352>
 800ef02:	dc24      	bgt.n	800ef4e <_strtod_l+0x34e>
 800ef04:	2a49      	cmp	r2, #73	; 0x49
 800ef06:	d024      	beq.n	800ef52 <_strtod_l+0x352>
 800ef08:	2a4e      	cmp	r2, #78	; 0x4e
 800ef0a:	f47f aeda 	bne.w	800ecc2 <_strtod_l+0xc2>
 800ef0e:	4996      	ldr	r1, [pc, #600]	; (800f168 <_strtod_l+0x568>)
 800ef10:	a811      	add	r0, sp, #68	; 0x44
 800ef12:	f000 ff83 	bl	800fe1c <__match>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	f43f aed3 	beq.w	800ecc2 <_strtod_l+0xc2>
 800ef1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	2b28      	cmp	r3, #40	; 0x28
 800ef22:	d12d      	bne.n	800ef80 <_strtod_l+0x380>
 800ef24:	4991      	ldr	r1, [pc, #580]	; (800f16c <_strtod_l+0x56c>)
 800ef26:	aa14      	add	r2, sp, #80	; 0x50
 800ef28:	a811      	add	r0, sp, #68	; 0x44
 800ef2a:	f000 ff8b 	bl	800fe44 <__hexnan>
 800ef2e:	2805      	cmp	r0, #5
 800ef30:	d126      	bne.n	800ef80 <_strtod_l+0x380>
 800ef32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef34:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800ef38:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ef3c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ef40:	e6a2      	b.n	800ec88 <_strtod_l+0x88>
 800ef42:	250a      	movs	r5, #10
 800ef44:	fb05 250c 	mla	r5, r5, ip, r2
 800ef48:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800ef4c:	e7b9      	b.n	800eec2 <_strtod_l+0x2c2>
 800ef4e:	2a6e      	cmp	r2, #110	; 0x6e
 800ef50:	e7db      	b.n	800ef0a <_strtod_l+0x30a>
 800ef52:	4987      	ldr	r1, [pc, #540]	; (800f170 <_strtod_l+0x570>)
 800ef54:	a811      	add	r0, sp, #68	; 0x44
 800ef56:	f000 ff61 	bl	800fe1c <__match>
 800ef5a:	2800      	cmp	r0, #0
 800ef5c:	f43f aeb1 	beq.w	800ecc2 <_strtod_l+0xc2>
 800ef60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ef62:	4984      	ldr	r1, [pc, #528]	; (800f174 <_strtod_l+0x574>)
 800ef64:	3b01      	subs	r3, #1
 800ef66:	a811      	add	r0, sp, #68	; 0x44
 800ef68:	9311      	str	r3, [sp, #68]	; 0x44
 800ef6a:	f000 ff57 	bl	800fe1c <__match>
 800ef6e:	b910      	cbnz	r0, 800ef76 <_strtod_l+0x376>
 800ef70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ef72:	3301      	adds	r3, #1
 800ef74:	9311      	str	r3, [sp, #68]	; 0x44
 800ef76:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800f188 <_strtod_l+0x588>
 800ef7a:	f04f 0800 	mov.w	r8, #0
 800ef7e:	e683      	b.n	800ec88 <_strtod_l+0x88>
 800ef80:	487d      	ldr	r0, [pc, #500]	; (800f178 <_strtod_l+0x578>)
 800ef82:	f002 f939 	bl	80111f8 <nan>
 800ef86:	ec59 8b10 	vmov	r8, r9, d0
 800ef8a:	e67d      	b.n	800ec88 <_strtod_l+0x88>
 800ef8c:	1bea      	subs	r2, r5, r7
 800ef8e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800ef92:	9207      	str	r2, [sp, #28]
 800ef94:	9a06      	ldr	r2, [sp, #24]
 800ef96:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ef9a:	2a00      	cmp	r2, #0
 800ef9c:	bf08      	it	eq
 800ef9e:	461a      	moveq	r2, r3
 800efa0:	2b10      	cmp	r3, #16
 800efa2:	9206      	str	r2, [sp, #24]
 800efa4:	461a      	mov	r2, r3
 800efa6:	bfa8      	it	ge
 800efa8:	2210      	movge	r2, #16
 800efaa:	2b09      	cmp	r3, #9
 800efac:	ec59 8b17 	vmov	r8, r9, d7
 800efb0:	dd0c      	ble.n	800efcc <_strtod_l+0x3cc>
 800efb2:	4972      	ldr	r1, [pc, #456]	; (800f17c <_strtod_l+0x57c>)
 800efb4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800efb8:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800efbc:	ee06 aa90 	vmov	s13, sl
 800efc0:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800efc4:	eea7 6b05 	vfma.f64	d6, d7, d5
 800efc8:	ec59 8b16 	vmov	r8, r9, d6
 800efcc:	2b0f      	cmp	r3, #15
 800efce:	dc36      	bgt.n	800f03e <_strtod_l+0x43e>
 800efd0:	9907      	ldr	r1, [sp, #28]
 800efd2:	2900      	cmp	r1, #0
 800efd4:	f43f ae58 	beq.w	800ec88 <_strtod_l+0x88>
 800efd8:	dd23      	ble.n	800f022 <_strtod_l+0x422>
 800efda:	2916      	cmp	r1, #22
 800efdc:	dc0b      	bgt.n	800eff6 <_strtod_l+0x3f6>
 800efde:	4b67      	ldr	r3, [pc, #412]	; (800f17c <_strtod_l+0x57c>)
 800efe0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800efe4:	ed93 7b00 	vldr	d7, [r3]
 800efe8:	ec49 8b16 	vmov	d6, r8, r9
 800efec:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eff0:	ec59 8b17 	vmov	r8, r9, d7
 800eff4:	e648      	b.n	800ec88 <_strtod_l+0x88>
 800eff6:	9807      	ldr	r0, [sp, #28]
 800eff8:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800effc:	4281      	cmp	r1, r0
 800effe:	db1e      	blt.n	800f03e <_strtod_l+0x43e>
 800f000:	4a5e      	ldr	r2, [pc, #376]	; (800f17c <_strtod_l+0x57c>)
 800f002:	f1c3 030f 	rsb	r3, r3, #15
 800f006:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f00a:	ed91 7b00 	vldr	d7, [r1]
 800f00e:	ec49 8b16 	vmov	d6, r8, r9
 800f012:	1ac3      	subs	r3, r0, r3
 800f014:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f018:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f01c:	ed92 6b00 	vldr	d6, [r2]
 800f020:	e7e4      	b.n	800efec <_strtod_l+0x3ec>
 800f022:	9907      	ldr	r1, [sp, #28]
 800f024:	3116      	adds	r1, #22
 800f026:	db0a      	blt.n	800f03e <_strtod_l+0x43e>
 800f028:	4b54      	ldr	r3, [pc, #336]	; (800f17c <_strtod_l+0x57c>)
 800f02a:	1b7d      	subs	r5, r7, r5
 800f02c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f030:	ed95 7b00 	vldr	d7, [r5]
 800f034:	ec49 8b16 	vmov	d6, r8, r9
 800f038:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f03c:	e7d8      	b.n	800eff0 <_strtod_l+0x3f0>
 800f03e:	9907      	ldr	r1, [sp, #28]
 800f040:	1a9a      	subs	r2, r3, r2
 800f042:	440a      	add	r2, r1
 800f044:	2a00      	cmp	r2, #0
 800f046:	dd6f      	ble.n	800f128 <_strtod_l+0x528>
 800f048:	f012 000f 	ands.w	r0, r2, #15
 800f04c:	d00a      	beq.n	800f064 <_strtod_l+0x464>
 800f04e:	494b      	ldr	r1, [pc, #300]	; (800f17c <_strtod_l+0x57c>)
 800f050:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f054:	ed91 7b00 	vldr	d7, [r1]
 800f058:	ec49 8b16 	vmov	d6, r8, r9
 800f05c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f060:	ec59 8b17 	vmov	r8, r9, d7
 800f064:	f032 020f 	bics.w	r2, r2, #15
 800f068:	d04f      	beq.n	800f10a <_strtod_l+0x50a>
 800f06a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800f06e:	dd22      	ble.n	800f0b6 <_strtod_l+0x4b6>
 800f070:	2500      	movs	r5, #0
 800f072:	462e      	mov	r6, r5
 800f074:	9506      	str	r5, [sp, #24]
 800f076:	462f      	mov	r7, r5
 800f078:	2322      	movs	r3, #34	; 0x22
 800f07a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800f188 <_strtod_l+0x588>
 800f07e:	6023      	str	r3, [r4, #0]
 800f080:	f04f 0800 	mov.w	r8, #0
 800f084:	9b06      	ldr	r3, [sp, #24]
 800f086:	2b00      	cmp	r3, #0
 800f088:	f43f adfe 	beq.w	800ec88 <_strtod_l+0x88>
 800f08c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f08e:	4620      	mov	r0, r4
 800f090:	f000 ffd2 	bl	8010038 <_Bfree>
 800f094:	4639      	mov	r1, r7
 800f096:	4620      	mov	r0, r4
 800f098:	f000 ffce 	bl	8010038 <_Bfree>
 800f09c:	4631      	mov	r1, r6
 800f09e:	4620      	mov	r0, r4
 800f0a0:	f000 ffca 	bl	8010038 <_Bfree>
 800f0a4:	9906      	ldr	r1, [sp, #24]
 800f0a6:	4620      	mov	r0, r4
 800f0a8:	f000 ffc6 	bl	8010038 <_Bfree>
 800f0ac:	4629      	mov	r1, r5
 800f0ae:	4620      	mov	r0, r4
 800f0b0:	f000 ffc2 	bl	8010038 <_Bfree>
 800f0b4:	e5e8      	b.n	800ec88 <_strtod_l+0x88>
 800f0b6:	2000      	movs	r0, #0
 800f0b8:	ec49 8b17 	vmov	d7, r8, r9
 800f0bc:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800f180 <_strtod_l+0x580>
 800f0c0:	1112      	asrs	r2, r2, #4
 800f0c2:	4601      	mov	r1, r0
 800f0c4:	2a01      	cmp	r2, #1
 800f0c6:	dc23      	bgt.n	800f110 <_strtod_l+0x510>
 800f0c8:	b108      	cbz	r0, 800f0ce <_strtod_l+0x4ce>
 800f0ca:	ec59 8b17 	vmov	r8, r9, d7
 800f0ce:	4a2c      	ldr	r2, [pc, #176]	; (800f180 <_strtod_l+0x580>)
 800f0d0:	482c      	ldr	r0, [pc, #176]	; (800f184 <_strtod_l+0x584>)
 800f0d2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f0d6:	ed92 7b00 	vldr	d7, [r2]
 800f0da:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800f0de:	ec49 8b16 	vmov	d6, r8, r9
 800f0e2:	4a29      	ldr	r2, [pc, #164]	; (800f188 <_strtod_l+0x588>)
 800f0e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f0e8:	ee17 1a90 	vmov	r1, s15
 800f0ec:	400a      	ands	r2, r1
 800f0ee:	4282      	cmp	r2, r0
 800f0f0:	ec59 8b17 	vmov	r8, r9, d7
 800f0f4:	d8bc      	bhi.n	800f070 <_strtod_l+0x470>
 800f0f6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800f0fa:	4282      	cmp	r2, r0
 800f0fc:	bf86      	itte	hi
 800f0fe:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800f18c <_strtod_l+0x58c>
 800f102:	f04f 38ff 	movhi.w	r8, #4294967295
 800f106:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800f10a:	2200      	movs	r2, #0
 800f10c:	9204      	str	r2, [sp, #16]
 800f10e:	e078      	b.n	800f202 <_strtod_l+0x602>
 800f110:	07d6      	lsls	r6, r2, #31
 800f112:	d504      	bpl.n	800f11e <_strtod_l+0x51e>
 800f114:	ed9c 6b00 	vldr	d6, [ip]
 800f118:	2001      	movs	r0, #1
 800f11a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f11e:	3101      	adds	r1, #1
 800f120:	1052      	asrs	r2, r2, #1
 800f122:	f10c 0c08 	add.w	ip, ip, #8
 800f126:	e7cd      	b.n	800f0c4 <_strtod_l+0x4c4>
 800f128:	d0ef      	beq.n	800f10a <_strtod_l+0x50a>
 800f12a:	4252      	negs	r2, r2
 800f12c:	f012 000f 	ands.w	r0, r2, #15
 800f130:	d00a      	beq.n	800f148 <_strtod_l+0x548>
 800f132:	4912      	ldr	r1, [pc, #72]	; (800f17c <_strtod_l+0x57c>)
 800f134:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f138:	ed91 7b00 	vldr	d7, [r1]
 800f13c:	ec49 8b16 	vmov	d6, r8, r9
 800f140:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f144:	ec59 8b17 	vmov	r8, r9, d7
 800f148:	1112      	asrs	r2, r2, #4
 800f14a:	d0de      	beq.n	800f10a <_strtod_l+0x50a>
 800f14c:	2a1f      	cmp	r2, #31
 800f14e:	dd1f      	ble.n	800f190 <_strtod_l+0x590>
 800f150:	2500      	movs	r5, #0
 800f152:	462e      	mov	r6, r5
 800f154:	9506      	str	r5, [sp, #24]
 800f156:	462f      	mov	r7, r5
 800f158:	2322      	movs	r3, #34	; 0x22
 800f15a:	f04f 0800 	mov.w	r8, #0
 800f15e:	f04f 0900 	mov.w	r9, #0
 800f162:	6023      	str	r3, [r4, #0]
 800f164:	e78e      	b.n	800f084 <_strtod_l+0x484>
 800f166:	bf00      	nop
 800f168:	08011c8d 	.word	0x08011c8d
 800f16c:	08011ca4 	.word	0x08011ca4
 800f170:	08011c84 	.word	0x08011c84
 800f174:	08011c87 	.word	0x08011c87
 800f178:	08011d8f 	.word	0x08011d8f
 800f17c:	08011ea0 	.word	0x08011ea0
 800f180:	08011e78 	.word	0x08011e78
 800f184:	7ca00000 	.word	0x7ca00000
 800f188:	7ff00000 	.word	0x7ff00000
 800f18c:	7fefffff 	.word	0x7fefffff
 800f190:	f012 0110 	ands.w	r1, r2, #16
 800f194:	bf18      	it	ne
 800f196:	216a      	movne	r1, #106	; 0x6a
 800f198:	9104      	str	r1, [sp, #16]
 800f19a:	ec49 8b17 	vmov	d7, r8, r9
 800f19e:	49be      	ldr	r1, [pc, #760]	; (800f498 <_strtod_l+0x898>)
 800f1a0:	2000      	movs	r0, #0
 800f1a2:	07d6      	lsls	r6, r2, #31
 800f1a4:	d504      	bpl.n	800f1b0 <_strtod_l+0x5b0>
 800f1a6:	ed91 6b00 	vldr	d6, [r1]
 800f1aa:	2001      	movs	r0, #1
 800f1ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f1b0:	1052      	asrs	r2, r2, #1
 800f1b2:	f101 0108 	add.w	r1, r1, #8
 800f1b6:	d1f4      	bne.n	800f1a2 <_strtod_l+0x5a2>
 800f1b8:	b108      	cbz	r0, 800f1be <_strtod_l+0x5be>
 800f1ba:	ec59 8b17 	vmov	r8, r9, d7
 800f1be:	9a04      	ldr	r2, [sp, #16]
 800f1c0:	b1c2      	cbz	r2, 800f1f4 <_strtod_l+0x5f4>
 800f1c2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800f1c6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800f1ca:	2a00      	cmp	r2, #0
 800f1cc:	4648      	mov	r0, r9
 800f1ce:	dd11      	ble.n	800f1f4 <_strtod_l+0x5f4>
 800f1d0:	2a1f      	cmp	r2, #31
 800f1d2:	f340 812e 	ble.w	800f432 <_strtod_l+0x832>
 800f1d6:	2a34      	cmp	r2, #52	; 0x34
 800f1d8:	bfde      	ittt	le
 800f1da:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800f1de:	f04f 32ff 	movle.w	r2, #4294967295
 800f1e2:	fa02 f101 	lslle.w	r1, r2, r1
 800f1e6:	f04f 0800 	mov.w	r8, #0
 800f1ea:	bfcc      	ite	gt
 800f1ec:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800f1f0:	ea01 0900 	andle.w	r9, r1, r0
 800f1f4:	ec49 8b17 	vmov	d7, r8, r9
 800f1f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f200:	d0a6      	beq.n	800f150 <_strtod_l+0x550>
 800f202:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f204:	9200      	str	r2, [sp, #0]
 800f206:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f208:	9a06      	ldr	r2, [sp, #24]
 800f20a:	4620      	mov	r0, r4
 800f20c:	f000 ff7c 	bl	8010108 <__s2b>
 800f210:	9006      	str	r0, [sp, #24]
 800f212:	2800      	cmp	r0, #0
 800f214:	f43f af2c 	beq.w	800f070 <_strtod_l+0x470>
 800f218:	9b07      	ldr	r3, [sp, #28]
 800f21a:	1b7d      	subs	r5, r7, r5
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	bfb4      	ite	lt
 800f220:	462b      	movlt	r3, r5
 800f222:	2300      	movge	r3, #0
 800f224:	9309      	str	r3, [sp, #36]	; 0x24
 800f226:	9b07      	ldr	r3, [sp, #28]
 800f228:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800f478 <_strtod_l+0x878>
 800f22c:	ed9f ab94 	vldr	d10, [pc, #592]	; 800f480 <_strtod_l+0x880>
 800f230:	ed9f bb95 	vldr	d11, [pc, #596]	; 800f488 <_strtod_l+0x888>
 800f234:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f238:	2500      	movs	r5, #0
 800f23a:	930c      	str	r3, [sp, #48]	; 0x30
 800f23c:	462e      	mov	r6, r5
 800f23e:	9b06      	ldr	r3, [sp, #24]
 800f240:	4620      	mov	r0, r4
 800f242:	6859      	ldr	r1, [r3, #4]
 800f244:	f000 feb8 	bl	800ffb8 <_Balloc>
 800f248:	4607      	mov	r7, r0
 800f24a:	2800      	cmp	r0, #0
 800f24c:	f43f af14 	beq.w	800f078 <_strtod_l+0x478>
 800f250:	9b06      	ldr	r3, [sp, #24]
 800f252:	691a      	ldr	r2, [r3, #16]
 800f254:	3202      	adds	r2, #2
 800f256:	f103 010c 	add.w	r1, r3, #12
 800f25a:	0092      	lsls	r2, r2, #2
 800f25c:	300c      	adds	r0, #12
 800f25e:	f7ff fb4d 	bl	800e8fc <memcpy>
 800f262:	ec49 8b10 	vmov	d0, r8, r9
 800f266:	aa14      	add	r2, sp, #80	; 0x50
 800f268:	a913      	add	r1, sp, #76	; 0x4c
 800f26a:	4620      	mov	r0, r4
 800f26c:	f001 fa92 	bl	8010794 <__d2b>
 800f270:	ec49 8b18 	vmov	d8, r8, r9
 800f274:	9012      	str	r0, [sp, #72]	; 0x48
 800f276:	2800      	cmp	r0, #0
 800f278:	f43f aefe 	beq.w	800f078 <_strtod_l+0x478>
 800f27c:	2101      	movs	r1, #1
 800f27e:	4620      	mov	r0, r4
 800f280:	f000 ffdc 	bl	801023c <__i2b>
 800f284:	4606      	mov	r6, r0
 800f286:	2800      	cmp	r0, #0
 800f288:	f43f aef6 	beq.w	800f078 <_strtod_l+0x478>
 800f28c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f28e:	9914      	ldr	r1, [sp, #80]	; 0x50
 800f290:	2b00      	cmp	r3, #0
 800f292:	bfab      	itete	ge
 800f294:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800f296:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800f298:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800f29c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800f2a0:	bfac      	ite	ge
 800f2a2:	eb03 0b02 	addge.w	fp, r3, r2
 800f2a6:	eba2 0a03 	sublt.w	sl, r2, r3
 800f2aa:	9a04      	ldr	r2, [sp, #16]
 800f2ac:	1a9b      	subs	r3, r3, r2
 800f2ae:	440b      	add	r3, r1
 800f2b0:	4a7a      	ldr	r2, [pc, #488]	; (800f49c <_strtod_l+0x89c>)
 800f2b2:	3b01      	subs	r3, #1
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800f2ba:	f280 80cd 	bge.w	800f458 <_strtod_l+0x858>
 800f2be:	1ad2      	subs	r2, r2, r3
 800f2c0:	2a1f      	cmp	r2, #31
 800f2c2:	eba1 0102 	sub.w	r1, r1, r2
 800f2c6:	f04f 0001 	mov.w	r0, #1
 800f2ca:	f300 80b9 	bgt.w	800f440 <_strtod_l+0x840>
 800f2ce:	fa00 f302 	lsl.w	r3, r0, r2
 800f2d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	930a      	str	r3, [sp, #40]	; 0x28
 800f2d8:	eb0b 0301 	add.w	r3, fp, r1
 800f2dc:	9a04      	ldr	r2, [sp, #16]
 800f2de:	459b      	cmp	fp, r3
 800f2e0:	448a      	add	sl, r1
 800f2e2:	4492      	add	sl, r2
 800f2e4:	465a      	mov	r2, fp
 800f2e6:	bfa8      	it	ge
 800f2e8:	461a      	movge	r2, r3
 800f2ea:	4552      	cmp	r2, sl
 800f2ec:	bfa8      	it	ge
 800f2ee:	4652      	movge	r2, sl
 800f2f0:	2a00      	cmp	r2, #0
 800f2f2:	bfc2      	ittt	gt
 800f2f4:	1a9b      	subgt	r3, r3, r2
 800f2f6:	ebaa 0a02 	subgt.w	sl, sl, r2
 800f2fa:	ebab 0b02 	subgt.w	fp, fp, r2
 800f2fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f300:	2a00      	cmp	r2, #0
 800f302:	dd18      	ble.n	800f336 <_strtod_l+0x736>
 800f304:	4631      	mov	r1, r6
 800f306:	4620      	mov	r0, r4
 800f308:	930f      	str	r3, [sp, #60]	; 0x3c
 800f30a:	f001 f857 	bl	80103bc <__pow5mult>
 800f30e:	4606      	mov	r6, r0
 800f310:	2800      	cmp	r0, #0
 800f312:	f43f aeb1 	beq.w	800f078 <_strtod_l+0x478>
 800f316:	4601      	mov	r1, r0
 800f318:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f31a:	4620      	mov	r0, r4
 800f31c:	f000 ffa4 	bl	8010268 <__multiply>
 800f320:	900e      	str	r0, [sp, #56]	; 0x38
 800f322:	2800      	cmp	r0, #0
 800f324:	f43f aea8 	beq.w	800f078 <_strtod_l+0x478>
 800f328:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f32a:	4620      	mov	r0, r4
 800f32c:	f000 fe84 	bl	8010038 <_Bfree>
 800f330:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f332:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f334:	9212      	str	r2, [sp, #72]	; 0x48
 800f336:	2b00      	cmp	r3, #0
 800f338:	f300 8093 	bgt.w	800f462 <_strtod_l+0x862>
 800f33c:	9b07      	ldr	r3, [sp, #28]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	dd08      	ble.n	800f354 <_strtod_l+0x754>
 800f342:	4639      	mov	r1, r7
 800f344:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f346:	4620      	mov	r0, r4
 800f348:	f001 f838 	bl	80103bc <__pow5mult>
 800f34c:	4607      	mov	r7, r0
 800f34e:	2800      	cmp	r0, #0
 800f350:	f43f ae92 	beq.w	800f078 <_strtod_l+0x478>
 800f354:	f1ba 0f00 	cmp.w	sl, #0
 800f358:	dd08      	ble.n	800f36c <_strtod_l+0x76c>
 800f35a:	4639      	mov	r1, r7
 800f35c:	4652      	mov	r2, sl
 800f35e:	4620      	mov	r0, r4
 800f360:	f001 f886 	bl	8010470 <__lshift>
 800f364:	4607      	mov	r7, r0
 800f366:	2800      	cmp	r0, #0
 800f368:	f43f ae86 	beq.w	800f078 <_strtod_l+0x478>
 800f36c:	f1bb 0f00 	cmp.w	fp, #0
 800f370:	dd08      	ble.n	800f384 <_strtod_l+0x784>
 800f372:	4631      	mov	r1, r6
 800f374:	465a      	mov	r2, fp
 800f376:	4620      	mov	r0, r4
 800f378:	f001 f87a 	bl	8010470 <__lshift>
 800f37c:	4606      	mov	r6, r0
 800f37e:	2800      	cmp	r0, #0
 800f380:	f43f ae7a 	beq.w	800f078 <_strtod_l+0x478>
 800f384:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f386:	463a      	mov	r2, r7
 800f388:	4620      	mov	r0, r4
 800f38a:	f001 f8fd 	bl	8010588 <__mdiff>
 800f38e:	4605      	mov	r5, r0
 800f390:	2800      	cmp	r0, #0
 800f392:	f43f ae71 	beq.w	800f078 <_strtod_l+0x478>
 800f396:	2300      	movs	r3, #0
 800f398:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800f39c:	60c3      	str	r3, [r0, #12]
 800f39e:	4631      	mov	r1, r6
 800f3a0:	f001 f8d6 	bl	8010550 <__mcmp>
 800f3a4:	2800      	cmp	r0, #0
 800f3a6:	da7d      	bge.n	800f4a4 <_strtod_l+0x8a4>
 800f3a8:	ea5a 0308 	orrs.w	r3, sl, r8
 800f3ac:	f040 80a3 	bne.w	800f4f6 <_strtod_l+0x8f6>
 800f3b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	f040 809e 	bne.w	800f4f6 <_strtod_l+0x8f6>
 800f3ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f3be:	0d1b      	lsrs	r3, r3, #20
 800f3c0:	051b      	lsls	r3, r3, #20
 800f3c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f3c6:	f240 8096 	bls.w	800f4f6 <_strtod_l+0x8f6>
 800f3ca:	696b      	ldr	r3, [r5, #20]
 800f3cc:	b91b      	cbnz	r3, 800f3d6 <_strtod_l+0x7d6>
 800f3ce:	692b      	ldr	r3, [r5, #16]
 800f3d0:	2b01      	cmp	r3, #1
 800f3d2:	f340 8090 	ble.w	800f4f6 <_strtod_l+0x8f6>
 800f3d6:	4629      	mov	r1, r5
 800f3d8:	2201      	movs	r2, #1
 800f3da:	4620      	mov	r0, r4
 800f3dc:	f001 f848 	bl	8010470 <__lshift>
 800f3e0:	4631      	mov	r1, r6
 800f3e2:	4605      	mov	r5, r0
 800f3e4:	f001 f8b4 	bl	8010550 <__mcmp>
 800f3e8:	2800      	cmp	r0, #0
 800f3ea:	f340 8084 	ble.w	800f4f6 <_strtod_l+0x8f6>
 800f3ee:	9904      	ldr	r1, [sp, #16]
 800f3f0:	4a2b      	ldr	r2, [pc, #172]	; (800f4a0 <_strtod_l+0x8a0>)
 800f3f2:	464b      	mov	r3, r9
 800f3f4:	2900      	cmp	r1, #0
 800f3f6:	f000 809d 	beq.w	800f534 <_strtod_l+0x934>
 800f3fa:	ea02 0109 	and.w	r1, r2, r9
 800f3fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f402:	f300 8097 	bgt.w	800f534 <_strtod_l+0x934>
 800f406:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f40a:	f77f aea5 	ble.w	800f158 <_strtod_l+0x558>
 800f40e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800f490 <_strtod_l+0x890>
 800f412:	ec49 8b16 	vmov	d6, r8, r9
 800f416:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f41a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f41e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800f422:	4313      	orrs	r3, r2
 800f424:	bf08      	it	eq
 800f426:	2322      	moveq	r3, #34	; 0x22
 800f428:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f42c:	bf08      	it	eq
 800f42e:	6023      	streq	r3, [r4, #0]
 800f430:	e62c      	b.n	800f08c <_strtod_l+0x48c>
 800f432:	f04f 31ff 	mov.w	r1, #4294967295
 800f436:	fa01 f202 	lsl.w	r2, r1, r2
 800f43a:	ea02 0808 	and.w	r8, r2, r8
 800f43e:	e6d9      	b.n	800f1f4 <_strtod_l+0x5f4>
 800f440:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800f444:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f448:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800f44c:	33e2      	adds	r3, #226	; 0xe2
 800f44e:	fa00 f303 	lsl.w	r3, r0, r3
 800f452:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800f456:	e73f      	b.n	800f2d8 <_strtod_l+0x6d8>
 800f458:	2200      	movs	r2, #0
 800f45a:	2301      	movs	r3, #1
 800f45c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f460:	e73a      	b.n	800f2d8 <_strtod_l+0x6d8>
 800f462:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f464:	461a      	mov	r2, r3
 800f466:	4620      	mov	r0, r4
 800f468:	f001 f802 	bl	8010470 <__lshift>
 800f46c:	9012      	str	r0, [sp, #72]	; 0x48
 800f46e:	2800      	cmp	r0, #0
 800f470:	f47f af64 	bne.w	800f33c <_strtod_l+0x73c>
 800f474:	e600      	b.n	800f078 <_strtod_l+0x478>
 800f476:	bf00      	nop
 800f478:	94a03595 	.word	0x94a03595
 800f47c:	3fcfffff 	.word	0x3fcfffff
 800f480:	94a03595 	.word	0x94a03595
 800f484:	3fdfffff 	.word	0x3fdfffff
 800f488:	35afe535 	.word	0x35afe535
 800f48c:	3fe00000 	.word	0x3fe00000
 800f490:	00000000 	.word	0x00000000
 800f494:	39500000 	.word	0x39500000
 800f498:	08011cb8 	.word	0x08011cb8
 800f49c:	fffffc02 	.word	0xfffffc02
 800f4a0:	7ff00000 	.word	0x7ff00000
 800f4a4:	46cb      	mov	fp, r9
 800f4a6:	d15f      	bne.n	800f568 <_strtod_l+0x968>
 800f4a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f4ac:	f1ba 0f00 	cmp.w	sl, #0
 800f4b0:	d02a      	beq.n	800f508 <_strtod_l+0x908>
 800f4b2:	4aa7      	ldr	r2, [pc, #668]	; (800f750 <_strtod_l+0xb50>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d12b      	bne.n	800f510 <_strtod_l+0x910>
 800f4b8:	9b04      	ldr	r3, [sp, #16]
 800f4ba:	4642      	mov	r2, r8
 800f4bc:	b1fb      	cbz	r3, 800f4fe <_strtod_l+0x8fe>
 800f4be:	4ba5      	ldr	r3, [pc, #660]	; (800f754 <_strtod_l+0xb54>)
 800f4c0:	ea09 0303 	and.w	r3, r9, r3
 800f4c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f4c8:	f04f 31ff 	mov.w	r1, #4294967295
 800f4cc:	d81a      	bhi.n	800f504 <_strtod_l+0x904>
 800f4ce:	0d1b      	lsrs	r3, r3, #20
 800f4d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f4d4:	fa01 f303 	lsl.w	r3, r1, r3
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d119      	bne.n	800f510 <_strtod_l+0x910>
 800f4dc:	4b9e      	ldr	r3, [pc, #632]	; (800f758 <_strtod_l+0xb58>)
 800f4de:	459b      	cmp	fp, r3
 800f4e0:	d102      	bne.n	800f4e8 <_strtod_l+0x8e8>
 800f4e2:	3201      	adds	r2, #1
 800f4e4:	f43f adc8 	beq.w	800f078 <_strtod_l+0x478>
 800f4e8:	4b9a      	ldr	r3, [pc, #616]	; (800f754 <_strtod_l+0xb54>)
 800f4ea:	ea0b 0303 	and.w	r3, fp, r3
 800f4ee:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800f4f2:	f04f 0800 	mov.w	r8, #0
 800f4f6:	9b04      	ldr	r3, [sp, #16]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d188      	bne.n	800f40e <_strtod_l+0x80e>
 800f4fc:	e5c6      	b.n	800f08c <_strtod_l+0x48c>
 800f4fe:	f04f 33ff 	mov.w	r3, #4294967295
 800f502:	e7e9      	b.n	800f4d8 <_strtod_l+0x8d8>
 800f504:	460b      	mov	r3, r1
 800f506:	e7e7      	b.n	800f4d8 <_strtod_l+0x8d8>
 800f508:	ea53 0308 	orrs.w	r3, r3, r8
 800f50c:	f43f af6f 	beq.w	800f3ee <_strtod_l+0x7ee>
 800f510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f512:	b1cb      	cbz	r3, 800f548 <_strtod_l+0x948>
 800f514:	ea13 0f0b 	tst.w	r3, fp
 800f518:	d0ed      	beq.n	800f4f6 <_strtod_l+0x8f6>
 800f51a:	9a04      	ldr	r2, [sp, #16]
 800f51c:	4640      	mov	r0, r8
 800f51e:	4649      	mov	r1, r9
 800f520:	f1ba 0f00 	cmp.w	sl, #0
 800f524:	d014      	beq.n	800f550 <_strtod_l+0x950>
 800f526:	f7ff fb4e 	bl	800ebc6 <sulp>
 800f52a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800f52e:	ec59 8b17 	vmov	r8, r9, d7
 800f532:	e7e0      	b.n	800f4f6 <_strtod_l+0x8f6>
 800f534:	4013      	ands	r3, r2
 800f536:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f53a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800f53e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800f542:	f04f 38ff 	mov.w	r8, #4294967295
 800f546:	e7d6      	b.n	800f4f6 <_strtod_l+0x8f6>
 800f548:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f54a:	ea13 0f08 	tst.w	r3, r8
 800f54e:	e7e3      	b.n	800f518 <_strtod_l+0x918>
 800f550:	f7ff fb39 	bl	800ebc6 <sulp>
 800f554:	ee38 0b40 	vsub.f64	d0, d8, d0
 800f558:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f560:	ec59 8b10 	vmov	r8, r9, d0
 800f564:	d1c7      	bne.n	800f4f6 <_strtod_l+0x8f6>
 800f566:	e5f7      	b.n	800f158 <_strtod_l+0x558>
 800f568:	4631      	mov	r1, r6
 800f56a:	4628      	mov	r0, r5
 800f56c:	f001 f96e 	bl	801084c <__ratio>
 800f570:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800f574:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f57c:	d865      	bhi.n	800f64a <_strtod_l+0xa4a>
 800f57e:	f1ba 0f00 	cmp.w	sl, #0
 800f582:	d042      	beq.n	800f60a <_strtod_l+0xa0a>
 800f584:	4b75      	ldr	r3, [pc, #468]	; (800f75c <_strtod_l+0xb5c>)
 800f586:	2200      	movs	r2, #0
 800f588:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800f58c:	4871      	ldr	r0, [pc, #452]	; (800f754 <_strtod_l+0xb54>)
 800f58e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800f768 <_strtod_l+0xb68>
 800f592:	ea0b 0100 	and.w	r1, fp, r0
 800f596:	4561      	cmp	r1, ip
 800f598:	f040 808e 	bne.w	800f6b8 <_strtod_l+0xab8>
 800f59c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800f5a0:	ec49 8b10 	vmov	d0, r8, r9
 800f5a4:	ec43 2b1c 	vmov	d12, r2, r3
 800f5a8:	910a      	str	r1, [sp, #40]	; 0x28
 800f5aa:	f001 f877 	bl	801069c <__ulp>
 800f5ae:	ec49 8b1e 	vmov	d14, r8, r9
 800f5b2:	4868      	ldr	r0, [pc, #416]	; (800f754 <_strtod_l+0xb54>)
 800f5b4:	eeac eb00 	vfma.f64	d14, d12, d0
 800f5b8:	ee1e 3a90 	vmov	r3, s29
 800f5bc:	4a68      	ldr	r2, [pc, #416]	; (800f760 <_strtod_l+0xb60>)
 800f5be:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f5c0:	4018      	ands	r0, r3
 800f5c2:	4290      	cmp	r0, r2
 800f5c4:	ec59 8b1e 	vmov	r8, r9, d14
 800f5c8:	d94e      	bls.n	800f668 <_strtod_l+0xa68>
 800f5ca:	ee18 3a90 	vmov	r3, s17
 800f5ce:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d104      	bne.n	800f5e0 <_strtod_l+0x9e0>
 800f5d6:	ee18 3a10 	vmov	r3, s16
 800f5da:	3301      	adds	r3, #1
 800f5dc:	f43f ad4c 	beq.w	800f078 <_strtod_l+0x478>
 800f5e0:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800f758 <_strtod_l+0xb58>
 800f5e4:	f04f 38ff 	mov.w	r8, #4294967295
 800f5e8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f5ea:	4620      	mov	r0, r4
 800f5ec:	f000 fd24 	bl	8010038 <_Bfree>
 800f5f0:	4639      	mov	r1, r7
 800f5f2:	4620      	mov	r0, r4
 800f5f4:	f000 fd20 	bl	8010038 <_Bfree>
 800f5f8:	4631      	mov	r1, r6
 800f5fa:	4620      	mov	r0, r4
 800f5fc:	f000 fd1c 	bl	8010038 <_Bfree>
 800f600:	4629      	mov	r1, r5
 800f602:	4620      	mov	r0, r4
 800f604:	f000 fd18 	bl	8010038 <_Bfree>
 800f608:	e619      	b.n	800f23e <_strtod_l+0x63e>
 800f60a:	f1b8 0f00 	cmp.w	r8, #0
 800f60e:	d112      	bne.n	800f636 <_strtod_l+0xa36>
 800f610:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f614:	b9b3      	cbnz	r3, 800f644 <_strtod_l+0xa44>
 800f616:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800f61a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f61e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f622:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800f626:	bf58      	it	pl
 800f628:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800f62c:	eeb1 7b4d 	vneg.f64	d7, d13
 800f630:	ec53 2b17 	vmov	r2, r3, d7
 800f634:	e7aa      	b.n	800f58c <_strtod_l+0x98c>
 800f636:	f1b8 0f01 	cmp.w	r8, #1
 800f63a:	d103      	bne.n	800f644 <_strtod_l+0xa44>
 800f63c:	f1b9 0f00 	cmp.w	r9, #0
 800f640:	f43f ad8a 	beq.w	800f158 <_strtod_l+0x558>
 800f644:	4b47      	ldr	r3, [pc, #284]	; (800f764 <_strtod_l+0xb64>)
 800f646:	2200      	movs	r2, #0
 800f648:	e79e      	b.n	800f588 <_strtod_l+0x988>
 800f64a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800f64e:	ee20 db0d 	vmul.f64	d13, d0, d13
 800f652:	f1ba 0f00 	cmp.w	sl, #0
 800f656:	d104      	bne.n	800f662 <_strtod_l+0xa62>
 800f658:	eeb1 7b4d 	vneg.f64	d7, d13
 800f65c:	ec53 2b17 	vmov	r2, r3, d7
 800f660:	e794      	b.n	800f58c <_strtod_l+0x98c>
 800f662:	eeb0 7b4d 	vmov.f64	d7, d13
 800f666:	e7f9      	b.n	800f65c <_strtod_l+0xa5c>
 800f668:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800f66c:	9b04      	ldr	r3, [sp, #16]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d1ba      	bne.n	800f5e8 <_strtod_l+0x9e8>
 800f672:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f676:	0d1b      	lsrs	r3, r3, #20
 800f678:	051b      	lsls	r3, r3, #20
 800f67a:	4299      	cmp	r1, r3
 800f67c:	d1b4      	bne.n	800f5e8 <_strtod_l+0x9e8>
 800f67e:	ec51 0b1d 	vmov	r0, r1, d13
 800f682:	f7f1 f94f 	bl	8000924 <__aeabi_d2lz>
 800f686:	f7f1 f811 	bl	80006ac <__aeabi_l2d>
 800f68a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f68e:	ec41 0b17 	vmov	d7, r0, r1
 800f692:	ea43 0308 	orr.w	r3, r3, r8
 800f696:	ea53 030a 	orrs.w	r3, r3, sl
 800f69a:	ee3d db47 	vsub.f64	d13, d13, d7
 800f69e:	d03c      	beq.n	800f71a <_strtod_l+0xb1a>
 800f6a0:	eeb4 dbca 	vcmpe.f64	d13, d10
 800f6a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6a8:	f53f acf0 	bmi.w	800f08c <_strtod_l+0x48c>
 800f6ac:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800f6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b4:	dd98      	ble.n	800f5e8 <_strtod_l+0x9e8>
 800f6b6:	e4e9      	b.n	800f08c <_strtod_l+0x48c>
 800f6b8:	9804      	ldr	r0, [sp, #16]
 800f6ba:	b1f0      	cbz	r0, 800f6fa <_strtod_l+0xafa>
 800f6bc:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800f6c0:	d81b      	bhi.n	800f6fa <_strtod_l+0xafa>
 800f6c2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800f748 <_strtod_l+0xb48>
 800f6c6:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800f6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6ce:	d811      	bhi.n	800f6f4 <_strtod_l+0xaf4>
 800f6d0:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800f6d4:	ee1d 3a10 	vmov	r3, s26
 800f6d8:	2b01      	cmp	r3, #1
 800f6da:	bf38      	it	cc
 800f6dc:	2301      	movcc	r3, #1
 800f6de:	ee0d 3a10 	vmov	s26, r3
 800f6e2:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800f6e6:	f1ba 0f00 	cmp.w	sl, #0
 800f6ea:	d113      	bne.n	800f714 <_strtod_l+0xb14>
 800f6ec:	eeb1 7b4d 	vneg.f64	d7, d13
 800f6f0:	ec53 2b17 	vmov	r2, r3, d7
 800f6f4:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800f6f8:	1a43      	subs	r3, r0, r1
 800f6fa:	eeb0 0b48 	vmov.f64	d0, d8
 800f6fe:	ec43 2b1c 	vmov	d12, r2, r3
 800f702:	910a      	str	r1, [sp, #40]	; 0x28
 800f704:	f000 ffca 	bl	801069c <__ulp>
 800f708:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f70a:	eeac 8b00 	vfma.f64	d8, d12, d0
 800f70e:	ec59 8b18 	vmov	r8, r9, d8
 800f712:	e7ab      	b.n	800f66c <_strtod_l+0xa6c>
 800f714:	eeb0 7b4d 	vmov.f64	d7, d13
 800f718:	e7ea      	b.n	800f6f0 <_strtod_l+0xaf0>
 800f71a:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800f71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f722:	f57f af61 	bpl.w	800f5e8 <_strtod_l+0x9e8>
 800f726:	e4b1      	b.n	800f08c <_strtod_l+0x48c>
 800f728:	2300      	movs	r3, #0
 800f72a:	9308      	str	r3, [sp, #32]
 800f72c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f72e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f730:	6013      	str	r3, [r2, #0]
 800f732:	f7ff baad 	b.w	800ec90 <_strtod_l+0x90>
 800f736:	2a65      	cmp	r2, #101	; 0x65
 800f738:	f43f ab9f 	beq.w	800ee7a <_strtod_l+0x27a>
 800f73c:	2a45      	cmp	r2, #69	; 0x45
 800f73e:	f43f ab9c 	beq.w	800ee7a <_strtod_l+0x27a>
 800f742:	2101      	movs	r1, #1
 800f744:	f7ff bbd4 	b.w	800eef0 <_strtod_l+0x2f0>
 800f748:	ffc00000 	.word	0xffc00000
 800f74c:	41dfffff 	.word	0x41dfffff
 800f750:	000fffff 	.word	0x000fffff
 800f754:	7ff00000 	.word	0x7ff00000
 800f758:	7fefffff 	.word	0x7fefffff
 800f75c:	3ff00000 	.word	0x3ff00000
 800f760:	7c9fffff 	.word	0x7c9fffff
 800f764:	bff00000 	.word	0xbff00000
 800f768:	7fe00000 	.word	0x7fe00000

0800f76c <strtod>:
 800f76c:	460a      	mov	r2, r1
 800f76e:	4601      	mov	r1, r0
 800f770:	4802      	ldr	r0, [pc, #8]	; (800f77c <strtod+0x10>)
 800f772:	4b03      	ldr	r3, [pc, #12]	; (800f780 <strtod+0x14>)
 800f774:	6800      	ldr	r0, [r0, #0]
 800f776:	f7ff ba43 	b.w	800ec00 <_strtod_l>
 800f77a:	bf00      	nop
 800f77c:	24003a2c 	.word	0x24003a2c
 800f780:	24003a94 	.word	0x24003a94

0800f784 <strtok>:
 800f784:	4b16      	ldr	r3, [pc, #88]	; (800f7e0 <strtok+0x5c>)
 800f786:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f788:	681e      	ldr	r6, [r3, #0]
 800f78a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800f78c:	4605      	mov	r5, r0
 800f78e:	b9fc      	cbnz	r4, 800f7d0 <strtok+0x4c>
 800f790:	2050      	movs	r0, #80	; 0x50
 800f792:	9101      	str	r1, [sp, #4]
 800f794:	f7ff f8a2 	bl	800e8dc <malloc>
 800f798:	9901      	ldr	r1, [sp, #4]
 800f79a:	65b0      	str	r0, [r6, #88]	; 0x58
 800f79c:	4602      	mov	r2, r0
 800f79e:	b920      	cbnz	r0, 800f7aa <strtok+0x26>
 800f7a0:	4b10      	ldr	r3, [pc, #64]	; (800f7e4 <strtok+0x60>)
 800f7a2:	4811      	ldr	r0, [pc, #68]	; (800f7e8 <strtok+0x64>)
 800f7a4:	2157      	movs	r1, #87	; 0x57
 800f7a6:	f000 f849 	bl	800f83c <__assert_func>
 800f7aa:	e9c0 4400 	strd	r4, r4, [r0]
 800f7ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800f7b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800f7b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800f7ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800f7be:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800f7c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800f7c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800f7ca:	6184      	str	r4, [r0, #24]
 800f7cc:	7704      	strb	r4, [r0, #28]
 800f7ce:	6244      	str	r4, [r0, #36]	; 0x24
 800f7d0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800f7d2:	2301      	movs	r3, #1
 800f7d4:	4628      	mov	r0, r5
 800f7d6:	b002      	add	sp, #8
 800f7d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f7dc:	f000 b806 	b.w	800f7ec <__strtok_r>
 800f7e0:	24003a2c 	.word	0x24003a2c
 800f7e4:	08011ce0 	.word	0x08011ce0
 800f7e8:	08011cf7 	.word	0x08011cf7

0800f7ec <__strtok_r>:
 800f7ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7ee:	b908      	cbnz	r0, 800f7f4 <__strtok_r+0x8>
 800f7f0:	6810      	ldr	r0, [r2, #0]
 800f7f2:	b188      	cbz	r0, 800f818 <__strtok_r+0x2c>
 800f7f4:	4604      	mov	r4, r0
 800f7f6:	4620      	mov	r0, r4
 800f7f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800f7fc:	460f      	mov	r7, r1
 800f7fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 800f802:	b91e      	cbnz	r6, 800f80c <__strtok_r+0x20>
 800f804:	b965      	cbnz	r5, 800f820 <__strtok_r+0x34>
 800f806:	6015      	str	r5, [r2, #0]
 800f808:	4628      	mov	r0, r5
 800f80a:	e005      	b.n	800f818 <__strtok_r+0x2c>
 800f80c:	42b5      	cmp	r5, r6
 800f80e:	d1f6      	bne.n	800f7fe <__strtok_r+0x12>
 800f810:	2b00      	cmp	r3, #0
 800f812:	d1f0      	bne.n	800f7f6 <__strtok_r+0xa>
 800f814:	6014      	str	r4, [r2, #0]
 800f816:	7003      	strb	r3, [r0, #0]
 800f818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f81a:	461c      	mov	r4, r3
 800f81c:	e00c      	b.n	800f838 <__strtok_r+0x4c>
 800f81e:	b915      	cbnz	r5, 800f826 <__strtok_r+0x3a>
 800f820:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f824:	460e      	mov	r6, r1
 800f826:	f816 5b01 	ldrb.w	r5, [r6], #1
 800f82a:	42ab      	cmp	r3, r5
 800f82c:	d1f7      	bne.n	800f81e <__strtok_r+0x32>
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d0f3      	beq.n	800f81a <__strtok_r+0x2e>
 800f832:	2300      	movs	r3, #0
 800f834:	f804 3c01 	strb.w	r3, [r4, #-1]
 800f838:	6014      	str	r4, [r2, #0]
 800f83a:	e7ed      	b.n	800f818 <__strtok_r+0x2c>

0800f83c <__assert_func>:
 800f83c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f83e:	4614      	mov	r4, r2
 800f840:	461a      	mov	r2, r3
 800f842:	4b09      	ldr	r3, [pc, #36]	; (800f868 <__assert_func+0x2c>)
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	4605      	mov	r5, r0
 800f848:	68d8      	ldr	r0, [r3, #12]
 800f84a:	b14c      	cbz	r4, 800f860 <__assert_func+0x24>
 800f84c:	4b07      	ldr	r3, [pc, #28]	; (800f86c <__assert_func+0x30>)
 800f84e:	9100      	str	r1, [sp, #0]
 800f850:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f854:	4906      	ldr	r1, [pc, #24]	; (800f870 <__assert_func+0x34>)
 800f856:	462b      	mov	r3, r5
 800f858:	f000 f80e 	bl	800f878 <fiprintf>
 800f85c:	f001 fdb6 	bl	80113cc <abort>
 800f860:	4b04      	ldr	r3, [pc, #16]	; (800f874 <__assert_func+0x38>)
 800f862:	461c      	mov	r4, r3
 800f864:	e7f3      	b.n	800f84e <__assert_func+0x12>
 800f866:	bf00      	nop
 800f868:	24003a2c 	.word	0x24003a2c
 800f86c:	08011d54 	.word	0x08011d54
 800f870:	08011d61 	.word	0x08011d61
 800f874:	08011d8f 	.word	0x08011d8f

0800f878 <fiprintf>:
 800f878:	b40e      	push	{r1, r2, r3}
 800f87a:	b503      	push	{r0, r1, lr}
 800f87c:	4601      	mov	r1, r0
 800f87e:	ab03      	add	r3, sp, #12
 800f880:	4805      	ldr	r0, [pc, #20]	; (800f898 <fiprintf+0x20>)
 800f882:	f853 2b04 	ldr.w	r2, [r3], #4
 800f886:	6800      	ldr	r0, [r0, #0]
 800f888:	9301      	str	r3, [sp, #4]
 800f88a:	f001 f9ef 	bl	8010c6c <_vfiprintf_r>
 800f88e:	b002      	add	sp, #8
 800f890:	f85d eb04 	ldr.w	lr, [sp], #4
 800f894:	b003      	add	sp, #12
 800f896:	4770      	bx	lr
 800f898:	24003a2c 	.word	0x24003a2c

0800f89c <rshift>:
 800f89c:	6903      	ldr	r3, [r0, #16]
 800f89e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f8a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f8a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f8aa:	f100 0414 	add.w	r4, r0, #20
 800f8ae:	dd45      	ble.n	800f93c <rshift+0xa0>
 800f8b0:	f011 011f 	ands.w	r1, r1, #31
 800f8b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f8b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f8bc:	d10c      	bne.n	800f8d8 <rshift+0x3c>
 800f8be:	f100 0710 	add.w	r7, r0, #16
 800f8c2:	4629      	mov	r1, r5
 800f8c4:	42b1      	cmp	r1, r6
 800f8c6:	d334      	bcc.n	800f932 <rshift+0x96>
 800f8c8:	1a9b      	subs	r3, r3, r2
 800f8ca:	009b      	lsls	r3, r3, #2
 800f8cc:	1eea      	subs	r2, r5, #3
 800f8ce:	4296      	cmp	r6, r2
 800f8d0:	bf38      	it	cc
 800f8d2:	2300      	movcc	r3, #0
 800f8d4:	4423      	add	r3, r4
 800f8d6:	e015      	b.n	800f904 <rshift+0x68>
 800f8d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f8dc:	f1c1 0820 	rsb	r8, r1, #32
 800f8e0:	40cf      	lsrs	r7, r1
 800f8e2:	f105 0e04 	add.w	lr, r5, #4
 800f8e6:	46a1      	mov	r9, r4
 800f8e8:	4576      	cmp	r6, lr
 800f8ea:	46f4      	mov	ip, lr
 800f8ec:	d815      	bhi.n	800f91a <rshift+0x7e>
 800f8ee:	1a9a      	subs	r2, r3, r2
 800f8f0:	0092      	lsls	r2, r2, #2
 800f8f2:	3a04      	subs	r2, #4
 800f8f4:	3501      	adds	r5, #1
 800f8f6:	42ae      	cmp	r6, r5
 800f8f8:	bf38      	it	cc
 800f8fa:	2200      	movcc	r2, #0
 800f8fc:	18a3      	adds	r3, r4, r2
 800f8fe:	50a7      	str	r7, [r4, r2]
 800f900:	b107      	cbz	r7, 800f904 <rshift+0x68>
 800f902:	3304      	adds	r3, #4
 800f904:	1b1a      	subs	r2, r3, r4
 800f906:	42a3      	cmp	r3, r4
 800f908:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f90c:	bf08      	it	eq
 800f90e:	2300      	moveq	r3, #0
 800f910:	6102      	str	r2, [r0, #16]
 800f912:	bf08      	it	eq
 800f914:	6143      	streq	r3, [r0, #20]
 800f916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f91a:	f8dc c000 	ldr.w	ip, [ip]
 800f91e:	fa0c fc08 	lsl.w	ip, ip, r8
 800f922:	ea4c 0707 	orr.w	r7, ip, r7
 800f926:	f849 7b04 	str.w	r7, [r9], #4
 800f92a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f92e:	40cf      	lsrs	r7, r1
 800f930:	e7da      	b.n	800f8e8 <rshift+0x4c>
 800f932:	f851 cb04 	ldr.w	ip, [r1], #4
 800f936:	f847 cf04 	str.w	ip, [r7, #4]!
 800f93a:	e7c3      	b.n	800f8c4 <rshift+0x28>
 800f93c:	4623      	mov	r3, r4
 800f93e:	e7e1      	b.n	800f904 <rshift+0x68>

0800f940 <__hexdig_fun>:
 800f940:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f944:	2b09      	cmp	r3, #9
 800f946:	d802      	bhi.n	800f94e <__hexdig_fun+0xe>
 800f948:	3820      	subs	r0, #32
 800f94a:	b2c0      	uxtb	r0, r0
 800f94c:	4770      	bx	lr
 800f94e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f952:	2b05      	cmp	r3, #5
 800f954:	d801      	bhi.n	800f95a <__hexdig_fun+0x1a>
 800f956:	3847      	subs	r0, #71	; 0x47
 800f958:	e7f7      	b.n	800f94a <__hexdig_fun+0xa>
 800f95a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f95e:	2b05      	cmp	r3, #5
 800f960:	d801      	bhi.n	800f966 <__hexdig_fun+0x26>
 800f962:	3827      	subs	r0, #39	; 0x27
 800f964:	e7f1      	b.n	800f94a <__hexdig_fun+0xa>
 800f966:	2000      	movs	r0, #0
 800f968:	4770      	bx	lr
	...

0800f96c <__gethex>:
 800f96c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f970:	ed2d 8b02 	vpush	{d8}
 800f974:	b089      	sub	sp, #36	; 0x24
 800f976:	ee08 0a10 	vmov	s16, r0
 800f97a:	9304      	str	r3, [sp, #16]
 800f97c:	4bb4      	ldr	r3, [pc, #720]	; (800fc50 <__gethex+0x2e4>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	9301      	str	r3, [sp, #4]
 800f982:	4618      	mov	r0, r3
 800f984:	468b      	mov	fp, r1
 800f986:	4690      	mov	r8, r2
 800f988:	f7f0 fcaa 	bl	80002e0 <strlen>
 800f98c:	9b01      	ldr	r3, [sp, #4]
 800f98e:	f8db 2000 	ldr.w	r2, [fp]
 800f992:	4403      	add	r3, r0
 800f994:	4682      	mov	sl, r0
 800f996:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f99a:	9305      	str	r3, [sp, #20]
 800f99c:	1c93      	adds	r3, r2, #2
 800f99e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f9a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f9a6:	32fe      	adds	r2, #254	; 0xfe
 800f9a8:	18d1      	adds	r1, r2, r3
 800f9aa:	461f      	mov	r7, r3
 800f9ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f9b0:	9100      	str	r1, [sp, #0]
 800f9b2:	2830      	cmp	r0, #48	; 0x30
 800f9b4:	d0f8      	beq.n	800f9a8 <__gethex+0x3c>
 800f9b6:	f7ff ffc3 	bl	800f940 <__hexdig_fun>
 800f9ba:	4604      	mov	r4, r0
 800f9bc:	2800      	cmp	r0, #0
 800f9be:	d13a      	bne.n	800fa36 <__gethex+0xca>
 800f9c0:	9901      	ldr	r1, [sp, #4]
 800f9c2:	4652      	mov	r2, sl
 800f9c4:	4638      	mov	r0, r7
 800f9c6:	f001 fc1f 	bl	8011208 <strncmp>
 800f9ca:	4605      	mov	r5, r0
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	d168      	bne.n	800faa2 <__gethex+0x136>
 800f9d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f9d4:	eb07 060a 	add.w	r6, r7, sl
 800f9d8:	f7ff ffb2 	bl	800f940 <__hexdig_fun>
 800f9dc:	2800      	cmp	r0, #0
 800f9de:	d062      	beq.n	800faa6 <__gethex+0x13a>
 800f9e0:	4633      	mov	r3, r6
 800f9e2:	7818      	ldrb	r0, [r3, #0]
 800f9e4:	2830      	cmp	r0, #48	; 0x30
 800f9e6:	461f      	mov	r7, r3
 800f9e8:	f103 0301 	add.w	r3, r3, #1
 800f9ec:	d0f9      	beq.n	800f9e2 <__gethex+0x76>
 800f9ee:	f7ff ffa7 	bl	800f940 <__hexdig_fun>
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	fab0 f480 	clz	r4, r0
 800f9f8:	0964      	lsrs	r4, r4, #5
 800f9fa:	4635      	mov	r5, r6
 800f9fc:	9300      	str	r3, [sp, #0]
 800f9fe:	463a      	mov	r2, r7
 800fa00:	4616      	mov	r6, r2
 800fa02:	3201      	adds	r2, #1
 800fa04:	7830      	ldrb	r0, [r6, #0]
 800fa06:	f7ff ff9b 	bl	800f940 <__hexdig_fun>
 800fa0a:	2800      	cmp	r0, #0
 800fa0c:	d1f8      	bne.n	800fa00 <__gethex+0x94>
 800fa0e:	9901      	ldr	r1, [sp, #4]
 800fa10:	4652      	mov	r2, sl
 800fa12:	4630      	mov	r0, r6
 800fa14:	f001 fbf8 	bl	8011208 <strncmp>
 800fa18:	b980      	cbnz	r0, 800fa3c <__gethex+0xd0>
 800fa1a:	b94d      	cbnz	r5, 800fa30 <__gethex+0xc4>
 800fa1c:	eb06 050a 	add.w	r5, r6, sl
 800fa20:	462a      	mov	r2, r5
 800fa22:	4616      	mov	r6, r2
 800fa24:	3201      	adds	r2, #1
 800fa26:	7830      	ldrb	r0, [r6, #0]
 800fa28:	f7ff ff8a 	bl	800f940 <__hexdig_fun>
 800fa2c:	2800      	cmp	r0, #0
 800fa2e:	d1f8      	bne.n	800fa22 <__gethex+0xb6>
 800fa30:	1bad      	subs	r5, r5, r6
 800fa32:	00ad      	lsls	r5, r5, #2
 800fa34:	e004      	b.n	800fa40 <__gethex+0xd4>
 800fa36:	2400      	movs	r4, #0
 800fa38:	4625      	mov	r5, r4
 800fa3a:	e7e0      	b.n	800f9fe <__gethex+0x92>
 800fa3c:	2d00      	cmp	r5, #0
 800fa3e:	d1f7      	bne.n	800fa30 <__gethex+0xc4>
 800fa40:	7833      	ldrb	r3, [r6, #0]
 800fa42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fa46:	2b50      	cmp	r3, #80	; 0x50
 800fa48:	d13b      	bne.n	800fac2 <__gethex+0x156>
 800fa4a:	7873      	ldrb	r3, [r6, #1]
 800fa4c:	2b2b      	cmp	r3, #43	; 0x2b
 800fa4e:	d02c      	beq.n	800faaa <__gethex+0x13e>
 800fa50:	2b2d      	cmp	r3, #45	; 0x2d
 800fa52:	d02e      	beq.n	800fab2 <__gethex+0x146>
 800fa54:	1c71      	adds	r1, r6, #1
 800fa56:	f04f 0900 	mov.w	r9, #0
 800fa5a:	7808      	ldrb	r0, [r1, #0]
 800fa5c:	f7ff ff70 	bl	800f940 <__hexdig_fun>
 800fa60:	1e43      	subs	r3, r0, #1
 800fa62:	b2db      	uxtb	r3, r3
 800fa64:	2b18      	cmp	r3, #24
 800fa66:	d82c      	bhi.n	800fac2 <__gethex+0x156>
 800fa68:	f1a0 0210 	sub.w	r2, r0, #16
 800fa6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fa70:	f7ff ff66 	bl	800f940 <__hexdig_fun>
 800fa74:	1e43      	subs	r3, r0, #1
 800fa76:	b2db      	uxtb	r3, r3
 800fa78:	2b18      	cmp	r3, #24
 800fa7a:	d91d      	bls.n	800fab8 <__gethex+0x14c>
 800fa7c:	f1b9 0f00 	cmp.w	r9, #0
 800fa80:	d000      	beq.n	800fa84 <__gethex+0x118>
 800fa82:	4252      	negs	r2, r2
 800fa84:	4415      	add	r5, r2
 800fa86:	f8cb 1000 	str.w	r1, [fp]
 800fa8a:	b1e4      	cbz	r4, 800fac6 <__gethex+0x15a>
 800fa8c:	9b00      	ldr	r3, [sp, #0]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	bf14      	ite	ne
 800fa92:	2700      	movne	r7, #0
 800fa94:	2706      	moveq	r7, #6
 800fa96:	4638      	mov	r0, r7
 800fa98:	b009      	add	sp, #36	; 0x24
 800fa9a:	ecbd 8b02 	vpop	{d8}
 800fa9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faa2:	463e      	mov	r6, r7
 800faa4:	4625      	mov	r5, r4
 800faa6:	2401      	movs	r4, #1
 800faa8:	e7ca      	b.n	800fa40 <__gethex+0xd4>
 800faaa:	f04f 0900 	mov.w	r9, #0
 800faae:	1cb1      	adds	r1, r6, #2
 800fab0:	e7d3      	b.n	800fa5a <__gethex+0xee>
 800fab2:	f04f 0901 	mov.w	r9, #1
 800fab6:	e7fa      	b.n	800faae <__gethex+0x142>
 800fab8:	230a      	movs	r3, #10
 800faba:	fb03 0202 	mla	r2, r3, r2, r0
 800fabe:	3a10      	subs	r2, #16
 800fac0:	e7d4      	b.n	800fa6c <__gethex+0x100>
 800fac2:	4631      	mov	r1, r6
 800fac4:	e7df      	b.n	800fa86 <__gethex+0x11a>
 800fac6:	1bf3      	subs	r3, r6, r7
 800fac8:	3b01      	subs	r3, #1
 800faca:	4621      	mov	r1, r4
 800facc:	2b07      	cmp	r3, #7
 800face:	dc0b      	bgt.n	800fae8 <__gethex+0x17c>
 800fad0:	ee18 0a10 	vmov	r0, s16
 800fad4:	f000 fa70 	bl	800ffb8 <_Balloc>
 800fad8:	4604      	mov	r4, r0
 800fada:	b940      	cbnz	r0, 800faee <__gethex+0x182>
 800fadc:	4b5d      	ldr	r3, [pc, #372]	; (800fc54 <__gethex+0x2e8>)
 800fade:	4602      	mov	r2, r0
 800fae0:	21de      	movs	r1, #222	; 0xde
 800fae2:	485d      	ldr	r0, [pc, #372]	; (800fc58 <__gethex+0x2ec>)
 800fae4:	f7ff feaa 	bl	800f83c <__assert_func>
 800fae8:	3101      	adds	r1, #1
 800faea:	105b      	asrs	r3, r3, #1
 800faec:	e7ee      	b.n	800facc <__gethex+0x160>
 800faee:	f100 0914 	add.w	r9, r0, #20
 800faf2:	f04f 0b00 	mov.w	fp, #0
 800faf6:	f1ca 0301 	rsb	r3, sl, #1
 800fafa:	f8cd 9008 	str.w	r9, [sp, #8]
 800fafe:	f8cd b000 	str.w	fp, [sp]
 800fb02:	9306      	str	r3, [sp, #24]
 800fb04:	42b7      	cmp	r7, r6
 800fb06:	d340      	bcc.n	800fb8a <__gethex+0x21e>
 800fb08:	9802      	ldr	r0, [sp, #8]
 800fb0a:	9b00      	ldr	r3, [sp, #0]
 800fb0c:	f840 3b04 	str.w	r3, [r0], #4
 800fb10:	eba0 0009 	sub.w	r0, r0, r9
 800fb14:	1080      	asrs	r0, r0, #2
 800fb16:	0146      	lsls	r6, r0, #5
 800fb18:	6120      	str	r0, [r4, #16]
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f000 fb3e 	bl	801019c <__hi0bits>
 800fb20:	1a30      	subs	r0, r6, r0
 800fb22:	f8d8 6000 	ldr.w	r6, [r8]
 800fb26:	42b0      	cmp	r0, r6
 800fb28:	dd63      	ble.n	800fbf2 <__gethex+0x286>
 800fb2a:	1b87      	subs	r7, r0, r6
 800fb2c:	4639      	mov	r1, r7
 800fb2e:	4620      	mov	r0, r4
 800fb30:	f000 fedf 	bl	80108f2 <__any_on>
 800fb34:	4682      	mov	sl, r0
 800fb36:	b1a8      	cbz	r0, 800fb64 <__gethex+0x1f8>
 800fb38:	1e7b      	subs	r3, r7, #1
 800fb3a:	1159      	asrs	r1, r3, #5
 800fb3c:	f003 021f 	and.w	r2, r3, #31
 800fb40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800fb44:	f04f 0a01 	mov.w	sl, #1
 800fb48:	fa0a f202 	lsl.w	r2, sl, r2
 800fb4c:	420a      	tst	r2, r1
 800fb4e:	d009      	beq.n	800fb64 <__gethex+0x1f8>
 800fb50:	4553      	cmp	r3, sl
 800fb52:	dd05      	ble.n	800fb60 <__gethex+0x1f4>
 800fb54:	1eb9      	subs	r1, r7, #2
 800fb56:	4620      	mov	r0, r4
 800fb58:	f000 fecb 	bl	80108f2 <__any_on>
 800fb5c:	2800      	cmp	r0, #0
 800fb5e:	d145      	bne.n	800fbec <__gethex+0x280>
 800fb60:	f04f 0a02 	mov.w	sl, #2
 800fb64:	4639      	mov	r1, r7
 800fb66:	4620      	mov	r0, r4
 800fb68:	f7ff fe98 	bl	800f89c <rshift>
 800fb6c:	443d      	add	r5, r7
 800fb6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb72:	42ab      	cmp	r3, r5
 800fb74:	da4c      	bge.n	800fc10 <__gethex+0x2a4>
 800fb76:	ee18 0a10 	vmov	r0, s16
 800fb7a:	4621      	mov	r1, r4
 800fb7c:	f000 fa5c 	bl	8010038 <_Bfree>
 800fb80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fb82:	2300      	movs	r3, #0
 800fb84:	6013      	str	r3, [r2, #0]
 800fb86:	27a3      	movs	r7, #163	; 0xa3
 800fb88:	e785      	b.n	800fa96 <__gethex+0x12a>
 800fb8a:	1e73      	subs	r3, r6, #1
 800fb8c:	9a05      	ldr	r2, [sp, #20]
 800fb8e:	9303      	str	r3, [sp, #12]
 800fb90:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fb94:	4293      	cmp	r3, r2
 800fb96:	d019      	beq.n	800fbcc <__gethex+0x260>
 800fb98:	f1bb 0f20 	cmp.w	fp, #32
 800fb9c:	d107      	bne.n	800fbae <__gethex+0x242>
 800fb9e:	9b02      	ldr	r3, [sp, #8]
 800fba0:	9a00      	ldr	r2, [sp, #0]
 800fba2:	f843 2b04 	str.w	r2, [r3], #4
 800fba6:	9302      	str	r3, [sp, #8]
 800fba8:	2300      	movs	r3, #0
 800fbaa:	9300      	str	r3, [sp, #0]
 800fbac:	469b      	mov	fp, r3
 800fbae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800fbb2:	f7ff fec5 	bl	800f940 <__hexdig_fun>
 800fbb6:	9b00      	ldr	r3, [sp, #0]
 800fbb8:	f000 000f 	and.w	r0, r0, #15
 800fbbc:	fa00 f00b 	lsl.w	r0, r0, fp
 800fbc0:	4303      	orrs	r3, r0
 800fbc2:	9300      	str	r3, [sp, #0]
 800fbc4:	f10b 0b04 	add.w	fp, fp, #4
 800fbc8:	9b03      	ldr	r3, [sp, #12]
 800fbca:	e00d      	b.n	800fbe8 <__gethex+0x27c>
 800fbcc:	9b03      	ldr	r3, [sp, #12]
 800fbce:	9a06      	ldr	r2, [sp, #24]
 800fbd0:	4413      	add	r3, r2
 800fbd2:	42bb      	cmp	r3, r7
 800fbd4:	d3e0      	bcc.n	800fb98 <__gethex+0x22c>
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	9901      	ldr	r1, [sp, #4]
 800fbda:	9307      	str	r3, [sp, #28]
 800fbdc:	4652      	mov	r2, sl
 800fbde:	f001 fb13 	bl	8011208 <strncmp>
 800fbe2:	9b07      	ldr	r3, [sp, #28]
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d1d7      	bne.n	800fb98 <__gethex+0x22c>
 800fbe8:	461e      	mov	r6, r3
 800fbea:	e78b      	b.n	800fb04 <__gethex+0x198>
 800fbec:	f04f 0a03 	mov.w	sl, #3
 800fbf0:	e7b8      	b.n	800fb64 <__gethex+0x1f8>
 800fbf2:	da0a      	bge.n	800fc0a <__gethex+0x29e>
 800fbf4:	1a37      	subs	r7, r6, r0
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	ee18 0a10 	vmov	r0, s16
 800fbfc:	463a      	mov	r2, r7
 800fbfe:	f000 fc37 	bl	8010470 <__lshift>
 800fc02:	1bed      	subs	r5, r5, r7
 800fc04:	4604      	mov	r4, r0
 800fc06:	f100 0914 	add.w	r9, r0, #20
 800fc0a:	f04f 0a00 	mov.w	sl, #0
 800fc0e:	e7ae      	b.n	800fb6e <__gethex+0x202>
 800fc10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800fc14:	42a8      	cmp	r0, r5
 800fc16:	dd72      	ble.n	800fcfe <__gethex+0x392>
 800fc18:	1b45      	subs	r5, r0, r5
 800fc1a:	42ae      	cmp	r6, r5
 800fc1c:	dc36      	bgt.n	800fc8c <__gethex+0x320>
 800fc1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fc22:	2b02      	cmp	r3, #2
 800fc24:	d02a      	beq.n	800fc7c <__gethex+0x310>
 800fc26:	2b03      	cmp	r3, #3
 800fc28:	d02c      	beq.n	800fc84 <__gethex+0x318>
 800fc2a:	2b01      	cmp	r3, #1
 800fc2c:	d11c      	bne.n	800fc68 <__gethex+0x2fc>
 800fc2e:	42ae      	cmp	r6, r5
 800fc30:	d11a      	bne.n	800fc68 <__gethex+0x2fc>
 800fc32:	2e01      	cmp	r6, #1
 800fc34:	d112      	bne.n	800fc5c <__gethex+0x2f0>
 800fc36:	9a04      	ldr	r2, [sp, #16]
 800fc38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fc3c:	6013      	str	r3, [r2, #0]
 800fc3e:	2301      	movs	r3, #1
 800fc40:	6123      	str	r3, [r4, #16]
 800fc42:	f8c9 3000 	str.w	r3, [r9]
 800fc46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fc48:	2762      	movs	r7, #98	; 0x62
 800fc4a:	601c      	str	r4, [r3, #0]
 800fc4c:	e723      	b.n	800fa96 <__gethex+0x12a>
 800fc4e:	bf00      	nop
 800fc50:	08011e08 	.word	0x08011e08
 800fc54:	08011d90 	.word	0x08011d90
 800fc58:	08011da1 	.word	0x08011da1
 800fc5c:	1e71      	subs	r1, r6, #1
 800fc5e:	4620      	mov	r0, r4
 800fc60:	f000 fe47 	bl	80108f2 <__any_on>
 800fc64:	2800      	cmp	r0, #0
 800fc66:	d1e6      	bne.n	800fc36 <__gethex+0x2ca>
 800fc68:	ee18 0a10 	vmov	r0, s16
 800fc6c:	4621      	mov	r1, r4
 800fc6e:	f000 f9e3 	bl	8010038 <_Bfree>
 800fc72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fc74:	2300      	movs	r3, #0
 800fc76:	6013      	str	r3, [r2, #0]
 800fc78:	2750      	movs	r7, #80	; 0x50
 800fc7a:	e70c      	b.n	800fa96 <__gethex+0x12a>
 800fc7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d1f2      	bne.n	800fc68 <__gethex+0x2fc>
 800fc82:	e7d8      	b.n	800fc36 <__gethex+0x2ca>
 800fc84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d1d5      	bne.n	800fc36 <__gethex+0x2ca>
 800fc8a:	e7ed      	b.n	800fc68 <__gethex+0x2fc>
 800fc8c:	1e6f      	subs	r7, r5, #1
 800fc8e:	f1ba 0f00 	cmp.w	sl, #0
 800fc92:	d131      	bne.n	800fcf8 <__gethex+0x38c>
 800fc94:	b127      	cbz	r7, 800fca0 <__gethex+0x334>
 800fc96:	4639      	mov	r1, r7
 800fc98:	4620      	mov	r0, r4
 800fc9a:	f000 fe2a 	bl	80108f2 <__any_on>
 800fc9e:	4682      	mov	sl, r0
 800fca0:	117b      	asrs	r3, r7, #5
 800fca2:	2101      	movs	r1, #1
 800fca4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800fca8:	f007 071f 	and.w	r7, r7, #31
 800fcac:	fa01 f707 	lsl.w	r7, r1, r7
 800fcb0:	421f      	tst	r7, r3
 800fcb2:	4629      	mov	r1, r5
 800fcb4:	4620      	mov	r0, r4
 800fcb6:	bf18      	it	ne
 800fcb8:	f04a 0a02 	orrne.w	sl, sl, #2
 800fcbc:	1b76      	subs	r6, r6, r5
 800fcbe:	f7ff fded 	bl	800f89c <rshift>
 800fcc2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fcc6:	2702      	movs	r7, #2
 800fcc8:	f1ba 0f00 	cmp.w	sl, #0
 800fccc:	d048      	beq.n	800fd60 <__gethex+0x3f4>
 800fcce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fcd2:	2b02      	cmp	r3, #2
 800fcd4:	d015      	beq.n	800fd02 <__gethex+0x396>
 800fcd6:	2b03      	cmp	r3, #3
 800fcd8:	d017      	beq.n	800fd0a <__gethex+0x39e>
 800fcda:	2b01      	cmp	r3, #1
 800fcdc:	d109      	bne.n	800fcf2 <__gethex+0x386>
 800fcde:	f01a 0f02 	tst.w	sl, #2
 800fce2:	d006      	beq.n	800fcf2 <__gethex+0x386>
 800fce4:	f8d9 0000 	ldr.w	r0, [r9]
 800fce8:	ea4a 0a00 	orr.w	sl, sl, r0
 800fcec:	f01a 0f01 	tst.w	sl, #1
 800fcf0:	d10e      	bne.n	800fd10 <__gethex+0x3a4>
 800fcf2:	f047 0710 	orr.w	r7, r7, #16
 800fcf6:	e033      	b.n	800fd60 <__gethex+0x3f4>
 800fcf8:	f04f 0a01 	mov.w	sl, #1
 800fcfc:	e7d0      	b.n	800fca0 <__gethex+0x334>
 800fcfe:	2701      	movs	r7, #1
 800fd00:	e7e2      	b.n	800fcc8 <__gethex+0x35c>
 800fd02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fd04:	f1c3 0301 	rsb	r3, r3, #1
 800fd08:	9315      	str	r3, [sp, #84]	; 0x54
 800fd0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d0f0      	beq.n	800fcf2 <__gethex+0x386>
 800fd10:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fd14:	f104 0314 	add.w	r3, r4, #20
 800fd18:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fd1c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fd20:	f04f 0c00 	mov.w	ip, #0
 800fd24:	4618      	mov	r0, r3
 800fd26:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd2a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fd2e:	d01c      	beq.n	800fd6a <__gethex+0x3fe>
 800fd30:	3201      	adds	r2, #1
 800fd32:	6002      	str	r2, [r0, #0]
 800fd34:	2f02      	cmp	r7, #2
 800fd36:	f104 0314 	add.w	r3, r4, #20
 800fd3a:	d13f      	bne.n	800fdbc <__gethex+0x450>
 800fd3c:	f8d8 2000 	ldr.w	r2, [r8]
 800fd40:	3a01      	subs	r2, #1
 800fd42:	42b2      	cmp	r2, r6
 800fd44:	d10a      	bne.n	800fd5c <__gethex+0x3f0>
 800fd46:	1171      	asrs	r1, r6, #5
 800fd48:	2201      	movs	r2, #1
 800fd4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fd4e:	f006 061f 	and.w	r6, r6, #31
 800fd52:	fa02 f606 	lsl.w	r6, r2, r6
 800fd56:	421e      	tst	r6, r3
 800fd58:	bf18      	it	ne
 800fd5a:	4617      	movne	r7, r2
 800fd5c:	f047 0720 	orr.w	r7, r7, #32
 800fd60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd62:	601c      	str	r4, [r3, #0]
 800fd64:	9b04      	ldr	r3, [sp, #16]
 800fd66:	601d      	str	r5, [r3, #0]
 800fd68:	e695      	b.n	800fa96 <__gethex+0x12a>
 800fd6a:	4299      	cmp	r1, r3
 800fd6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800fd70:	d8d8      	bhi.n	800fd24 <__gethex+0x3b8>
 800fd72:	68a3      	ldr	r3, [r4, #8]
 800fd74:	459b      	cmp	fp, r3
 800fd76:	db19      	blt.n	800fdac <__gethex+0x440>
 800fd78:	6861      	ldr	r1, [r4, #4]
 800fd7a:	ee18 0a10 	vmov	r0, s16
 800fd7e:	3101      	adds	r1, #1
 800fd80:	f000 f91a 	bl	800ffb8 <_Balloc>
 800fd84:	4681      	mov	r9, r0
 800fd86:	b918      	cbnz	r0, 800fd90 <__gethex+0x424>
 800fd88:	4b1a      	ldr	r3, [pc, #104]	; (800fdf4 <__gethex+0x488>)
 800fd8a:	4602      	mov	r2, r0
 800fd8c:	2184      	movs	r1, #132	; 0x84
 800fd8e:	e6a8      	b.n	800fae2 <__gethex+0x176>
 800fd90:	6922      	ldr	r2, [r4, #16]
 800fd92:	3202      	adds	r2, #2
 800fd94:	f104 010c 	add.w	r1, r4, #12
 800fd98:	0092      	lsls	r2, r2, #2
 800fd9a:	300c      	adds	r0, #12
 800fd9c:	f7fe fdae 	bl	800e8fc <memcpy>
 800fda0:	4621      	mov	r1, r4
 800fda2:	ee18 0a10 	vmov	r0, s16
 800fda6:	f000 f947 	bl	8010038 <_Bfree>
 800fdaa:	464c      	mov	r4, r9
 800fdac:	6923      	ldr	r3, [r4, #16]
 800fdae:	1c5a      	adds	r2, r3, #1
 800fdb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fdb4:	6122      	str	r2, [r4, #16]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	615a      	str	r2, [r3, #20]
 800fdba:	e7bb      	b.n	800fd34 <__gethex+0x3c8>
 800fdbc:	6922      	ldr	r2, [r4, #16]
 800fdbe:	455a      	cmp	r2, fp
 800fdc0:	dd0b      	ble.n	800fdda <__gethex+0x46e>
 800fdc2:	2101      	movs	r1, #1
 800fdc4:	4620      	mov	r0, r4
 800fdc6:	f7ff fd69 	bl	800f89c <rshift>
 800fdca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fdce:	3501      	adds	r5, #1
 800fdd0:	42ab      	cmp	r3, r5
 800fdd2:	f6ff aed0 	blt.w	800fb76 <__gethex+0x20a>
 800fdd6:	2701      	movs	r7, #1
 800fdd8:	e7c0      	b.n	800fd5c <__gethex+0x3f0>
 800fdda:	f016 061f 	ands.w	r6, r6, #31
 800fdde:	d0fa      	beq.n	800fdd6 <__gethex+0x46a>
 800fde0:	4453      	add	r3, sl
 800fde2:	f1c6 0620 	rsb	r6, r6, #32
 800fde6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fdea:	f000 f9d7 	bl	801019c <__hi0bits>
 800fdee:	42b0      	cmp	r0, r6
 800fdf0:	dbe7      	blt.n	800fdc2 <__gethex+0x456>
 800fdf2:	e7f0      	b.n	800fdd6 <__gethex+0x46a>
 800fdf4:	08011d90 	.word	0x08011d90

0800fdf8 <L_shift>:
 800fdf8:	f1c2 0208 	rsb	r2, r2, #8
 800fdfc:	0092      	lsls	r2, r2, #2
 800fdfe:	b570      	push	{r4, r5, r6, lr}
 800fe00:	f1c2 0620 	rsb	r6, r2, #32
 800fe04:	6843      	ldr	r3, [r0, #4]
 800fe06:	6804      	ldr	r4, [r0, #0]
 800fe08:	fa03 f506 	lsl.w	r5, r3, r6
 800fe0c:	432c      	orrs	r4, r5
 800fe0e:	40d3      	lsrs	r3, r2
 800fe10:	6004      	str	r4, [r0, #0]
 800fe12:	f840 3f04 	str.w	r3, [r0, #4]!
 800fe16:	4288      	cmp	r0, r1
 800fe18:	d3f4      	bcc.n	800fe04 <L_shift+0xc>
 800fe1a:	bd70      	pop	{r4, r5, r6, pc}

0800fe1c <__match>:
 800fe1c:	b530      	push	{r4, r5, lr}
 800fe1e:	6803      	ldr	r3, [r0, #0]
 800fe20:	3301      	adds	r3, #1
 800fe22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe26:	b914      	cbnz	r4, 800fe2e <__match+0x12>
 800fe28:	6003      	str	r3, [r0, #0]
 800fe2a:	2001      	movs	r0, #1
 800fe2c:	bd30      	pop	{r4, r5, pc}
 800fe2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe32:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fe36:	2d19      	cmp	r5, #25
 800fe38:	bf98      	it	ls
 800fe3a:	3220      	addls	r2, #32
 800fe3c:	42a2      	cmp	r2, r4
 800fe3e:	d0f0      	beq.n	800fe22 <__match+0x6>
 800fe40:	2000      	movs	r0, #0
 800fe42:	e7f3      	b.n	800fe2c <__match+0x10>

0800fe44 <__hexnan>:
 800fe44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe48:	680b      	ldr	r3, [r1, #0]
 800fe4a:	115e      	asrs	r6, r3, #5
 800fe4c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fe50:	f013 031f 	ands.w	r3, r3, #31
 800fe54:	b087      	sub	sp, #28
 800fe56:	bf18      	it	ne
 800fe58:	3604      	addne	r6, #4
 800fe5a:	2500      	movs	r5, #0
 800fe5c:	1f37      	subs	r7, r6, #4
 800fe5e:	4690      	mov	r8, r2
 800fe60:	6802      	ldr	r2, [r0, #0]
 800fe62:	9301      	str	r3, [sp, #4]
 800fe64:	4682      	mov	sl, r0
 800fe66:	f846 5c04 	str.w	r5, [r6, #-4]
 800fe6a:	46b9      	mov	r9, r7
 800fe6c:	463c      	mov	r4, r7
 800fe6e:	9502      	str	r5, [sp, #8]
 800fe70:	46ab      	mov	fp, r5
 800fe72:	7851      	ldrb	r1, [r2, #1]
 800fe74:	1c53      	adds	r3, r2, #1
 800fe76:	9303      	str	r3, [sp, #12]
 800fe78:	b341      	cbz	r1, 800fecc <__hexnan+0x88>
 800fe7a:	4608      	mov	r0, r1
 800fe7c:	9205      	str	r2, [sp, #20]
 800fe7e:	9104      	str	r1, [sp, #16]
 800fe80:	f7ff fd5e 	bl	800f940 <__hexdig_fun>
 800fe84:	2800      	cmp	r0, #0
 800fe86:	d14f      	bne.n	800ff28 <__hexnan+0xe4>
 800fe88:	9904      	ldr	r1, [sp, #16]
 800fe8a:	9a05      	ldr	r2, [sp, #20]
 800fe8c:	2920      	cmp	r1, #32
 800fe8e:	d818      	bhi.n	800fec2 <__hexnan+0x7e>
 800fe90:	9b02      	ldr	r3, [sp, #8]
 800fe92:	459b      	cmp	fp, r3
 800fe94:	dd13      	ble.n	800febe <__hexnan+0x7a>
 800fe96:	454c      	cmp	r4, r9
 800fe98:	d206      	bcs.n	800fea8 <__hexnan+0x64>
 800fe9a:	2d07      	cmp	r5, #7
 800fe9c:	dc04      	bgt.n	800fea8 <__hexnan+0x64>
 800fe9e:	462a      	mov	r2, r5
 800fea0:	4649      	mov	r1, r9
 800fea2:	4620      	mov	r0, r4
 800fea4:	f7ff ffa8 	bl	800fdf8 <L_shift>
 800fea8:	4544      	cmp	r4, r8
 800feaa:	d950      	bls.n	800ff4e <__hexnan+0x10a>
 800feac:	2300      	movs	r3, #0
 800feae:	f1a4 0904 	sub.w	r9, r4, #4
 800feb2:	f844 3c04 	str.w	r3, [r4, #-4]
 800feb6:	f8cd b008 	str.w	fp, [sp, #8]
 800feba:	464c      	mov	r4, r9
 800febc:	461d      	mov	r5, r3
 800febe:	9a03      	ldr	r2, [sp, #12]
 800fec0:	e7d7      	b.n	800fe72 <__hexnan+0x2e>
 800fec2:	2929      	cmp	r1, #41	; 0x29
 800fec4:	d156      	bne.n	800ff74 <__hexnan+0x130>
 800fec6:	3202      	adds	r2, #2
 800fec8:	f8ca 2000 	str.w	r2, [sl]
 800fecc:	f1bb 0f00 	cmp.w	fp, #0
 800fed0:	d050      	beq.n	800ff74 <__hexnan+0x130>
 800fed2:	454c      	cmp	r4, r9
 800fed4:	d206      	bcs.n	800fee4 <__hexnan+0xa0>
 800fed6:	2d07      	cmp	r5, #7
 800fed8:	dc04      	bgt.n	800fee4 <__hexnan+0xa0>
 800feda:	462a      	mov	r2, r5
 800fedc:	4649      	mov	r1, r9
 800fede:	4620      	mov	r0, r4
 800fee0:	f7ff ff8a 	bl	800fdf8 <L_shift>
 800fee4:	4544      	cmp	r4, r8
 800fee6:	d934      	bls.n	800ff52 <__hexnan+0x10e>
 800fee8:	f1a8 0204 	sub.w	r2, r8, #4
 800feec:	4623      	mov	r3, r4
 800feee:	f853 1b04 	ldr.w	r1, [r3], #4
 800fef2:	f842 1f04 	str.w	r1, [r2, #4]!
 800fef6:	429f      	cmp	r7, r3
 800fef8:	d2f9      	bcs.n	800feee <__hexnan+0xaa>
 800fefa:	1b3b      	subs	r3, r7, r4
 800fefc:	f023 0303 	bic.w	r3, r3, #3
 800ff00:	3304      	adds	r3, #4
 800ff02:	3401      	adds	r4, #1
 800ff04:	3e03      	subs	r6, #3
 800ff06:	42b4      	cmp	r4, r6
 800ff08:	bf88      	it	hi
 800ff0a:	2304      	movhi	r3, #4
 800ff0c:	4443      	add	r3, r8
 800ff0e:	2200      	movs	r2, #0
 800ff10:	f843 2b04 	str.w	r2, [r3], #4
 800ff14:	429f      	cmp	r7, r3
 800ff16:	d2fb      	bcs.n	800ff10 <__hexnan+0xcc>
 800ff18:	683b      	ldr	r3, [r7, #0]
 800ff1a:	b91b      	cbnz	r3, 800ff24 <__hexnan+0xe0>
 800ff1c:	4547      	cmp	r7, r8
 800ff1e:	d127      	bne.n	800ff70 <__hexnan+0x12c>
 800ff20:	2301      	movs	r3, #1
 800ff22:	603b      	str	r3, [r7, #0]
 800ff24:	2005      	movs	r0, #5
 800ff26:	e026      	b.n	800ff76 <__hexnan+0x132>
 800ff28:	3501      	adds	r5, #1
 800ff2a:	2d08      	cmp	r5, #8
 800ff2c:	f10b 0b01 	add.w	fp, fp, #1
 800ff30:	dd06      	ble.n	800ff40 <__hexnan+0xfc>
 800ff32:	4544      	cmp	r4, r8
 800ff34:	d9c3      	bls.n	800febe <__hexnan+0x7a>
 800ff36:	2300      	movs	r3, #0
 800ff38:	f844 3c04 	str.w	r3, [r4, #-4]
 800ff3c:	2501      	movs	r5, #1
 800ff3e:	3c04      	subs	r4, #4
 800ff40:	6822      	ldr	r2, [r4, #0]
 800ff42:	f000 000f 	and.w	r0, r0, #15
 800ff46:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ff4a:	6022      	str	r2, [r4, #0]
 800ff4c:	e7b7      	b.n	800febe <__hexnan+0x7a>
 800ff4e:	2508      	movs	r5, #8
 800ff50:	e7b5      	b.n	800febe <__hexnan+0x7a>
 800ff52:	9b01      	ldr	r3, [sp, #4]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d0df      	beq.n	800ff18 <__hexnan+0xd4>
 800ff58:	f04f 32ff 	mov.w	r2, #4294967295
 800ff5c:	f1c3 0320 	rsb	r3, r3, #32
 800ff60:	fa22 f303 	lsr.w	r3, r2, r3
 800ff64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ff68:	401a      	ands	r2, r3
 800ff6a:	f846 2c04 	str.w	r2, [r6, #-4]
 800ff6e:	e7d3      	b.n	800ff18 <__hexnan+0xd4>
 800ff70:	3f04      	subs	r7, #4
 800ff72:	e7d1      	b.n	800ff18 <__hexnan+0xd4>
 800ff74:	2004      	movs	r0, #4
 800ff76:	b007      	add	sp, #28
 800ff78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ff7c <__ascii_mbtowc>:
 800ff7c:	b082      	sub	sp, #8
 800ff7e:	b901      	cbnz	r1, 800ff82 <__ascii_mbtowc+0x6>
 800ff80:	a901      	add	r1, sp, #4
 800ff82:	b142      	cbz	r2, 800ff96 <__ascii_mbtowc+0x1a>
 800ff84:	b14b      	cbz	r3, 800ff9a <__ascii_mbtowc+0x1e>
 800ff86:	7813      	ldrb	r3, [r2, #0]
 800ff88:	600b      	str	r3, [r1, #0]
 800ff8a:	7812      	ldrb	r2, [r2, #0]
 800ff8c:	1e10      	subs	r0, r2, #0
 800ff8e:	bf18      	it	ne
 800ff90:	2001      	movne	r0, #1
 800ff92:	b002      	add	sp, #8
 800ff94:	4770      	bx	lr
 800ff96:	4610      	mov	r0, r2
 800ff98:	e7fb      	b.n	800ff92 <__ascii_mbtowc+0x16>
 800ff9a:	f06f 0001 	mvn.w	r0, #1
 800ff9e:	e7f8      	b.n	800ff92 <__ascii_mbtowc+0x16>

0800ffa0 <__malloc_lock>:
 800ffa0:	4801      	ldr	r0, [pc, #4]	; (800ffa8 <__malloc_lock+0x8>)
 800ffa2:	f001 bbd3 	b.w	801174c <__retarget_lock_acquire_recursive>
 800ffa6:	bf00      	nop
 800ffa8:	2400653c 	.word	0x2400653c

0800ffac <__malloc_unlock>:
 800ffac:	4801      	ldr	r0, [pc, #4]	; (800ffb4 <__malloc_unlock+0x8>)
 800ffae:	f001 bbce 	b.w	801174e <__retarget_lock_release_recursive>
 800ffb2:	bf00      	nop
 800ffb4:	2400653c 	.word	0x2400653c

0800ffb8 <_Balloc>:
 800ffb8:	b570      	push	{r4, r5, r6, lr}
 800ffba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ffbc:	4604      	mov	r4, r0
 800ffbe:	460d      	mov	r5, r1
 800ffc0:	b976      	cbnz	r6, 800ffe0 <_Balloc+0x28>
 800ffc2:	2010      	movs	r0, #16
 800ffc4:	f7fe fc8a 	bl	800e8dc <malloc>
 800ffc8:	4602      	mov	r2, r0
 800ffca:	6260      	str	r0, [r4, #36]	; 0x24
 800ffcc:	b920      	cbnz	r0, 800ffd8 <_Balloc+0x20>
 800ffce:	4b18      	ldr	r3, [pc, #96]	; (8010030 <_Balloc+0x78>)
 800ffd0:	4818      	ldr	r0, [pc, #96]	; (8010034 <_Balloc+0x7c>)
 800ffd2:	2166      	movs	r1, #102	; 0x66
 800ffd4:	f7ff fc32 	bl	800f83c <__assert_func>
 800ffd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ffdc:	6006      	str	r6, [r0, #0]
 800ffde:	60c6      	str	r6, [r0, #12]
 800ffe0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ffe2:	68f3      	ldr	r3, [r6, #12]
 800ffe4:	b183      	cbz	r3, 8010008 <_Balloc+0x50>
 800ffe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ffe8:	68db      	ldr	r3, [r3, #12]
 800ffea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ffee:	b9b8      	cbnz	r0, 8010020 <_Balloc+0x68>
 800fff0:	2101      	movs	r1, #1
 800fff2:	fa01 f605 	lsl.w	r6, r1, r5
 800fff6:	1d72      	adds	r2, r6, #5
 800fff8:	0092      	lsls	r2, r2, #2
 800fffa:	4620      	mov	r0, r4
 800fffc:	f000 fc9a 	bl	8010934 <_calloc_r>
 8010000:	b160      	cbz	r0, 801001c <_Balloc+0x64>
 8010002:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010006:	e00e      	b.n	8010026 <_Balloc+0x6e>
 8010008:	2221      	movs	r2, #33	; 0x21
 801000a:	2104      	movs	r1, #4
 801000c:	4620      	mov	r0, r4
 801000e:	f000 fc91 	bl	8010934 <_calloc_r>
 8010012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010014:	60f0      	str	r0, [r6, #12]
 8010016:	68db      	ldr	r3, [r3, #12]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d1e4      	bne.n	800ffe6 <_Balloc+0x2e>
 801001c:	2000      	movs	r0, #0
 801001e:	bd70      	pop	{r4, r5, r6, pc}
 8010020:	6802      	ldr	r2, [r0, #0]
 8010022:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010026:	2300      	movs	r3, #0
 8010028:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801002c:	e7f7      	b.n	801001e <_Balloc+0x66>
 801002e:	bf00      	nop
 8010030:	08011ce0 	.word	0x08011ce0
 8010034:	08011e1c 	.word	0x08011e1c

08010038 <_Bfree>:
 8010038:	b570      	push	{r4, r5, r6, lr}
 801003a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801003c:	4605      	mov	r5, r0
 801003e:	460c      	mov	r4, r1
 8010040:	b976      	cbnz	r6, 8010060 <_Bfree+0x28>
 8010042:	2010      	movs	r0, #16
 8010044:	f7fe fc4a 	bl	800e8dc <malloc>
 8010048:	4602      	mov	r2, r0
 801004a:	6268      	str	r0, [r5, #36]	; 0x24
 801004c:	b920      	cbnz	r0, 8010058 <_Bfree+0x20>
 801004e:	4b09      	ldr	r3, [pc, #36]	; (8010074 <_Bfree+0x3c>)
 8010050:	4809      	ldr	r0, [pc, #36]	; (8010078 <_Bfree+0x40>)
 8010052:	218a      	movs	r1, #138	; 0x8a
 8010054:	f7ff fbf2 	bl	800f83c <__assert_func>
 8010058:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801005c:	6006      	str	r6, [r0, #0]
 801005e:	60c6      	str	r6, [r0, #12]
 8010060:	b13c      	cbz	r4, 8010072 <_Bfree+0x3a>
 8010062:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010064:	6862      	ldr	r2, [r4, #4]
 8010066:	68db      	ldr	r3, [r3, #12]
 8010068:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801006c:	6021      	str	r1, [r4, #0]
 801006e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010072:	bd70      	pop	{r4, r5, r6, pc}
 8010074:	08011ce0 	.word	0x08011ce0
 8010078:	08011e1c 	.word	0x08011e1c

0801007c <__multadd>:
 801007c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010080:	690d      	ldr	r5, [r1, #16]
 8010082:	4607      	mov	r7, r0
 8010084:	460c      	mov	r4, r1
 8010086:	461e      	mov	r6, r3
 8010088:	f101 0c14 	add.w	ip, r1, #20
 801008c:	2000      	movs	r0, #0
 801008e:	f8dc 3000 	ldr.w	r3, [ip]
 8010092:	b299      	uxth	r1, r3
 8010094:	fb02 6101 	mla	r1, r2, r1, r6
 8010098:	0c1e      	lsrs	r6, r3, #16
 801009a:	0c0b      	lsrs	r3, r1, #16
 801009c:	fb02 3306 	mla	r3, r2, r6, r3
 80100a0:	b289      	uxth	r1, r1
 80100a2:	3001      	adds	r0, #1
 80100a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80100a8:	4285      	cmp	r5, r0
 80100aa:	f84c 1b04 	str.w	r1, [ip], #4
 80100ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80100b2:	dcec      	bgt.n	801008e <__multadd+0x12>
 80100b4:	b30e      	cbz	r6, 80100fa <__multadd+0x7e>
 80100b6:	68a3      	ldr	r3, [r4, #8]
 80100b8:	42ab      	cmp	r3, r5
 80100ba:	dc19      	bgt.n	80100f0 <__multadd+0x74>
 80100bc:	6861      	ldr	r1, [r4, #4]
 80100be:	4638      	mov	r0, r7
 80100c0:	3101      	adds	r1, #1
 80100c2:	f7ff ff79 	bl	800ffb8 <_Balloc>
 80100c6:	4680      	mov	r8, r0
 80100c8:	b928      	cbnz	r0, 80100d6 <__multadd+0x5a>
 80100ca:	4602      	mov	r2, r0
 80100cc:	4b0c      	ldr	r3, [pc, #48]	; (8010100 <__multadd+0x84>)
 80100ce:	480d      	ldr	r0, [pc, #52]	; (8010104 <__multadd+0x88>)
 80100d0:	21b5      	movs	r1, #181	; 0xb5
 80100d2:	f7ff fbb3 	bl	800f83c <__assert_func>
 80100d6:	6922      	ldr	r2, [r4, #16]
 80100d8:	3202      	adds	r2, #2
 80100da:	f104 010c 	add.w	r1, r4, #12
 80100de:	0092      	lsls	r2, r2, #2
 80100e0:	300c      	adds	r0, #12
 80100e2:	f7fe fc0b 	bl	800e8fc <memcpy>
 80100e6:	4621      	mov	r1, r4
 80100e8:	4638      	mov	r0, r7
 80100ea:	f7ff ffa5 	bl	8010038 <_Bfree>
 80100ee:	4644      	mov	r4, r8
 80100f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80100f4:	3501      	adds	r5, #1
 80100f6:	615e      	str	r6, [r3, #20]
 80100f8:	6125      	str	r5, [r4, #16]
 80100fa:	4620      	mov	r0, r4
 80100fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010100:	08011d90 	.word	0x08011d90
 8010104:	08011e1c 	.word	0x08011e1c

08010108 <__s2b>:
 8010108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801010c:	460c      	mov	r4, r1
 801010e:	4615      	mov	r5, r2
 8010110:	461f      	mov	r7, r3
 8010112:	2209      	movs	r2, #9
 8010114:	3308      	adds	r3, #8
 8010116:	4606      	mov	r6, r0
 8010118:	fb93 f3f2 	sdiv	r3, r3, r2
 801011c:	2100      	movs	r1, #0
 801011e:	2201      	movs	r2, #1
 8010120:	429a      	cmp	r2, r3
 8010122:	db09      	blt.n	8010138 <__s2b+0x30>
 8010124:	4630      	mov	r0, r6
 8010126:	f7ff ff47 	bl	800ffb8 <_Balloc>
 801012a:	b940      	cbnz	r0, 801013e <__s2b+0x36>
 801012c:	4602      	mov	r2, r0
 801012e:	4b19      	ldr	r3, [pc, #100]	; (8010194 <__s2b+0x8c>)
 8010130:	4819      	ldr	r0, [pc, #100]	; (8010198 <__s2b+0x90>)
 8010132:	21ce      	movs	r1, #206	; 0xce
 8010134:	f7ff fb82 	bl	800f83c <__assert_func>
 8010138:	0052      	lsls	r2, r2, #1
 801013a:	3101      	adds	r1, #1
 801013c:	e7f0      	b.n	8010120 <__s2b+0x18>
 801013e:	9b08      	ldr	r3, [sp, #32]
 8010140:	6143      	str	r3, [r0, #20]
 8010142:	2d09      	cmp	r5, #9
 8010144:	f04f 0301 	mov.w	r3, #1
 8010148:	6103      	str	r3, [r0, #16]
 801014a:	dd16      	ble.n	801017a <__s2b+0x72>
 801014c:	f104 0909 	add.w	r9, r4, #9
 8010150:	46c8      	mov	r8, r9
 8010152:	442c      	add	r4, r5
 8010154:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010158:	4601      	mov	r1, r0
 801015a:	3b30      	subs	r3, #48	; 0x30
 801015c:	220a      	movs	r2, #10
 801015e:	4630      	mov	r0, r6
 8010160:	f7ff ff8c 	bl	801007c <__multadd>
 8010164:	45a0      	cmp	r8, r4
 8010166:	d1f5      	bne.n	8010154 <__s2b+0x4c>
 8010168:	f1a5 0408 	sub.w	r4, r5, #8
 801016c:	444c      	add	r4, r9
 801016e:	1b2d      	subs	r5, r5, r4
 8010170:	1963      	adds	r3, r4, r5
 8010172:	42bb      	cmp	r3, r7
 8010174:	db04      	blt.n	8010180 <__s2b+0x78>
 8010176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801017a:	340a      	adds	r4, #10
 801017c:	2509      	movs	r5, #9
 801017e:	e7f6      	b.n	801016e <__s2b+0x66>
 8010180:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010184:	4601      	mov	r1, r0
 8010186:	3b30      	subs	r3, #48	; 0x30
 8010188:	220a      	movs	r2, #10
 801018a:	4630      	mov	r0, r6
 801018c:	f7ff ff76 	bl	801007c <__multadd>
 8010190:	e7ee      	b.n	8010170 <__s2b+0x68>
 8010192:	bf00      	nop
 8010194:	08011d90 	.word	0x08011d90
 8010198:	08011e1c 	.word	0x08011e1c

0801019c <__hi0bits>:
 801019c:	0c03      	lsrs	r3, r0, #16
 801019e:	041b      	lsls	r3, r3, #16
 80101a0:	b9d3      	cbnz	r3, 80101d8 <__hi0bits+0x3c>
 80101a2:	0400      	lsls	r0, r0, #16
 80101a4:	2310      	movs	r3, #16
 80101a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80101aa:	bf04      	itt	eq
 80101ac:	0200      	lsleq	r0, r0, #8
 80101ae:	3308      	addeq	r3, #8
 80101b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80101b4:	bf04      	itt	eq
 80101b6:	0100      	lsleq	r0, r0, #4
 80101b8:	3304      	addeq	r3, #4
 80101ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80101be:	bf04      	itt	eq
 80101c0:	0080      	lsleq	r0, r0, #2
 80101c2:	3302      	addeq	r3, #2
 80101c4:	2800      	cmp	r0, #0
 80101c6:	db05      	blt.n	80101d4 <__hi0bits+0x38>
 80101c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80101cc:	f103 0301 	add.w	r3, r3, #1
 80101d0:	bf08      	it	eq
 80101d2:	2320      	moveq	r3, #32
 80101d4:	4618      	mov	r0, r3
 80101d6:	4770      	bx	lr
 80101d8:	2300      	movs	r3, #0
 80101da:	e7e4      	b.n	80101a6 <__hi0bits+0xa>

080101dc <__lo0bits>:
 80101dc:	6803      	ldr	r3, [r0, #0]
 80101de:	f013 0207 	ands.w	r2, r3, #7
 80101e2:	4601      	mov	r1, r0
 80101e4:	d00b      	beq.n	80101fe <__lo0bits+0x22>
 80101e6:	07da      	lsls	r2, r3, #31
 80101e8:	d423      	bmi.n	8010232 <__lo0bits+0x56>
 80101ea:	0798      	lsls	r0, r3, #30
 80101ec:	bf49      	itett	mi
 80101ee:	085b      	lsrmi	r3, r3, #1
 80101f0:	089b      	lsrpl	r3, r3, #2
 80101f2:	2001      	movmi	r0, #1
 80101f4:	600b      	strmi	r3, [r1, #0]
 80101f6:	bf5c      	itt	pl
 80101f8:	600b      	strpl	r3, [r1, #0]
 80101fa:	2002      	movpl	r0, #2
 80101fc:	4770      	bx	lr
 80101fe:	b298      	uxth	r0, r3
 8010200:	b9a8      	cbnz	r0, 801022e <__lo0bits+0x52>
 8010202:	0c1b      	lsrs	r3, r3, #16
 8010204:	2010      	movs	r0, #16
 8010206:	b2da      	uxtb	r2, r3
 8010208:	b90a      	cbnz	r2, 801020e <__lo0bits+0x32>
 801020a:	3008      	adds	r0, #8
 801020c:	0a1b      	lsrs	r3, r3, #8
 801020e:	071a      	lsls	r2, r3, #28
 8010210:	bf04      	itt	eq
 8010212:	091b      	lsreq	r3, r3, #4
 8010214:	3004      	addeq	r0, #4
 8010216:	079a      	lsls	r2, r3, #30
 8010218:	bf04      	itt	eq
 801021a:	089b      	lsreq	r3, r3, #2
 801021c:	3002      	addeq	r0, #2
 801021e:	07da      	lsls	r2, r3, #31
 8010220:	d403      	bmi.n	801022a <__lo0bits+0x4e>
 8010222:	085b      	lsrs	r3, r3, #1
 8010224:	f100 0001 	add.w	r0, r0, #1
 8010228:	d005      	beq.n	8010236 <__lo0bits+0x5a>
 801022a:	600b      	str	r3, [r1, #0]
 801022c:	4770      	bx	lr
 801022e:	4610      	mov	r0, r2
 8010230:	e7e9      	b.n	8010206 <__lo0bits+0x2a>
 8010232:	2000      	movs	r0, #0
 8010234:	4770      	bx	lr
 8010236:	2020      	movs	r0, #32
 8010238:	4770      	bx	lr
	...

0801023c <__i2b>:
 801023c:	b510      	push	{r4, lr}
 801023e:	460c      	mov	r4, r1
 8010240:	2101      	movs	r1, #1
 8010242:	f7ff feb9 	bl	800ffb8 <_Balloc>
 8010246:	4602      	mov	r2, r0
 8010248:	b928      	cbnz	r0, 8010256 <__i2b+0x1a>
 801024a:	4b05      	ldr	r3, [pc, #20]	; (8010260 <__i2b+0x24>)
 801024c:	4805      	ldr	r0, [pc, #20]	; (8010264 <__i2b+0x28>)
 801024e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010252:	f7ff faf3 	bl	800f83c <__assert_func>
 8010256:	2301      	movs	r3, #1
 8010258:	6144      	str	r4, [r0, #20]
 801025a:	6103      	str	r3, [r0, #16]
 801025c:	bd10      	pop	{r4, pc}
 801025e:	bf00      	nop
 8010260:	08011d90 	.word	0x08011d90
 8010264:	08011e1c 	.word	0x08011e1c

08010268 <__multiply>:
 8010268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801026c:	4691      	mov	r9, r2
 801026e:	690a      	ldr	r2, [r1, #16]
 8010270:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010274:	429a      	cmp	r2, r3
 8010276:	bfb8      	it	lt
 8010278:	460b      	movlt	r3, r1
 801027a:	460c      	mov	r4, r1
 801027c:	bfbc      	itt	lt
 801027e:	464c      	movlt	r4, r9
 8010280:	4699      	movlt	r9, r3
 8010282:	6927      	ldr	r7, [r4, #16]
 8010284:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010288:	68a3      	ldr	r3, [r4, #8]
 801028a:	6861      	ldr	r1, [r4, #4]
 801028c:	eb07 060a 	add.w	r6, r7, sl
 8010290:	42b3      	cmp	r3, r6
 8010292:	b085      	sub	sp, #20
 8010294:	bfb8      	it	lt
 8010296:	3101      	addlt	r1, #1
 8010298:	f7ff fe8e 	bl	800ffb8 <_Balloc>
 801029c:	b930      	cbnz	r0, 80102ac <__multiply+0x44>
 801029e:	4602      	mov	r2, r0
 80102a0:	4b44      	ldr	r3, [pc, #272]	; (80103b4 <__multiply+0x14c>)
 80102a2:	4845      	ldr	r0, [pc, #276]	; (80103b8 <__multiply+0x150>)
 80102a4:	f240 115d 	movw	r1, #349	; 0x15d
 80102a8:	f7ff fac8 	bl	800f83c <__assert_func>
 80102ac:	f100 0514 	add.w	r5, r0, #20
 80102b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80102b4:	462b      	mov	r3, r5
 80102b6:	2200      	movs	r2, #0
 80102b8:	4543      	cmp	r3, r8
 80102ba:	d321      	bcc.n	8010300 <__multiply+0x98>
 80102bc:	f104 0314 	add.w	r3, r4, #20
 80102c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80102c4:	f109 0314 	add.w	r3, r9, #20
 80102c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80102cc:	9202      	str	r2, [sp, #8]
 80102ce:	1b3a      	subs	r2, r7, r4
 80102d0:	3a15      	subs	r2, #21
 80102d2:	f022 0203 	bic.w	r2, r2, #3
 80102d6:	3204      	adds	r2, #4
 80102d8:	f104 0115 	add.w	r1, r4, #21
 80102dc:	428f      	cmp	r7, r1
 80102de:	bf38      	it	cc
 80102e0:	2204      	movcc	r2, #4
 80102e2:	9201      	str	r2, [sp, #4]
 80102e4:	9a02      	ldr	r2, [sp, #8]
 80102e6:	9303      	str	r3, [sp, #12]
 80102e8:	429a      	cmp	r2, r3
 80102ea:	d80c      	bhi.n	8010306 <__multiply+0x9e>
 80102ec:	2e00      	cmp	r6, #0
 80102ee:	dd03      	ble.n	80102f8 <__multiply+0x90>
 80102f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d05a      	beq.n	80103ae <__multiply+0x146>
 80102f8:	6106      	str	r6, [r0, #16]
 80102fa:	b005      	add	sp, #20
 80102fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010300:	f843 2b04 	str.w	r2, [r3], #4
 8010304:	e7d8      	b.n	80102b8 <__multiply+0x50>
 8010306:	f8b3 a000 	ldrh.w	sl, [r3]
 801030a:	f1ba 0f00 	cmp.w	sl, #0
 801030e:	d024      	beq.n	801035a <__multiply+0xf2>
 8010310:	f104 0e14 	add.w	lr, r4, #20
 8010314:	46a9      	mov	r9, r5
 8010316:	f04f 0c00 	mov.w	ip, #0
 801031a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801031e:	f8d9 1000 	ldr.w	r1, [r9]
 8010322:	fa1f fb82 	uxth.w	fp, r2
 8010326:	b289      	uxth	r1, r1
 8010328:	fb0a 110b 	mla	r1, sl, fp, r1
 801032c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010330:	f8d9 2000 	ldr.w	r2, [r9]
 8010334:	4461      	add	r1, ip
 8010336:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801033a:	fb0a c20b 	mla	r2, sl, fp, ip
 801033e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010342:	b289      	uxth	r1, r1
 8010344:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010348:	4577      	cmp	r7, lr
 801034a:	f849 1b04 	str.w	r1, [r9], #4
 801034e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010352:	d8e2      	bhi.n	801031a <__multiply+0xb2>
 8010354:	9a01      	ldr	r2, [sp, #4]
 8010356:	f845 c002 	str.w	ip, [r5, r2]
 801035a:	9a03      	ldr	r2, [sp, #12]
 801035c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010360:	3304      	adds	r3, #4
 8010362:	f1b9 0f00 	cmp.w	r9, #0
 8010366:	d020      	beq.n	80103aa <__multiply+0x142>
 8010368:	6829      	ldr	r1, [r5, #0]
 801036a:	f104 0c14 	add.w	ip, r4, #20
 801036e:	46ae      	mov	lr, r5
 8010370:	f04f 0a00 	mov.w	sl, #0
 8010374:	f8bc b000 	ldrh.w	fp, [ip]
 8010378:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801037c:	fb09 220b 	mla	r2, r9, fp, r2
 8010380:	4492      	add	sl, r2
 8010382:	b289      	uxth	r1, r1
 8010384:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010388:	f84e 1b04 	str.w	r1, [lr], #4
 801038c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010390:	f8be 1000 	ldrh.w	r1, [lr]
 8010394:	0c12      	lsrs	r2, r2, #16
 8010396:	fb09 1102 	mla	r1, r9, r2, r1
 801039a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801039e:	4567      	cmp	r7, ip
 80103a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80103a4:	d8e6      	bhi.n	8010374 <__multiply+0x10c>
 80103a6:	9a01      	ldr	r2, [sp, #4]
 80103a8:	50a9      	str	r1, [r5, r2]
 80103aa:	3504      	adds	r5, #4
 80103ac:	e79a      	b.n	80102e4 <__multiply+0x7c>
 80103ae:	3e01      	subs	r6, #1
 80103b0:	e79c      	b.n	80102ec <__multiply+0x84>
 80103b2:	bf00      	nop
 80103b4:	08011d90 	.word	0x08011d90
 80103b8:	08011e1c 	.word	0x08011e1c

080103bc <__pow5mult>:
 80103bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103c0:	4615      	mov	r5, r2
 80103c2:	f012 0203 	ands.w	r2, r2, #3
 80103c6:	4606      	mov	r6, r0
 80103c8:	460f      	mov	r7, r1
 80103ca:	d007      	beq.n	80103dc <__pow5mult+0x20>
 80103cc:	4c25      	ldr	r4, [pc, #148]	; (8010464 <__pow5mult+0xa8>)
 80103ce:	3a01      	subs	r2, #1
 80103d0:	2300      	movs	r3, #0
 80103d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80103d6:	f7ff fe51 	bl	801007c <__multadd>
 80103da:	4607      	mov	r7, r0
 80103dc:	10ad      	asrs	r5, r5, #2
 80103de:	d03d      	beq.n	801045c <__pow5mult+0xa0>
 80103e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80103e2:	b97c      	cbnz	r4, 8010404 <__pow5mult+0x48>
 80103e4:	2010      	movs	r0, #16
 80103e6:	f7fe fa79 	bl	800e8dc <malloc>
 80103ea:	4602      	mov	r2, r0
 80103ec:	6270      	str	r0, [r6, #36]	; 0x24
 80103ee:	b928      	cbnz	r0, 80103fc <__pow5mult+0x40>
 80103f0:	4b1d      	ldr	r3, [pc, #116]	; (8010468 <__pow5mult+0xac>)
 80103f2:	481e      	ldr	r0, [pc, #120]	; (801046c <__pow5mult+0xb0>)
 80103f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80103f8:	f7ff fa20 	bl	800f83c <__assert_func>
 80103fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010400:	6004      	str	r4, [r0, #0]
 8010402:	60c4      	str	r4, [r0, #12]
 8010404:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010408:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801040c:	b94c      	cbnz	r4, 8010422 <__pow5mult+0x66>
 801040e:	f240 2171 	movw	r1, #625	; 0x271
 8010412:	4630      	mov	r0, r6
 8010414:	f7ff ff12 	bl	801023c <__i2b>
 8010418:	2300      	movs	r3, #0
 801041a:	f8c8 0008 	str.w	r0, [r8, #8]
 801041e:	4604      	mov	r4, r0
 8010420:	6003      	str	r3, [r0, #0]
 8010422:	f04f 0900 	mov.w	r9, #0
 8010426:	07eb      	lsls	r3, r5, #31
 8010428:	d50a      	bpl.n	8010440 <__pow5mult+0x84>
 801042a:	4639      	mov	r1, r7
 801042c:	4622      	mov	r2, r4
 801042e:	4630      	mov	r0, r6
 8010430:	f7ff ff1a 	bl	8010268 <__multiply>
 8010434:	4639      	mov	r1, r7
 8010436:	4680      	mov	r8, r0
 8010438:	4630      	mov	r0, r6
 801043a:	f7ff fdfd 	bl	8010038 <_Bfree>
 801043e:	4647      	mov	r7, r8
 8010440:	106d      	asrs	r5, r5, #1
 8010442:	d00b      	beq.n	801045c <__pow5mult+0xa0>
 8010444:	6820      	ldr	r0, [r4, #0]
 8010446:	b938      	cbnz	r0, 8010458 <__pow5mult+0x9c>
 8010448:	4622      	mov	r2, r4
 801044a:	4621      	mov	r1, r4
 801044c:	4630      	mov	r0, r6
 801044e:	f7ff ff0b 	bl	8010268 <__multiply>
 8010452:	6020      	str	r0, [r4, #0]
 8010454:	f8c0 9000 	str.w	r9, [r0]
 8010458:	4604      	mov	r4, r0
 801045a:	e7e4      	b.n	8010426 <__pow5mult+0x6a>
 801045c:	4638      	mov	r0, r7
 801045e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010462:	bf00      	nop
 8010464:	08011f68 	.word	0x08011f68
 8010468:	08011ce0 	.word	0x08011ce0
 801046c:	08011e1c 	.word	0x08011e1c

08010470 <__lshift>:
 8010470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010474:	460c      	mov	r4, r1
 8010476:	6849      	ldr	r1, [r1, #4]
 8010478:	6923      	ldr	r3, [r4, #16]
 801047a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801047e:	68a3      	ldr	r3, [r4, #8]
 8010480:	4607      	mov	r7, r0
 8010482:	4691      	mov	r9, r2
 8010484:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010488:	f108 0601 	add.w	r6, r8, #1
 801048c:	42b3      	cmp	r3, r6
 801048e:	db0b      	blt.n	80104a8 <__lshift+0x38>
 8010490:	4638      	mov	r0, r7
 8010492:	f7ff fd91 	bl	800ffb8 <_Balloc>
 8010496:	4605      	mov	r5, r0
 8010498:	b948      	cbnz	r0, 80104ae <__lshift+0x3e>
 801049a:	4602      	mov	r2, r0
 801049c:	4b2a      	ldr	r3, [pc, #168]	; (8010548 <__lshift+0xd8>)
 801049e:	482b      	ldr	r0, [pc, #172]	; (801054c <__lshift+0xdc>)
 80104a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80104a4:	f7ff f9ca 	bl	800f83c <__assert_func>
 80104a8:	3101      	adds	r1, #1
 80104aa:	005b      	lsls	r3, r3, #1
 80104ac:	e7ee      	b.n	801048c <__lshift+0x1c>
 80104ae:	2300      	movs	r3, #0
 80104b0:	f100 0114 	add.w	r1, r0, #20
 80104b4:	f100 0210 	add.w	r2, r0, #16
 80104b8:	4618      	mov	r0, r3
 80104ba:	4553      	cmp	r3, sl
 80104bc:	db37      	blt.n	801052e <__lshift+0xbe>
 80104be:	6920      	ldr	r0, [r4, #16]
 80104c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80104c4:	f104 0314 	add.w	r3, r4, #20
 80104c8:	f019 091f 	ands.w	r9, r9, #31
 80104cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80104d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80104d4:	d02f      	beq.n	8010536 <__lshift+0xc6>
 80104d6:	f1c9 0e20 	rsb	lr, r9, #32
 80104da:	468a      	mov	sl, r1
 80104dc:	f04f 0c00 	mov.w	ip, #0
 80104e0:	681a      	ldr	r2, [r3, #0]
 80104e2:	fa02 f209 	lsl.w	r2, r2, r9
 80104e6:	ea42 020c 	orr.w	r2, r2, ip
 80104ea:	f84a 2b04 	str.w	r2, [sl], #4
 80104ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80104f2:	4298      	cmp	r0, r3
 80104f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80104f8:	d8f2      	bhi.n	80104e0 <__lshift+0x70>
 80104fa:	1b03      	subs	r3, r0, r4
 80104fc:	3b15      	subs	r3, #21
 80104fe:	f023 0303 	bic.w	r3, r3, #3
 8010502:	3304      	adds	r3, #4
 8010504:	f104 0215 	add.w	r2, r4, #21
 8010508:	4290      	cmp	r0, r2
 801050a:	bf38      	it	cc
 801050c:	2304      	movcc	r3, #4
 801050e:	f841 c003 	str.w	ip, [r1, r3]
 8010512:	f1bc 0f00 	cmp.w	ip, #0
 8010516:	d001      	beq.n	801051c <__lshift+0xac>
 8010518:	f108 0602 	add.w	r6, r8, #2
 801051c:	3e01      	subs	r6, #1
 801051e:	4638      	mov	r0, r7
 8010520:	612e      	str	r6, [r5, #16]
 8010522:	4621      	mov	r1, r4
 8010524:	f7ff fd88 	bl	8010038 <_Bfree>
 8010528:	4628      	mov	r0, r5
 801052a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801052e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010532:	3301      	adds	r3, #1
 8010534:	e7c1      	b.n	80104ba <__lshift+0x4a>
 8010536:	3904      	subs	r1, #4
 8010538:	f853 2b04 	ldr.w	r2, [r3], #4
 801053c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010540:	4298      	cmp	r0, r3
 8010542:	d8f9      	bhi.n	8010538 <__lshift+0xc8>
 8010544:	e7ea      	b.n	801051c <__lshift+0xac>
 8010546:	bf00      	nop
 8010548:	08011d90 	.word	0x08011d90
 801054c:	08011e1c 	.word	0x08011e1c

08010550 <__mcmp>:
 8010550:	b530      	push	{r4, r5, lr}
 8010552:	6902      	ldr	r2, [r0, #16]
 8010554:	690c      	ldr	r4, [r1, #16]
 8010556:	1b12      	subs	r2, r2, r4
 8010558:	d10e      	bne.n	8010578 <__mcmp+0x28>
 801055a:	f100 0314 	add.w	r3, r0, #20
 801055e:	3114      	adds	r1, #20
 8010560:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010564:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010568:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801056c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010570:	42a5      	cmp	r5, r4
 8010572:	d003      	beq.n	801057c <__mcmp+0x2c>
 8010574:	d305      	bcc.n	8010582 <__mcmp+0x32>
 8010576:	2201      	movs	r2, #1
 8010578:	4610      	mov	r0, r2
 801057a:	bd30      	pop	{r4, r5, pc}
 801057c:	4283      	cmp	r3, r0
 801057e:	d3f3      	bcc.n	8010568 <__mcmp+0x18>
 8010580:	e7fa      	b.n	8010578 <__mcmp+0x28>
 8010582:	f04f 32ff 	mov.w	r2, #4294967295
 8010586:	e7f7      	b.n	8010578 <__mcmp+0x28>

08010588 <__mdiff>:
 8010588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801058c:	460c      	mov	r4, r1
 801058e:	4606      	mov	r6, r0
 8010590:	4611      	mov	r1, r2
 8010592:	4620      	mov	r0, r4
 8010594:	4690      	mov	r8, r2
 8010596:	f7ff ffdb 	bl	8010550 <__mcmp>
 801059a:	1e05      	subs	r5, r0, #0
 801059c:	d110      	bne.n	80105c0 <__mdiff+0x38>
 801059e:	4629      	mov	r1, r5
 80105a0:	4630      	mov	r0, r6
 80105a2:	f7ff fd09 	bl	800ffb8 <_Balloc>
 80105a6:	b930      	cbnz	r0, 80105b6 <__mdiff+0x2e>
 80105a8:	4b3a      	ldr	r3, [pc, #232]	; (8010694 <__mdiff+0x10c>)
 80105aa:	4602      	mov	r2, r0
 80105ac:	f240 2132 	movw	r1, #562	; 0x232
 80105b0:	4839      	ldr	r0, [pc, #228]	; (8010698 <__mdiff+0x110>)
 80105b2:	f7ff f943 	bl	800f83c <__assert_func>
 80105b6:	2301      	movs	r3, #1
 80105b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80105bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105c0:	bfa4      	itt	ge
 80105c2:	4643      	movge	r3, r8
 80105c4:	46a0      	movge	r8, r4
 80105c6:	4630      	mov	r0, r6
 80105c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80105cc:	bfa6      	itte	ge
 80105ce:	461c      	movge	r4, r3
 80105d0:	2500      	movge	r5, #0
 80105d2:	2501      	movlt	r5, #1
 80105d4:	f7ff fcf0 	bl	800ffb8 <_Balloc>
 80105d8:	b920      	cbnz	r0, 80105e4 <__mdiff+0x5c>
 80105da:	4b2e      	ldr	r3, [pc, #184]	; (8010694 <__mdiff+0x10c>)
 80105dc:	4602      	mov	r2, r0
 80105de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80105e2:	e7e5      	b.n	80105b0 <__mdiff+0x28>
 80105e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80105e8:	6926      	ldr	r6, [r4, #16]
 80105ea:	60c5      	str	r5, [r0, #12]
 80105ec:	f104 0914 	add.w	r9, r4, #20
 80105f0:	f108 0514 	add.w	r5, r8, #20
 80105f4:	f100 0e14 	add.w	lr, r0, #20
 80105f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80105fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010600:	f108 0210 	add.w	r2, r8, #16
 8010604:	46f2      	mov	sl, lr
 8010606:	2100      	movs	r1, #0
 8010608:	f859 3b04 	ldr.w	r3, [r9], #4
 801060c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010610:	fa1f f883 	uxth.w	r8, r3
 8010614:	fa11 f18b 	uxtah	r1, r1, fp
 8010618:	0c1b      	lsrs	r3, r3, #16
 801061a:	eba1 0808 	sub.w	r8, r1, r8
 801061e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010622:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010626:	fa1f f888 	uxth.w	r8, r8
 801062a:	1419      	asrs	r1, r3, #16
 801062c:	454e      	cmp	r6, r9
 801062e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010632:	f84a 3b04 	str.w	r3, [sl], #4
 8010636:	d8e7      	bhi.n	8010608 <__mdiff+0x80>
 8010638:	1b33      	subs	r3, r6, r4
 801063a:	3b15      	subs	r3, #21
 801063c:	f023 0303 	bic.w	r3, r3, #3
 8010640:	3304      	adds	r3, #4
 8010642:	3415      	adds	r4, #21
 8010644:	42a6      	cmp	r6, r4
 8010646:	bf38      	it	cc
 8010648:	2304      	movcc	r3, #4
 801064a:	441d      	add	r5, r3
 801064c:	4473      	add	r3, lr
 801064e:	469e      	mov	lr, r3
 8010650:	462e      	mov	r6, r5
 8010652:	4566      	cmp	r6, ip
 8010654:	d30e      	bcc.n	8010674 <__mdiff+0xec>
 8010656:	f10c 0203 	add.w	r2, ip, #3
 801065a:	1b52      	subs	r2, r2, r5
 801065c:	f022 0203 	bic.w	r2, r2, #3
 8010660:	3d03      	subs	r5, #3
 8010662:	45ac      	cmp	ip, r5
 8010664:	bf38      	it	cc
 8010666:	2200      	movcc	r2, #0
 8010668:	441a      	add	r2, r3
 801066a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801066e:	b17b      	cbz	r3, 8010690 <__mdiff+0x108>
 8010670:	6107      	str	r7, [r0, #16]
 8010672:	e7a3      	b.n	80105bc <__mdiff+0x34>
 8010674:	f856 8b04 	ldr.w	r8, [r6], #4
 8010678:	fa11 f288 	uxtah	r2, r1, r8
 801067c:	1414      	asrs	r4, r2, #16
 801067e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010682:	b292      	uxth	r2, r2
 8010684:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010688:	f84e 2b04 	str.w	r2, [lr], #4
 801068c:	1421      	asrs	r1, r4, #16
 801068e:	e7e0      	b.n	8010652 <__mdiff+0xca>
 8010690:	3f01      	subs	r7, #1
 8010692:	e7ea      	b.n	801066a <__mdiff+0xe2>
 8010694:	08011d90 	.word	0x08011d90
 8010698:	08011e1c 	.word	0x08011e1c

0801069c <__ulp>:
 801069c:	b082      	sub	sp, #8
 801069e:	ed8d 0b00 	vstr	d0, [sp]
 80106a2:	9b01      	ldr	r3, [sp, #4]
 80106a4:	4912      	ldr	r1, [pc, #72]	; (80106f0 <__ulp+0x54>)
 80106a6:	4019      	ands	r1, r3
 80106a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80106ac:	2900      	cmp	r1, #0
 80106ae:	dd05      	ble.n	80106bc <__ulp+0x20>
 80106b0:	2200      	movs	r2, #0
 80106b2:	460b      	mov	r3, r1
 80106b4:	ec43 2b10 	vmov	d0, r2, r3
 80106b8:	b002      	add	sp, #8
 80106ba:	4770      	bx	lr
 80106bc:	4249      	negs	r1, r1
 80106be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80106c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80106c6:	f04f 0200 	mov.w	r2, #0
 80106ca:	f04f 0300 	mov.w	r3, #0
 80106ce:	da04      	bge.n	80106da <__ulp+0x3e>
 80106d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80106d4:	fa41 f300 	asr.w	r3, r1, r0
 80106d8:	e7ec      	b.n	80106b4 <__ulp+0x18>
 80106da:	f1a0 0114 	sub.w	r1, r0, #20
 80106de:	291e      	cmp	r1, #30
 80106e0:	bfda      	itte	le
 80106e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80106e6:	fa20 f101 	lsrle.w	r1, r0, r1
 80106ea:	2101      	movgt	r1, #1
 80106ec:	460a      	mov	r2, r1
 80106ee:	e7e1      	b.n	80106b4 <__ulp+0x18>
 80106f0:	7ff00000 	.word	0x7ff00000

080106f4 <__b2d>:
 80106f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106f6:	6905      	ldr	r5, [r0, #16]
 80106f8:	f100 0714 	add.w	r7, r0, #20
 80106fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010700:	1f2e      	subs	r6, r5, #4
 8010702:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010706:	4620      	mov	r0, r4
 8010708:	f7ff fd48 	bl	801019c <__hi0bits>
 801070c:	f1c0 0320 	rsb	r3, r0, #32
 8010710:	280a      	cmp	r0, #10
 8010712:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010790 <__b2d+0x9c>
 8010716:	600b      	str	r3, [r1, #0]
 8010718:	dc14      	bgt.n	8010744 <__b2d+0x50>
 801071a:	f1c0 0e0b 	rsb	lr, r0, #11
 801071e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010722:	42b7      	cmp	r7, r6
 8010724:	ea41 030c 	orr.w	r3, r1, ip
 8010728:	bf34      	ite	cc
 801072a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801072e:	2100      	movcs	r1, #0
 8010730:	3015      	adds	r0, #21
 8010732:	fa04 f000 	lsl.w	r0, r4, r0
 8010736:	fa21 f10e 	lsr.w	r1, r1, lr
 801073a:	ea40 0201 	orr.w	r2, r0, r1
 801073e:	ec43 2b10 	vmov	d0, r2, r3
 8010742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010744:	42b7      	cmp	r7, r6
 8010746:	bf3a      	itte	cc
 8010748:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801074c:	f1a5 0608 	subcc.w	r6, r5, #8
 8010750:	2100      	movcs	r1, #0
 8010752:	380b      	subs	r0, #11
 8010754:	d017      	beq.n	8010786 <__b2d+0x92>
 8010756:	f1c0 0c20 	rsb	ip, r0, #32
 801075a:	fa04 f500 	lsl.w	r5, r4, r0
 801075e:	42be      	cmp	r6, r7
 8010760:	fa21 f40c 	lsr.w	r4, r1, ip
 8010764:	ea45 0504 	orr.w	r5, r5, r4
 8010768:	bf8c      	ite	hi
 801076a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801076e:	2400      	movls	r4, #0
 8010770:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8010774:	fa01 f000 	lsl.w	r0, r1, r0
 8010778:	fa24 f40c 	lsr.w	r4, r4, ip
 801077c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010780:	ea40 0204 	orr.w	r2, r0, r4
 8010784:	e7db      	b.n	801073e <__b2d+0x4a>
 8010786:	ea44 030c 	orr.w	r3, r4, ip
 801078a:	460a      	mov	r2, r1
 801078c:	e7d7      	b.n	801073e <__b2d+0x4a>
 801078e:	bf00      	nop
 8010790:	3ff00000 	.word	0x3ff00000

08010794 <__d2b>:
 8010794:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010798:	4689      	mov	r9, r1
 801079a:	2101      	movs	r1, #1
 801079c:	ec57 6b10 	vmov	r6, r7, d0
 80107a0:	4690      	mov	r8, r2
 80107a2:	f7ff fc09 	bl	800ffb8 <_Balloc>
 80107a6:	4604      	mov	r4, r0
 80107a8:	b930      	cbnz	r0, 80107b8 <__d2b+0x24>
 80107aa:	4602      	mov	r2, r0
 80107ac:	4b25      	ldr	r3, [pc, #148]	; (8010844 <__d2b+0xb0>)
 80107ae:	4826      	ldr	r0, [pc, #152]	; (8010848 <__d2b+0xb4>)
 80107b0:	f240 310a 	movw	r1, #778	; 0x30a
 80107b4:	f7ff f842 	bl	800f83c <__assert_func>
 80107b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80107bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80107c0:	bb35      	cbnz	r5, 8010810 <__d2b+0x7c>
 80107c2:	2e00      	cmp	r6, #0
 80107c4:	9301      	str	r3, [sp, #4]
 80107c6:	d028      	beq.n	801081a <__d2b+0x86>
 80107c8:	4668      	mov	r0, sp
 80107ca:	9600      	str	r6, [sp, #0]
 80107cc:	f7ff fd06 	bl	80101dc <__lo0bits>
 80107d0:	9900      	ldr	r1, [sp, #0]
 80107d2:	b300      	cbz	r0, 8010816 <__d2b+0x82>
 80107d4:	9a01      	ldr	r2, [sp, #4]
 80107d6:	f1c0 0320 	rsb	r3, r0, #32
 80107da:	fa02 f303 	lsl.w	r3, r2, r3
 80107de:	430b      	orrs	r3, r1
 80107e0:	40c2      	lsrs	r2, r0
 80107e2:	6163      	str	r3, [r4, #20]
 80107e4:	9201      	str	r2, [sp, #4]
 80107e6:	9b01      	ldr	r3, [sp, #4]
 80107e8:	61a3      	str	r3, [r4, #24]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	bf14      	ite	ne
 80107ee:	2202      	movne	r2, #2
 80107f0:	2201      	moveq	r2, #1
 80107f2:	6122      	str	r2, [r4, #16]
 80107f4:	b1d5      	cbz	r5, 801082c <__d2b+0x98>
 80107f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80107fa:	4405      	add	r5, r0
 80107fc:	f8c9 5000 	str.w	r5, [r9]
 8010800:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010804:	f8c8 0000 	str.w	r0, [r8]
 8010808:	4620      	mov	r0, r4
 801080a:	b003      	add	sp, #12
 801080c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010814:	e7d5      	b.n	80107c2 <__d2b+0x2e>
 8010816:	6161      	str	r1, [r4, #20]
 8010818:	e7e5      	b.n	80107e6 <__d2b+0x52>
 801081a:	a801      	add	r0, sp, #4
 801081c:	f7ff fcde 	bl	80101dc <__lo0bits>
 8010820:	9b01      	ldr	r3, [sp, #4]
 8010822:	6163      	str	r3, [r4, #20]
 8010824:	2201      	movs	r2, #1
 8010826:	6122      	str	r2, [r4, #16]
 8010828:	3020      	adds	r0, #32
 801082a:	e7e3      	b.n	80107f4 <__d2b+0x60>
 801082c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010830:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010834:	f8c9 0000 	str.w	r0, [r9]
 8010838:	6918      	ldr	r0, [r3, #16]
 801083a:	f7ff fcaf 	bl	801019c <__hi0bits>
 801083e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010842:	e7df      	b.n	8010804 <__d2b+0x70>
 8010844:	08011d90 	.word	0x08011d90
 8010848:	08011e1c 	.word	0x08011e1c

0801084c <__ratio>:
 801084c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010850:	4688      	mov	r8, r1
 8010852:	4669      	mov	r1, sp
 8010854:	4681      	mov	r9, r0
 8010856:	f7ff ff4d 	bl	80106f4 <__b2d>
 801085a:	a901      	add	r1, sp, #4
 801085c:	4640      	mov	r0, r8
 801085e:	ec55 4b10 	vmov	r4, r5, d0
 8010862:	ee10 aa10 	vmov	sl, s0
 8010866:	f7ff ff45 	bl	80106f4 <__b2d>
 801086a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801086e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8010872:	1a59      	subs	r1, r3, r1
 8010874:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010878:	1ad3      	subs	r3, r2, r3
 801087a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801087e:	ec57 6b10 	vmov	r6, r7, d0
 8010882:	2b00      	cmp	r3, #0
 8010884:	bfd6      	itet	le
 8010886:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801088a:	462a      	movgt	r2, r5
 801088c:	463a      	movle	r2, r7
 801088e:	46ab      	mov	fp, r5
 8010890:	bfd6      	itet	le
 8010892:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010896:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801089a:	ee00 3a90 	vmovle	s1, r3
 801089e:	ec4b ab17 	vmov	d7, sl, fp
 80108a2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80108a6:	b003      	add	sp, #12
 80108a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080108ac <__copybits>:
 80108ac:	3901      	subs	r1, #1
 80108ae:	b570      	push	{r4, r5, r6, lr}
 80108b0:	1149      	asrs	r1, r1, #5
 80108b2:	6914      	ldr	r4, [r2, #16]
 80108b4:	3101      	adds	r1, #1
 80108b6:	f102 0314 	add.w	r3, r2, #20
 80108ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80108be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80108c2:	1f05      	subs	r5, r0, #4
 80108c4:	42a3      	cmp	r3, r4
 80108c6:	d30c      	bcc.n	80108e2 <__copybits+0x36>
 80108c8:	1aa3      	subs	r3, r4, r2
 80108ca:	3b11      	subs	r3, #17
 80108cc:	f023 0303 	bic.w	r3, r3, #3
 80108d0:	3211      	adds	r2, #17
 80108d2:	42a2      	cmp	r2, r4
 80108d4:	bf88      	it	hi
 80108d6:	2300      	movhi	r3, #0
 80108d8:	4418      	add	r0, r3
 80108da:	2300      	movs	r3, #0
 80108dc:	4288      	cmp	r0, r1
 80108de:	d305      	bcc.n	80108ec <__copybits+0x40>
 80108e0:	bd70      	pop	{r4, r5, r6, pc}
 80108e2:	f853 6b04 	ldr.w	r6, [r3], #4
 80108e6:	f845 6f04 	str.w	r6, [r5, #4]!
 80108ea:	e7eb      	b.n	80108c4 <__copybits+0x18>
 80108ec:	f840 3b04 	str.w	r3, [r0], #4
 80108f0:	e7f4      	b.n	80108dc <__copybits+0x30>

080108f2 <__any_on>:
 80108f2:	f100 0214 	add.w	r2, r0, #20
 80108f6:	6900      	ldr	r0, [r0, #16]
 80108f8:	114b      	asrs	r3, r1, #5
 80108fa:	4298      	cmp	r0, r3
 80108fc:	b510      	push	{r4, lr}
 80108fe:	db11      	blt.n	8010924 <__any_on+0x32>
 8010900:	dd0a      	ble.n	8010918 <__any_on+0x26>
 8010902:	f011 011f 	ands.w	r1, r1, #31
 8010906:	d007      	beq.n	8010918 <__any_on+0x26>
 8010908:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801090c:	fa24 f001 	lsr.w	r0, r4, r1
 8010910:	fa00 f101 	lsl.w	r1, r0, r1
 8010914:	428c      	cmp	r4, r1
 8010916:	d10b      	bne.n	8010930 <__any_on+0x3e>
 8010918:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801091c:	4293      	cmp	r3, r2
 801091e:	d803      	bhi.n	8010928 <__any_on+0x36>
 8010920:	2000      	movs	r0, #0
 8010922:	bd10      	pop	{r4, pc}
 8010924:	4603      	mov	r3, r0
 8010926:	e7f7      	b.n	8010918 <__any_on+0x26>
 8010928:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801092c:	2900      	cmp	r1, #0
 801092e:	d0f5      	beq.n	801091c <__any_on+0x2a>
 8010930:	2001      	movs	r0, #1
 8010932:	e7f6      	b.n	8010922 <__any_on+0x30>

08010934 <_calloc_r>:
 8010934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010936:	fba1 2402 	umull	r2, r4, r1, r2
 801093a:	b94c      	cbnz	r4, 8010950 <_calloc_r+0x1c>
 801093c:	4611      	mov	r1, r2
 801093e:	9201      	str	r2, [sp, #4]
 8010940:	f7fe f85e 	bl	800ea00 <_malloc_r>
 8010944:	9a01      	ldr	r2, [sp, #4]
 8010946:	4605      	mov	r5, r0
 8010948:	b930      	cbnz	r0, 8010958 <_calloc_r+0x24>
 801094a:	4628      	mov	r0, r5
 801094c:	b003      	add	sp, #12
 801094e:	bd30      	pop	{r4, r5, pc}
 8010950:	220c      	movs	r2, #12
 8010952:	6002      	str	r2, [r0, #0]
 8010954:	2500      	movs	r5, #0
 8010956:	e7f8      	b.n	801094a <_calloc_r+0x16>
 8010958:	4621      	mov	r1, r4
 801095a:	f7fd ffdd 	bl	800e918 <memset>
 801095e:	e7f4      	b.n	801094a <_calloc_r+0x16>

08010960 <__ssputs_r>:
 8010960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010964:	688e      	ldr	r6, [r1, #8]
 8010966:	429e      	cmp	r6, r3
 8010968:	4682      	mov	sl, r0
 801096a:	460c      	mov	r4, r1
 801096c:	4690      	mov	r8, r2
 801096e:	461f      	mov	r7, r3
 8010970:	d838      	bhi.n	80109e4 <__ssputs_r+0x84>
 8010972:	898a      	ldrh	r2, [r1, #12]
 8010974:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010978:	d032      	beq.n	80109e0 <__ssputs_r+0x80>
 801097a:	6825      	ldr	r5, [r4, #0]
 801097c:	6909      	ldr	r1, [r1, #16]
 801097e:	eba5 0901 	sub.w	r9, r5, r1
 8010982:	6965      	ldr	r5, [r4, #20]
 8010984:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010988:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801098c:	3301      	adds	r3, #1
 801098e:	444b      	add	r3, r9
 8010990:	106d      	asrs	r5, r5, #1
 8010992:	429d      	cmp	r5, r3
 8010994:	bf38      	it	cc
 8010996:	461d      	movcc	r5, r3
 8010998:	0553      	lsls	r3, r2, #21
 801099a:	d531      	bpl.n	8010a00 <__ssputs_r+0xa0>
 801099c:	4629      	mov	r1, r5
 801099e:	f7fe f82f 	bl	800ea00 <_malloc_r>
 80109a2:	4606      	mov	r6, r0
 80109a4:	b950      	cbnz	r0, 80109bc <__ssputs_r+0x5c>
 80109a6:	230c      	movs	r3, #12
 80109a8:	f8ca 3000 	str.w	r3, [sl]
 80109ac:	89a3      	ldrh	r3, [r4, #12]
 80109ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109b2:	81a3      	strh	r3, [r4, #12]
 80109b4:	f04f 30ff 	mov.w	r0, #4294967295
 80109b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109bc:	6921      	ldr	r1, [r4, #16]
 80109be:	464a      	mov	r2, r9
 80109c0:	f7fd ff9c 	bl	800e8fc <memcpy>
 80109c4:	89a3      	ldrh	r3, [r4, #12]
 80109c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80109ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80109ce:	81a3      	strh	r3, [r4, #12]
 80109d0:	6126      	str	r6, [r4, #16]
 80109d2:	6165      	str	r5, [r4, #20]
 80109d4:	444e      	add	r6, r9
 80109d6:	eba5 0509 	sub.w	r5, r5, r9
 80109da:	6026      	str	r6, [r4, #0]
 80109dc:	60a5      	str	r5, [r4, #8]
 80109de:	463e      	mov	r6, r7
 80109e0:	42be      	cmp	r6, r7
 80109e2:	d900      	bls.n	80109e6 <__ssputs_r+0x86>
 80109e4:	463e      	mov	r6, r7
 80109e6:	6820      	ldr	r0, [r4, #0]
 80109e8:	4632      	mov	r2, r6
 80109ea:	4641      	mov	r1, r8
 80109ec:	f000 ff16 	bl	801181c <memmove>
 80109f0:	68a3      	ldr	r3, [r4, #8]
 80109f2:	1b9b      	subs	r3, r3, r6
 80109f4:	60a3      	str	r3, [r4, #8]
 80109f6:	6823      	ldr	r3, [r4, #0]
 80109f8:	4433      	add	r3, r6
 80109fa:	6023      	str	r3, [r4, #0]
 80109fc:	2000      	movs	r0, #0
 80109fe:	e7db      	b.n	80109b8 <__ssputs_r+0x58>
 8010a00:	462a      	mov	r2, r5
 8010a02:	f000 ff25 	bl	8011850 <_realloc_r>
 8010a06:	4606      	mov	r6, r0
 8010a08:	2800      	cmp	r0, #0
 8010a0a:	d1e1      	bne.n	80109d0 <__ssputs_r+0x70>
 8010a0c:	6921      	ldr	r1, [r4, #16]
 8010a0e:	4650      	mov	r0, sl
 8010a10:	f7fd ff8a 	bl	800e928 <_free_r>
 8010a14:	e7c7      	b.n	80109a6 <__ssputs_r+0x46>
	...

08010a18 <_svfiprintf_r>:
 8010a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a1c:	4698      	mov	r8, r3
 8010a1e:	898b      	ldrh	r3, [r1, #12]
 8010a20:	061b      	lsls	r3, r3, #24
 8010a22:	b09d      	sub	sp, #116	; 0x74
 8010a24:	4607      	mov	r7, r0
 8010a26:	460d      	mov	r5, r1
 8010a28:	4614      	mov	r4, r2
 8010a2a:	d50e      	bpl.n	8010a4a <_svfiprintf_r+0x32>
 8010a2c:	690b      	ldr	r3, [r1, #16]
 8010a2e:	b963      	cbnz	r3, 8010a4a <_svfiprintf_r+0x32>
 8010a30:	2140      	movs	r1, #64	; 0x40
 8010a32:	f7fd ffe5 	bl	800ea00 <_malloc_r>
 8010a36:	6028      	str	r0, [r5, #0]
 8010a38:	6128      	str	r0, [r5, #16]
 8010a3a:	b920      	cbnz	r0, 8010a46 <_svfiprintf_r+0x2e>
 8010a3c:	230c      	movs	r3, #12
 8010a3e:	603b      	str	r3, [r7, #0]
 8010a40:	f04f 30ff 	mov.w	r0, #4294967295
 8010a44:	e0d1      	b.n	8010bea <_svfiprintf_r+0x1d2>
 8010a46:	2340      	movs	r3, #64	; 0x40
 8010a48:	616b      	str	r3, [r5, #20]
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8010a4e:	2320      	movs	r3, #32
 8010a50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010a54:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a58:	2330      	movs	r3, #48	; 0x30
 8010a5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010c04 <_svfiprintf_r+0x1ec>
 8010a5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010a62:	f04f 0901 	mov.w	r9, #1
 8010a66:	4623      	mov	r3, r4
 8010a68:	469a      	mov	sl, r3
 8010a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a6e:	b10a      	cbz	r2, 8010a74 <_svfiprintf_r+0x5c>
 8010a70:	2a25      	cmp	r2, #37	; 0x25
 8010a72:	d1f9      	bne.n	8010a68 <_svfiprintf_r+0x50>
 8010a74:	ebba 0b04 	subs.w	fp, sl, r4
 8010a78:	d00b      	beq.n	8010a92 <_svfiprintf_r+0x7a>
 8010a7a:	465b      	mov	r3, fp
 8010a7c:	4622      	mov	r2, r4
 8010a7e:	4629      	mov	r1, r5
 8010a80:	4638      	mov	r0, r7
 8010a82:	f7ff ff6d 	bl	8010960 <__ssputs_r>
 8010a86:	3001      	adds	r0, #1
 8010a88:	f000 80aa 	beq.w	8010be0 <_svfiprintf_r+0x1c8>
 8010a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a8e:	445a      	add	r2, fp
 8010a90:	9209      	str	r2, [sp, #36]	; 0x24
 8010a92:	f89a 3000 	ldrb.w	r3, [sl]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	f000 80a2 	beq.w	8010be0 <_svfiprintf_r+0x1c8>
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8010aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010aa6:	f10a 0a01 	add.w	sl, sl, #1
 8010aaa:	9304      	str	r3, [sp, #16]
 8010aac:	9307      	str	r3, [sp, #28]
 8010aae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ab2:	931a      	str	r3, [sp, #104]	; 0x68
 8010ab4:	4654      	mov	r4, sl
 8010ab6:	2205      	movs	r2, #5
 8010ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010abc:	4851      	ldr	r0, [pc, #324]	; (8010c04 <_svfiprintf_r+0x1ec>)
 8010abe:	f7ef fc17 	bl	80002f0 <memchr>
 8010ac2:	9a04      	ldr	r2, [sp, #16]
 8010ac4:	b9d8      	cbnz	r0, 8010afe <_svfiprintf_r+0xe6>
 8010ac6:	06d0      	lsls	r0, r2, #27
 8010ac8:	bf44      	itt	mi
 8010aca:	2320      	movmi	r3, #32
 8010acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ad0:	0711      	lsls	r1, r2, #28
 8010ad2:	bf44      	itt	mi
 8010ad4:	232b      	movmi	r3, #43	; 0x2b
 8010ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ada:	f89a 3000 	ldrb.w	r3, [sl]
 8010ade:	2b2a      	cmp	r3, #42	; 0x2a
 8010ae0:	d015      	beq.n	8010b0e <_svfiprintf_r+0xf6>
 8010ae2:	9a07      	ldr	r2, [sp, #28]
 8010ae4:	4654      	mov	r4, sl
 8010ae6:	2000      	movs	r0, #0
 8010ae8:	f04f 0c0a 	mov.w	ip, #10
 8010aec:	4621      	mov	r1, r4
 8010aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010af2:	3b30      	subs	r3, #48	; 0x30
 8010af4:	2b09      	cmp	r3, #9
 8010af6:	d94e      	bls.n	8010b96 <_svfiprintf_r+0x17e>
 8010af8:	b1b0      	cbz	r0, 8010b28 <_svfiprintf_r+0x110>
 8010afa:	9207      	str	r2, [sp, #28]
 8010afc:	e014      	b.n	8010b28 <_svfiprintf_r+0x110>
 8010afe:	eba0 0308 	sub.w	r3, r0, r8
 8010b02:	fa09 f303 	lsl.w	r3, r9, r3
 8010b06:	4313      	orrs	r3, r2
 8010b08:	9304      	str	r3, [sp, #16]
 8010b0a:	46a2      	mov	sl, r4
 8010b0c:	e7d2      	b.n	8010ab4 <_svfiprintf_r+0x9c>
 8010b0e:	9b03      	ldr	r3, [sp, #12]
 8010b10:	1d19      	adds	r1, r3, #4
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	9103      	str	r1, [sp, #12]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	bfbb      	ittet	lt
 8010b1a:	425b      	neglt	r3, r3
 8010b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8010b20:	9307      	strge	r3, [sp, #28]
 8010b22:	9307      	strlt	r3, [sp, #28]
 8010b24:	bfb8      	it	lt
 8010b26:	9204      	strlt	r2, [sp, #16]
 8010b28:	7823      	ldrb	r3, [r4, #0]
 8010b2a:	2b2e      	cmp	r3, #46	; 0x2e
 8010b2c:	d10c      	bne.n	8010b48 <_svfiprintf_r+0x130>
 8010b2e:	7863      	ldrb	r3, [r4, #1]
 8010b30:	2b2a      	cmp	r3, #42	; 0x2a
 8010b32:	d135      	bne.n	8010ba0 <_svfiprintf_r+0x188>
 8010b34:	9b03      	ldr	r3, [sp, #12]
 8010b36:	1d1a      	adds	r2, r3, #4
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	9203      	str	r2, [sp, #12]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	bfb8      	it	lt
 8010b40:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b44:	3402      	adds	r4, #2
 8010b46:	9305      	str	r3, [sp, #20]
 8010b48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010c14 <_svfiprintf_r+0x1fc>
 8010b4c:	7821      	ldrb	r1, [r4, #0]
 8010b4e:	2203      	movs	r2, #3
 8010b50:	4650      	mov	r0, sl
 8010b52:	f7ef fbcd 	bl	80002f0 <memchr>
 8010b56:	b140      	cbz	r0, 8010b6a <_svfiprintf_r+0x152>
 8010b58:	2340      	movs	r3, #64	; 0x40
 8010b5a:	eba0 000a 	sub.w	r0, r0, sl
 8010b5e:	fa03 f000 	lsl.w	r0, r3, r0
 8010b62:	9b04      	ldr	r3, [sp, #16]
 8010b64:	4303      	orrs	r3, r0
 8010b66:	3401      	adds	r4, #1
 8010b68:	9304      	str	r3, [sp, #16]
 8010b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b6e:	4826      	ldr	r0, [pc, #152]	; (8010c08 <_svfiprintf_r+0x1f0>)
 8010b70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010b74:	2206      	movs	r2, #6
 8010b76:	f7ef fbbb 	bl	80002f0 <memchr>
 8010b7a:	2800      	cmp	r0, #0
 8010b7c:	d038      	beq.n	8010bf0 <_svfiprintf_r+0x1d8>
 8010b7e:	4b23      	ldr	r3, [pc, #140]	; (8010c0c <_svfiprintf_r+0x1f4>)
 8010b80:	bb1b      	cbnz	r3, 8010bca <_svfiprintf_r+0x1b2>
 8010b82:	9b03      	ldr	r3, [sp, #12]
 8010b84:	3307      	adds	r3, #7
 8010b86:	f023 0307 	bic.w	r3, r3, #7
 8010b8a:	3308      	adds	r3, #8
 8010b8c:	9303      	str	r3, [sp, #12]
 8010b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b90:	4433      	add	r3, r6
 8010b92:	9309      	str	r3, [sp, #36]	; 0x24
 8010b94:	e767      	b.n	8010a66 <_svfiprintf_r+0x4e>
 8010b96:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b9a:	460c      	mov	r4, r1
 8010b9c:	2001      	movs	r0, #1
 8010b9e:	e7a5      	b.n	8010aec <_svfiprintf_r+0xd4>
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	3401      	adds	r4, #1
 8010ba4:	9305      	str	r3, [sp, #20]
 8010ba6:	4619      	mov	r1, r3
 8010ba8:	f04f 0c0a 	mov.w	ip, #10
 8010bac:	4620      	mov	r0, r4
 8010bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bb2:	3a30      	subs	r2, #48	; 0x30
 8010bb4:	2a09      	cmp	r2, #9
 8010bb6:	d903      	bls.n	8010bc0 <_svfiprintf_r+0x1a8>
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d0c5      	beq.n	8010b48 <_svfiprintf_r+0x130>
 8010bbc:	9105      	str	r1, [sp, #20]
 8010bbe:	e7c3      	b.n	8010b48 <_svfiprintf_r+0x130>
 8010bc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bc4:	4604      	mov	r4, r0
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	e7f0      	b.n	8010bac <_svfiprintf_r+0x194>
 8010bca:	ab03      	add	r3, sp, #12
 8010bcc:	9300      	str	r3, [sp, #0]
 8010bce:	462a      	mov	r2, r5
 8010bd0:	4b0f      	ldr	r3, [pc, #60]	; (8010c10 <_svfiprintf_r+0x1f8>)
 8010bd2:	a904      	add	r1, sp, #16
 8010bd4:	4638      	mov	r0, r7
 8010bd6:	f3af 8000 	nop.w
 8010bda:	1c42      	adds	r2, r0, #1
 8010bdc:	4606      	mov	r6, r0
 8010bde:	d1d6      	bne.n	8010b8e <_svfiprintf_r+0x176>
 8010be0:	89ab      	ldrh	r3, [r5, #12]
 8010be2:	065b      	lsls	r3, r3, #25
 8010be4:	f53f af2c 	bmi.w	8010a40 <_svfiprintf_r+0x28>
 8010be8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010bea:	b01d      	add	sp, #116	; 0x74
 8010bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bf0:	ab03      	add	r3, sp, #12
 8010bf2:	9300      	str	r3, [sp, #0]
 8010bf4:	462a      	mov	r2, r5
 8010bf6:	4b06      	ldr	r3, [pc, #24]	; (8010c10 <_svfiprintf_r+0x1f8>)
 8010bf8:	a904      	add	r1, sp, #16
 8010bfa:	4638      	mov	r0, r7
 8010bfc:	f000 f9d4 	bl	8010fa8 <_printf_i>
 8010c00:	e7eb      	b.n	8010bda <_svfiprintf_r+0x1c2>
 8010c02:	bf00      	nop
 8010c04:	08011f74 	.word	0x08011f74
 8010c08:	08011f7e 	.word	0x08011f7e
 8010c0c:	00000000 	.word	0x00000000
 8010c10:	08010961 	.word	0x08010961
 8010c14:	08011f7a 	.word	0x08011f7a

08010c18 <__sfputc_r>:
 8010c18:	6893      	ldr	r3, [r2, #8]
 8010c1a:	3b01      	subs	r3, #1
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	b410      	push	{r4}
 8010c20:	6093      	str	r3, [r2, #8]
 8010c22:	da08      	bge.n	8010c36 <__sfputc_r+0x1e>
 8010c24:	6994      	ldr	r4, [r2, #24]
 8010c26:	42a3      	cmp	r3, r4
 8010c28:	db01      	blt.n	8010c2e <__sfputc_r+0x16>
 8010c2a:	290a      	cmp	r1, #10
 8010c2c:	d103      	bne.n	8010c36 <__sfputc_r+0x1e>
 8010c2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c32:	f000 bafd 	b.w	8011230 <__swbuf_r>
 8010c36:	6813      	ldr	r3, [r2, #0]
 8010c38:	1c58      	adds	r0, r3, #1
 8010c3a:	6010      	str	r0, [r2, #0]
 8010c3c:	7019      	strb	r1, [r3, #0]
 8010c3e:	4608      	mov	r0, r1
 8010c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c44:	4770      	bx	lr

08010c46 <__sfputs_r>:
 8010c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c48:	4606      	mov	r6, r0
 8010c4a:	460f      	mov	r7, r1
 8010c4c:	4614      	mov	r4, r2
 8010c4e:	18d5      	adds	r5, r2, r3
 8010c50:	42ac      	cmp	r4, r5
 8010c52:	d101      	bne.n	8010c58 <__sfputs_r+0x12>
 8010c54:	2000      	movs	r0, #0
 8010c56:	e007      	b.n	8010c68 <__sfputs_r+0x22>
 8010c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c5c:	463a      	mov	r2, r7
 8010c5e:	4630      	mov	r0, r6
 8010c60:	f7ff ffda 	bl	8010c18 <__sfputc_r>
 8010c64:	1c43      	adds	r3, r0, #1
 8010c66:	d1f3      	bne.n	8010c50 <__sfputs_r+0xa>
 8010c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010c6c <_vfiprintf_r>:
 8010c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c70:	460d      	mov	r5, r1
 8010c72:	b09d      	sub	sp, #116	; 0x74
 8010c74:	4614      	mov	r4, r2
 8010c76:	4698      	mov	r8, r3
 8010c78:	4606      	mov	r6, r0
 8010c7a:	b118      	cbz	r0, 8010c84 <_vfiprintf_r+0x18>
 8010c7c:	6983      	ldr	r3, [r0, #24]
 8010c7e:	b90b      	cbnz	r3, 8010c84 <_vfiprintf_r+0x18>
 8010c80:	f000 fcc6 	bl	8011610 <__sinit>
 8010c84:	4b89      	ldr	r3, [pc, #548]	; (8010eac <_vfiprintf_r+0x240>)
 8010c86:	429d      	cmp	r5, r3
 8010c88:	d11b      	bne.n	8010cc2 <_vfiprintf_r+0x56>
 8010c8a:	6875      	ldr	r5, [r6, #4]
 8010c8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c8e:	07d9      	lsls	r1, r3, #31
 8010c90:	d405      	bmi.n	8010c9e <_vfiprintf_r+0x32>
 8010c92:	89ab      	ldrh	r3, [r5, #12]
 8010c94:	059a      	lsls	r2, r3, #22
 8010c96:	d402      	bmi.n	8010c9e <_vfiprintf_r+0x32>
 8010c98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c9a:	f000 fd57 	bl	801174c <__retarget_lock_acquire_recursive>
 8010c9e:	89ab      	ldrh	r3, [r5, #12]
 8010ca0:	071b      	lsls	r3, r3, #28
 8010ca2:	d501      	bpl.n	8010ca8 <_vfiprintf_r+0x3c>
 8010ca4:	692b      	ldr	r3, [r5, #16]
 8010ca6:	b9eb      	cbnz	r3, 8010ce4 <_vfiprintf_r+0x78>
 8010ca8:	4629      	mov	r1, r5
 8010caa:	4630      	mov	r0, r6
 8010cac:	f000 fb20 	bl	80112f0 <__swsetup_r>
 8010cb0:	b1c0      	cbz	r0, 8010ce4 <_vfiprintf_r+0x78>
 8010cb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010cb4:	07dc      	lsls	r4, r3, #31
 8010cb6:	d50e      	bpl.n	8010cd6 <_vfiprintf_r+0x6a>
 8010cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8010cbc:	b01d      	add	sp, #116	; 0x74
 8010cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cc2:	4b7b      	ldr	r3, [pc, #492]	; (8010eb0 <_vfiprintf_r+0x244>)
 8010cc4:	429d      	cmp	r5, r3
 8010cc6:	d101      	bne.n	8010ccc <_vfiprintf_r+0x60>
 8010cc8:	68b5      	ldr	r5, [r6, #8]
 8010cca:	e7df      	b.n	8010c8c <_vfiprintf_r+0x20>
 8010ccc:	4b79      	ldr	r3, [pc, #484]	; (8010eb4 <_vfiprintf_r+0x248>)
 8010cce:	429d      	cmp	r5, r3
 8010cd0:	bf08      	it	eq
 8010cd2:	68f5      	ldreq	r5, [r6, #12]
 8010cd4:	e7da      	b.n	8010c8c <_vfiprintf_r+0x20>
 8010cd6:	89ab      	ldrh	r3, [r5, #12]
 8010cd8:	0598      	lsls	r0, r3, #22
 8010cda:	d4ed      	bmi.n	8010cb8 <_vfiprintf_r+0x4c>
 8010cdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010cde:	f000 fd36 	bl	801174e <__retarget_lock_release_recursive>
 8010ce2:	e7e9      	b.n	8010cb8 <_vfiprintf_r+0x4c>
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8010ce8:	2320      	movs	r3, #32
 8010cea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010cee:	f8cd 800c 	str.w	r8, [sp, #12]
 8010cf2:	2330      	movs	r3, #48	; 0x30
 8010cf4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010eb8 <_vfiprintf_r+0x24c>
 8010cf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010cfc:	f04f 0901 	mov.w	r9, #1
 8010d00:	4623      	mov	r3, r4
 8010d02:	469a      	mov	sl, r3
 8010d04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010d08:	b10a      	cbz	r2, 8010d0e <_vfiprintf_r+0xa2>
 8010d0a:	2a25      	cmp	r2, #37	; 0x25
 8010d0c:	d1f9      	bne.n	8010d02 <_vfiprintf_r+0x96>
 8010d0e:	ebba 0b04 	subs.w	fp, sl, r4
 8010d12:	d00b      	beq.n	8010d2c <_vfiprintf_r+0xc0>
 8010d14:	465b      	mov	r3, fp
 8010d16:	4622      	mov	r2, r4
 8010d18:	4629      	mov	r1, r5
 8010d1a:	4630      	mov	r0, r6
 8010d1c:	f7ff ff93 	bl	8010c46 <__sfputs_r>
 8010d20:	3001      	adds	r0, #1
 8010d22:	f000 80aa 	beq.w	8010e7a <_vfiprintf_r+0x20e>
 8010d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d28:	445a      	add	r2, fp
 8010d2a:	9209      	str	r2, [sp, #36]	; 0x24
 8010d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	f000 80a2 	beq.w	8010e7a <_vfiprintf_r+0x20e>
 8010d36:	2300      	movs	r3, #0
 8010d38:	f04f 32ff 	mov.w	r2, #4294967295
 8010d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d40:	f10a 0a01 	add.w	sl, sl, #1
 8010d44:	9304      	str	r3, [sp, #16]
 8010d46:	9307      	str	r3, [sp, #28]
 8010d48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010d4c:	931a      	str	r3, [sp, #104]	; 0x68
 8010d4e:	4654      	mov	r4, sl
 8010d50:	2205      	movs	r2, #5
 8010d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d56:	4858      	ldr	r0, [pc, #352]	; (8010eb8 <_vfiprintf_r+0x24c>)
 8010d58:	f7ef faca 	bl	80002f0 <memchr>
 8010d5c:	9a04      	ldr	r2, [sp, #16]
 8010d5e:	b9d8      	cbnz	r0, 8010d98 <_vfiprintf_r+0x12c>
 8010d60:	06d1      	lsls	r1, r2, #27
 8010d62:	bf44      	itt	mi
 8010d64:	2320      	movmi	r3, #32
 8010d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010d6a:	0713      	lsls	r3, r2, #28
 8010d6c:	bf44      	itt	mi
 8010d6e:	232b      	movmi	r3, #43	; 0x2b
 8010d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010d74:	f89a 3000 	ldrb.w	r3, [sl]
 8010d78:	2b2a      	cmp	r3, #42	; 0x2a
 8010d7a:	d015      	beq.n	8010da8 <_vfiprintf_r+0x13c>
 8010d7c:	9a07      	ldr	r2, [sp, #28]
 8010d7e:	4654      	mov	r4, sl
 8010d80:	2000      	movs	r0, #0
 8010d82:	f04f 0c0a 	mov.w	ip, #10
 8010d86:	4621      	mov	r1, r4
 8010d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d8c:	3b30      	subs	r3, #48	; 0x30
 8010d8e:	2b09      	cmp	r3, #9
 8010d90:	d94e      	bls.n	8010e30 <_vfiprintf_r+0x1c4>
 8010d92:	b1b0      	cbz	r0, 8010dc2 <_vfiprintf_r+0x156>
 8010d94:	9207      	str	r2, [sp, #28]
 8010d96:	e014      	b.n	8010dc2 <_vfiprintf_r+0x156>
 8010d98:	eba0 0308 	sub.w	r3, r0, r8
 8010d9c:	fa09 f303 	lsl.w	r3, r9, r3
 8010da0:	4313      	orrs	r3, r2
 8010da2:	9304      	str	r3, [sp, #16]
 8010da4:	46a2      	mov	sl, r4
 8010da6:	e7d2      	b.n	8010d4e <_vfiprintf_r+0xe2>
 8010da8:	9b03      	ldr	r3, [sp, #12]
 8010daa:	1d19      	adds	r1, r3, #4
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	9103      	str	r1, [sp, #12]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	bfbb      	ittet	lt
 8010db4:	425b      	neglt	r3, r3
 8010db6:	f042 0202 	orrlt.w	r2, r2, #2
 8010dba:	9307      	strge	r3, [sp, #28]
 8010dbc:	9307      	strlt	r3, [sp, #28]
 8010dbe:	bfb8      	it	lt
 8010dc0:	9204      	strlt	r2, [sp, #16]
 8010dc2:	7823      	ldrb	r3, [r4, #0]
 8010dc4:	2b2e      	cmp	r3, #46	; 0x2e
 8010dc6:	d10c      	bne.n	8010de2 <_vfiprintf_r+0x176>
 8010dc8:	7863      	ldrb	r3, [r4, #1]
 8010dca:	2b2a      	cmp	r3, #42	; 0x2a
 8010dcc:	d135      	bne.n	8010e3a <_vfiprintf_r+0x1ce>
 8010dce:	9b03      	ldr	r3, [sp, #12]
 8010dd0:	1d1a      	adds	r2, r3, #4
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	9203      	str	r2, [sp, #12]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	bfb8      	it	lt
 8010dda:	f04f 33ff 	movlt.w	r3, #4294967295
 8010dde:	3402      	adds	r4, #2
 8010de0:	9305      	str	r3, [sp, #20]
 8010de2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010ec8 <_vfiprintf_r+0x25c>
 8010de6:	7821      	ldrb	r1, [r4, #0]
 8010de8:	2203      	movs	r2, #3
 8010dea:	4650      	mov	r0, sl
 8010dec:	f7ef fa80 	bl	80002f0 <memchr>
 8010df0:	b140      	cbz	r0, 8010e04 <_vfiprintf_r+0x198>
 8010df2:	2340      	movs	r3, #64	; 0x40
 8010df4:	eba0 000a 	sub.w	r0, r0, sl
 8010df8:	fa03 f000 	lsl.w	r0, r3, r0
 8010dfc:	9b04      	ldr	r3, [sp, #16]
 8010dfe:	4303      	orrs	r3, r0
 8010e00:	3401      	adds	r4, #1
 8010e02:	9304      	str	r3, [sp, #16]
 8010e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e08:	482c      	ldr	r0, [pc, #176]	; (8010ebc <_vfiprintf_r+0x250>)
 8010e0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010e0e:	2206      	movs	r2, #6
 8010e10:	f7ef fa6e 	bl	80002f0 <memchr>
 8010e14:	2800      	cmp	r0, #0
 8010e16:	d03f      	beq.n	8010e98 <_vfiprintf_r+0x22c>
 8010e18:	4b29      	ldr	r3, [pc, #164]	; (8010ec0 <_vfiprintf_r+0x254>)
 8010e1a:	bb1b      	cbnz	r3, 8010e64 <_vfiprintf_r+0x1f8>
 8010e1c:	9b03      	ldr	r3, [sp, #12]
 8010e1e:	3307      	adds	r3, #7
 8010e20:	f023 0307 	bic.w	r3, r3, #7
 8010e24:	3308      	adds	r3, #8
 8010e26:	9303      	str	r3, [sp, #12]
 8010e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e2a:	443b      	add	r3, r7
 8010e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8010e2e:	e767      	b.n	8010d00 <_vfiprintf_r+0x94>
 8010e30:	fb0c 3202 	mla	r2, ip, r2, r3
 8010e34:	460c      	mov	r4, r1
 8010e36:	2001      	movs	r0, #1
 8010e38:	e7a5      	b.n	8010d86 <_vfiprintf_r+0x11a>
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	3401      	adds	r4, #1
 8010e3e:	9305      	str	r3, [sp, #20]
 8010e40:	4619      	mov	r1, r3
 8010e42:	f04f 0c0a 	mov.w	ip, #10
 8010e46:	4620      	mov	r0, r4
 8010e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e4c:	3a30      	subs	r2, #48	; 0x30
 8010e4e:	2a09      	cmp	r2, #9
 8010e50:	d903      	bls.n	8010e5a <_vfiprintf_r+0x1ee>
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d0c5      	beq.n	8010de2 <_vfiprintf_r+0x176>
 8010e56:	9105      	str	r1, [sp, #20]
 8010e58:	e7c3      	b.n	8010de2 <_vfiprintf_r+0x176>
 8010e5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8010e5e:	4604      	mov	r4, r0
 8010e60:	2301      	movs	r3, #1
 8010e62:	e7f0      	b.n	8010e46 <_vfiprintf_r+0x1da>
 8010e64:	ab03      	add	r3, sp, #12
 8010e66:	9300      	str	r3, [sp, #0]
 8010e68:	462a      	mov	r2, r5
 8010e6a:	4b16      	ldr	r3, [pc, #88]	; (8010ec4 <_vfiprintf_r+0x258>)
 8010e6c:	a904      	add	r1, sp, #16
 8010e6e:	4630      	mov	r0, r6
 8010e70:	f3af 8000 	nop.w
 8010e74:	4607      	mov	r7, r0
 8010e76:	1c78      	adds	r0, r7, #1
 8010e78:	d1d6      	bne.n	8010e28 <_vfiprintf_r+0x1bc>
 8010e7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e7c:	07d9      	lsls	r1, r3, #31
 8010e7e:	d405      	bmi.n	8010e8c <_vfiprintf_r+0x220>
 8010e80:	89ab      	ldrh	r3, [r5, #12]
 8010e82:	059a      	lsls	r2, r3, #22
 8010e84:	d402      	bmi.n	8010e8c <_vfiprintf_r+0x220>
 8010e86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e88:	f000 fc61 	bl	801174e <__retarget_lock_release_recursive>
 8010e8c:	89ab      	ldrh	r3, [r5, #12]
 8010e8e:	065b      	lsls	r3, r3, #25
 8010e90:	f53f af12 	bmi.w	8010cb8 <_vfiprintf_r+0x4c>
 8010e94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e96:	e711      	b.n	8010cbc <_vfiprintf_r+0x50>
 8010e98:	ab03      	add	r3, sp, #12
 8010e9a:	9300      	str	r3, [sp, #0]
 8010e9c:	462a      	mov	r2, r5
 8010e9e:	4b09      	ldr	r3, [pc, #36]	; (8010ec4 <_vfiprintf_r+0x258>)
 8010ea0:	a904      	add	r1, sp, #16
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	f000 f880 	bl	8010fa8 <_printf_i>
 8010ea8:	e7e4      	b.n	8010e74 <_vfiprintf_r+0x208>
 8010eaa:	bf00      	nop
 8010eac:	080120c8 	.word	0x080120c8
 8010eb0:	080120e8 	.word	0x080120e8
 8010eb4:	080120a8 	.word	0x080120a8
 8010eb8:	08011f74 	.word	0x08011f74
 8010ebc:	08011f7e 	.word	0x08011f7e
 8010ec0:	00000000 	.word	0x00000000
 8010ec4:	08010c47 	.word	0x08010c47
 8010ec8:	08011f7a 	.word	0x08011f7a

08010ecc <_printf_common>:
 8010ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ed0:	4616      	mov	r6, r2
 8010ed2:	4699      	mov	r9, r3
 8010ed4:	688a      	ldr	r2, [r1, #8]
 8010ed6:	690b      	ldr	r3, [r1, #16]
 8010ed8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010edc:	4293      	cmp	r3, r2
 8010ede:	bfb8      	it	lt
 8010ee0:	4613      	movlt	r3, r2
 8010ee2:	6033      	str	r3, [r6, #0]
 8010ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010ee8:	4607      	mov	r7, r0
 8010eea:	460c      	mov	r4, r1
 8010eec:	b10a      	cbz	r2, 8010ef2 <_printf_common+0x26>
 8010eee:	3301      	adds	r3, #1
 8010ef0:	6033      	str	r3, [r6, #0]
 8010ef2:	6823      	ldr	r3, [r4, #0]
 8010ef4:	0699      	lsls	r1, r3, #26
 8010ef6:	bf42      	ittt	mi
 8010ef8:	6833      	ldrmi	r3, [r6, #0]
 8010efa:	3302      	addmi	r3, #2
 8010efc:	6033      	strmi	r3, [r6, #0]
 8010efe:	6825      	ldr	r5, [r4, #0]
 8010f00:	f015 0506 	ands.w	r5, r5, #6
 8010f04:	d106      	bne.n	8010f14 <_printf_common+0x48>
 8010f06:	f104 0a19 	add.w	sl, r4, #25
 8010f0a:	68e3      	ldr	r3, [r4, #12]
 8010f0c:	6832      	ldr	r2, [r6, #0]
 8010f0e:	1a9b      	subs	r3, r3, r2
 8010f10:	42ab      	cmp	r3, r5
 8010f12:	dc26      	bgt.n	8010f62 <_printf_common+0x96>
 8010f14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010f18:	1e13      	subs	r3, r2, #0
 8010f1a:	6822      	ldr	r2, [r4, #0]
 8010f1c:	bf18      	it	ne
 8010f1e:	2301      	movne	r3, #1
 8010f20:	0692      	lsls	r2, r2, #26
 8010f22:	d42b      	bmi.n	8010f7c <_printf_common+0xb0>
 8010f24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010f28:	4649      	mov	r1, r9
 8010f2a:	4638      	mov	r0, r7
 8010f2c:	47c0      	blx	r8
 8010f2e:	3001      	adds	r0, #1
 8010f30:	d01e      	beq.n	8010f70 <_printf_common+0xa4>
 8010f32:	6823      	ldr	r3, [r4, #0]
 8010f34:	68e5      	ldr	r5, [r4, #12]
 8010f36:	6832      	ldr	r2, [r6, #0]
 8010f38:	f003 0306 	and.w	r3, r3, #6
 8010f3c:	2b04      	cmp	r3, #4
 8010f3e:	bf08      	it	eq
 8010f40:	1aad      	subeq	r5, r5, r2
 8010f42:	68a3      	ldr	r3, [r4, #8]
 8010f44:	6922      	ldr	r2, [r4, #16]
 8010f46:	bf0c      	ite	eq
 8010f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f4c:	2500      	movne	r5, #0
 8010f4e:	4293      	cmp	r3, r2
 8010f50:	bfc4      	itt	gt
 8010f52:	1a9b      	subgt	r3, r3, r2
 8010f54:	18ed      	addgt	r5, r5, r3
 8010f56:	2600      	movs	r6, #0
 8010f58:	341a      	adds	r4, #26
 8010f5a:	42b5      	cmp	r5, r6
 8010f5c:	d11a      	bne.n	8010f94 <_printf_common+0xc8>
 8010f5e:	2000      	movs	r0, #0
 8010f60:	e008      	b.n	8010f74 <_printf_common+0xa8>
 8010f62:	2301      	movs	r3, #1
 8010f64:	4652      	mov	r2, sl
 8010f66:	4649      	mov	r1, r9
 8010f68:	4638      	mov	r0, r7
 8010f6a:	47c0      	blx	r8
 8010f6c:	3001      	adds	r0, #1
 8010f6e:	d103      	bne.n	8010f78 <_printf_common+0xac>
 8010f70:	f04f 30ff 	mov.w	r0, #4294967295
 8010f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f78:	3501      	adds	r5, #1
 8010f7a:	e7c6      	b.n	8010f0a <_printf_common+0x3e>
 8010f7c:	18e1      	adds	r1, r4, r3
 8010f7e:	1c5a      	adds	r2, r3, #1
 8010f80:	2030      	movs	r0, #48	; 0x30
 8010f82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010f86:	4422      	add	r2, r4
 8010f88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010f8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010f90:	3302      	adds	r3, #2
 8010f92:	e7c7      	b.n	8010f24 <_printf_common+0x58>
 8010f94:	2301      	movs	r3, #1
 8010f96:	4622      	mov	r2, r4
 8010f98:	4649      	mov	r1, r9
 8010f9a:	4638      	mov	r0, r7
 8010f9c:	47c0      	blx	r8
 8010f9e:	3001      	adds	r0, #1
 8010fa0:	d0e6      	beq.n	8010f70 <_printf_common+0xa4>
 8010fa2:	3601      	adds	r6, #1
 8010fa4:	e7d9      	b.n	8010f5a <_printf_common+0x8e>
	...

08010fa8 <_printf_i>:
 8010fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fac:	7e0f      	ldrb	r7, [r1, #24]
 8010fae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010fb0:	2f78      	cmp	r7, #120	; 0x78
 8010fb2:	4691      	mov	r9, r2
 8010fb4:	4680      	mov	r8, r0
 8010fb6:	460c      	mov	r4, r1
 8010fb8:	469a      	mov	sl, r3
 8010fba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010fbe:	d807      	bhi.n	8010fd0 <_printf_i+0x28>
 8010fc0:	2f62      	cmp	r7, #98	; 0x62
 8010fc2:	d80a      	bhi.n	8010fda <_printf_i+0x32>
 8010fc4:	2f00      	cmp	r7, #0
 8010fc6:	f000 80d8 	beq.w	801117a <_printf_i+0x1d2>
 8010fca:	2f58      	cmp	r7, #88	; 0x58
 8010fcc:	f000 80a3 	beq.w	8011116 <_printf_i+0x16e>
 8010fd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010fd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010fd8:	e03a      	b.n	8011050 <_printf_i+0xa8>
 8010fda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010fde:	2b15      	cmp	r3, #21
 8010fe0:	d8f6      	bhi.n	8010fd0 <_printf_i+0x28>
 8010fe2:	a101      	add	r1, pc, #4	; (adr r1, 8010fe8 <_printf_i+0x40>)
 8010fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010fe8:	08011041 	.word	0x08011041
 8010fec:	08011055 	.word	0x08011055
 8010ff0:	08010fd1 	.word	0x08010fd1
 8010ff4:	08010fd1 	.word	0x08010fd1
 8010ff8:	08010fd1 	.word	0x08010fd1
 8010ffc:	08010fd1 	.word	0x08010fd1
 8011000:	08011055 	.word	0x08011055
 8011004:	08010fd1 	.word	0x08010fd1
 8011008:	08010fd1 	.word	0x08010fd1
 801100c:	08010fd1 	.word	0x08010fd1
 8011010:	08010fd1 	.word	0x08010fd1
 8011014:	08011161 	.word	0x08011161
 8011018:	08011085 	.word	0x08011085
 801101c:	08011143 	.word	0x08011143
 8011020:	08010fd1 	.word	0x08010fd1
 8011024:	08010fd1 	.word	0x08010fd1
 8011028:	08011183 	.word	0x08011183
 801102c:	08010fd1 	.word	0x08010fd1
 8011030:	08011085 	.word	0x08011085
 8011034:	08010fd1 	.word	0x08010fd1
 8011038:	08010fd1 	.word	0x08010fd1
 801103c:	0801114b 	.word	0x0801114b
 8011040:	682b      	ldr	r3, [r5, #0]
 8011042:	1d1a      	adds	r2, r3, #4
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	602a      	str	r2, [r5, #0]
 8011048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801104c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011050:	2301      	movs	r3, #1
 8011052:	e0a3      	b.n	801119c <_printf_i+0x1f4>
 8011054:	6820      	ldr	r0, [r4, #0]
 8011056:	6829      	ldr	r1, [r5, #0]
 8011058:	0606      	lsls	r6, r0, #24
 801105a:	f101 0304 	add.w	r3, r1, #4
 801105e:	d50a      	bpl.n	8011076 <_printf_i+0xce>
 8011060:	680e      	ldr	r6, [r1, #0]
 8011062:	602b      	str	r3, [r5, #0]
 8011064:	2e00      	cmp	r6, #0
 8011066:	da03      	bge.n	8011070 <_printf_i+0xc8>
 8011068:	232d      	movs	r3, #45	; 0x2d
 801106a:	4276      	negs	r6, r6
 801106c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011070:	485e      	ldr	r0, [pc, #376]	; (80111ec <_printf_i+0x244>)
 8011072:	230a      	movs	r3, #10
 8011074:	e019      	b.n	80110aa <_printf_i+0x102>
 8011076:	680e      	ldr	r6, [r1, #0]
 8011078:	602b      	str	r3, [r5, #0]
 801107a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801107e:	bf18      	it	ne
 8011080:	b236      	sxthne	r6, r6
 8011082:	e7ef      	b.n	8011064 <_printf_i+0xbc>
 8011084:	682b      	ldr	r3, [r5, #0]
 8011086:	6820      	ldr	r0, [r4, #0]
 8011088:	1d19      	adds	r1, r3, #4
 801108a:	6029      	str	r1, [r5, #0]
 801108c:	0601      	lsls	r1, r0, #24
 801108e:	d501      	bpl.n	8011094 <_printf_i+0xec>
 8011090:	681e      	ldr	r6, [r3, #0]
 8011092:	e002      	b.n	801109a <_printf_i+0xf2>
 8011094:	0646      	lsls	r6, r0, #25
 8011096:	d5fb      	bpl.n	8011090 <_printf_i+0xe8>
 8011098:	881e      	ldrh	r6, [r3, #0]
 801109a:	4854      	ldr	r0, [pc, #336]	; (80111ec <_printf_i+0x244>)
 801109c:	2f6f      	cmp	r7, #111	; 0x6f
 801109e:	bf0c      	ite	eq
 80110a0:	2308      	moveq	r3, #8
 80110a2:	230a      	movne	r3, #10
 80110a4:	2100      	movs	r1, #0
 80110a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80110aa:	6865      	ldr	r5, [r4, #4]
 80110ac:	60a5      	str	r5, [r4, #8]
 80110ae:	2d00      	cmp	r5, #0
 80110b0:	bfa2      	ittt	ge
 80110b2:	6821      	ldrge	r1, [r4, #0]
 80110b4:	f021 0104 	bicge.w	r1, r1, #4
 80110b8:	6021      	strge	r1, [r4, #0]
 80110ba:	b90e      	cbnz	r6, 80110c0 <_printf_i+0x118>
 80110bc:	2d00      	cmp	r5, #0
 80110be:	d04d      	beq.n	801115c <_printf_i+0x1b4>
 80110c0:	4615      	mov	r5, r2
 80110c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80110c6:	fb03 6711 	mls	r7, r3, r1, r6
 80110ca:	5dc7      	ldrb	r7, [r0, r7]
 80110cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80110d0:	4637      	mov	r7, r6
 80110d2:	42bb      	cmp	r3, r7
 80110d4:	460e      	mov	r6, r1
 80110d6:	d9f4      	bls.n	80110c2 <_printf_i+0x11a>
 80110d8:	2b08      	cmp	r3, #8
 80110da:	d10b      	bne.n	80110f4 <_printf_i+0x14c>
 80110dc:	6823      	ldr	r3, [r4, #0]
 80110de:	07de      	lsls	r6, r3, #31
 80110e0:	d508      	bpl.n	80110f4 <_printf_i+0x14c>
 80110e2:	6923      	ldr	r3, [r4, #16]
 80110e4:	6861      	ldr	r1, [r4, #4]
 80110e6:	4299      	cmp	r1, r3
 80110e8:	bfde      	ittt	le
 80110ea:	2330      	movle	r3, #48	; 0x30
 80110ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80110f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80110f4:	1b52      	subs	r2, r2, r5
 80110f6:	6122      	str	r2, [r4, #16]
 80110f8:	f8cd a000 	str.w	sl, [sp]
 80110fc:	464b      	mov	r3, r9
 80110fe:	aa03      	add	r2, sp, #12
 8011100:	4621      	mov	r1, r4
 8011102:	4640      	mov	r0, r8
 8011104:	f7ff fee2 	bl	8010ecc <_printf_common>
 8011108:	3001      	adds	r0, #1
 801110a:	d14c      	bne.n	80111a6 <_printf_i+0x1fe>
 801110c:	f04f 30ff 	mov.w	r0, #4294967295
 8011110:	b004      	add	sp, #16
 8011112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011116:	4835      	ldr	r0, [pc, #212]	; (80111ec <_printf_i+0x244>)
 8011118:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801111c:	6829      	ldr	r1, [r5, #0]
 801111e:	6823      	ldr	r3, [r4, #0]
 8011120:	f851 6b04 	ldr.w	r6, [r1], #4
 8011124:	6029      	str	r1, [r5, #0]
 8011126:	061d      	lsls	r5, r3, #24
 8011128:	d514      	bpl.n	8011154 <_printf_i+0x1ac>
 801112a:	07df      	lsls	r7, r3, #31
 801112c:	bf44      	itt	mi
 801112e:	f043 0320 	orrmi.w	r3, r3, #32
 8011132:	6023      	strmi	r3, [r4, #0]
 8011134:	b91e      	cbnz	r6, 801113e <_printf_i+0x196>
 8011136:	6823      	ldr	r3, [r4, #0]
 8011138:	f023 0320 	bic.w	r3, r3, #32
 801113c:	6023      	str	r3, [r4, #0]
 801113e:	2310      	movs	r3, #16
 8011140:	e7b0      	b.n	80110a4 <_printf_i+0xfc>
 8011142:	6823      	ldr	r3, [r4, #0]
 8011144:	f043 0320 	orr.w	r3, r3, #32
 8011148:	6023      	str	r3, [r4, #0]
 801114a:	2378      	movs	r3, #120	; 0x78
 801114c:	4828      	ldr	r0, [pc, #160]	; (80111f0 <_printf_i+0x248>)
 801114e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011152:	e7e3      	b.n	801111c <_printf_i+0x174>
 8011154:	0659      	lsls	r1, r3, #25
 8011156:	bf48      	it	mi
 8011158:	b2b6      	uxthmi	r6, r6
 801115a:	e7e6      	b.n	801112a <_printf_i+0x182>
 801115c:	4615      	mov	r5, r2
 801115e:	e7bb      	b.n	80110d8 <_printf_i+0x130>
 8011160:	682b      	ldr	r3, [r5, #0]
 8011162:	6826      	ldr	r6, [r4, #0]
 8011164:	6961      	ldr	r1, [r4, #20]
 8011166:	1d18      	adds	r0, r3, #4
 8011168:	6028      	str	r0, [r5, #0]
 801116a:	0635      	lsls	r5, r6, #24
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	d501      	bpl.n	8011174 <_printf_i+0x1cc>
 8011170:	6019      	str	r1, [r3, #0]
 8011172:	e002      	b.n	801117a <_printf_i+0x1d2>
 8011174:	0670      	lsls	r0, r6, #25
 8011176:	d5fb      	bpl.n	8011170 <_printf_i+0x1c8>
 8011178:	8019      	strh	r1, [r3, #0]
 801117a:	2300      	movs	r3, #0
 801117c:	6123      	str	r3, [r4, #16]
 801117e:	4615      	mov	r5, r2
 8011180:	e7ba      	b.n	80110f8 <_printf_i+0x150>
 8011182:	682b      	ldr	r3, [r5, #0]
 8011184:	1d1a      	adds	r2, r3, #4
 8011186:	602a      	str	r2, [r5, #0]
 8011188:	681d      	ldr	r5, [r3, #0]
 801118a:	6862      	ldr	r2, [r4, #4]
 801118c:	2100      	movs	r1, #0
 801118e:	4628      	mov	r0, r5
 8011190:	f7ef f8ae 	bl	80002f0 <memchr>
 8011194:	b108      	cbz	r0, 801119a <_printf_i+0x1f2>
 8011196:	1b40      	subs	r0, r0, r5
 8011198:	6060      	str	r0, [r4, #4]
 801119a:	6863      	ldr	r3, [r4, #4]
 801119c:	6123      	str	r3, [r4, #16]
 801119e:	2300      	movs	r3, #0
 80111a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80111a4:	e7a8      	b.n	80110f8 <_printf_i+0x150>
 80111a6:	6923      	ldr	r3, [r4, #16]
 80111a8:	462a      	mov	r2, r5
 80111aa:	4649      	mov	r1, r9
 80111ac:	4640      	mov	r0, r8
 80111ae:	47d0      	blx	sl
 80111b0:	3001      	adds	r0, #1
 80111b2:	d0ab      	beq.n	801110c <_printf_i+0x164>
 80111b4:	6823      	ldr	r3, [r4, #0]
 80111b6:	079b      	lsls	r3, r3, #30
 80111b8:	d413      	bmi.n	80111e2 <_printf_i+0x23a>
 80111ba:	68e0      	ldr	r0, [r4, #12]
 80111bc:	9b03      	ldr	r3, [sp, #12]
 80111be:	4298      	cmp	r0, r3
 80111c0:	bfb8      	it	lt
 80111c2:	4618      	movlt	r0, r3
 80111c4:	e7a4      	b.n	8011110 <_printf_i+0x168>
 80111c6:	2301      	movs	r3, #1
 80111c8:	4632      	mov	r2, r6
 80111ca:	4649      	mov	r1, r9
 80111cc:	4640      	mov	r0, r8
 80111ce:	47d0      	blx	sl
 80111d0:	3001      	adds	r0, #1
 80111d2:	d09b      	beq.n	801110c <_printf_i+0x164>
 80111d4:	3501      	adds	r5, #1
 80111d6:	68e3      	ldr	r3, [r4, #12]
 80111d8:	9903      	ldr	r1, [sp, #12]
 80111da:	1a5b      	subs	r3, r3, r1
 80111dc:	42ab      	cmp	r3, r5
 80111de:	dcf2      	bgt.n	80111c6 <_printf_i+0x21e>
 80111e0:	e7eb      	b.n	80111ba <_printf_i+0x212>
 80111e2:	2500      	movs	r5, #0
 80111e4:	f104 0619 	add.w	r6, r4, #25
 80111e8:	e7f5      	b.n	80111d6 <_printf_i+0x22e>
 80111ea:	bf00      	nop
 80111ec:	08011f85 	.word	0x08011f85
 80111f0:	08011f96 	.word	0x08011f96
 80111f4:	00000000 	.word	0x00000000

080111f8 <nan>:
 80111f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011200 <nan+0x8>
 80111fc:	4770      	bx	lr
 80111fe:	bf00      	nop
 8011200:	00000000 	.word	0x00000000
 8011204:	7ff80000 	.word	0x7ff80000

08011208 <strncmp>:
 8011208:	b510      	push	{r4, lr}
 801120a:	b17a      	cbz	r2, 801122c <strncmp+0x24>
 801120c:	4603      	mov	r3, r0
 801120e:	3901      	subs	r1, #1
 8011210:	1884      	adds	r4, r0, r2
 8011212:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011216:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801121a:	4290      	cmp	r0, r2
 801121c:	d101      	bne.n	8011222 <strncmp+0x1a>
 801121e:	42a3      	cmp	r3, r4
 8011220:	d101      	bne.n	8011226 <strncmp+0x1e>
 8011222:	1a80      	subs	r0, r0, r2
 8011224:	bd10      	pop	{r4, pc}
 8011226:	2800      	cmp	r0, #0
 8011228:	d1f3      	bne.n	8011212 <strncmp+0xa>
 801122a:	e7fa      	b.n	8011222 <strncmp+0x1a>
 801122c:	4610      	mov	r0, r2
 801122e:	e7f9      	b.n	8011224 <strncmp+0x1c>

08011230 <__swbuf_r>:
 8011230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011232:	460e      	mov	r6, r1
 8011234:	4614      	mov	r4, r2
 8011236:	4605      	mov	r5, r0
 8011238:	b118      	cbz	r0, 8011242 <__swbuf_r+0x12>
 801123a:	6983      	ldr	r3, [r0, #24]
 801123c:	b90b      	cbnz	r3, 8011242 <__swbuf_r+0x12>
 801123e:	f000 f9e7 	bl	8011610 <__sinit>
 8011242:	4b21      	ldr	r3, [pc, #132]	; (80112c8 <__swbuf_r+0x98>)
 8011244:	429c      	cmp	r4, r3
 8011246:	d12b      	bne.n	80112a0 <__swbuf_r+0x70>
 8011248:	686c      	ldr	r4, [r5, #4]
 801124a:	69a3      	ldr	r3, [r4, #24]
 801124c:	60a3      	str	r3, [r4, #8]
 801124e:	89a3      	ldrh	r3, [r4, #12]
 8011250:	071a      	lsls	r2, r3, #28
 8011252:	d52f      	bpl.n	80112b4 <__swbuf_r+0x84>
 8011254:	6923      	ldr	r3, [r4, #16]
 8011256:	b36b      	cbz	r3, 80112b4 <__swbuf_r+0x84>
 8011258:	6923      	ldr	r3, [r4, #16]
 801125a:	6820      	ldr	r0, [r4, #0]
 801125c:	1ac0      	subs	r0, r0, r3
 801125e:	6963      	ldr	r3, [r4, #20]
 8011260:	b2f6      	uxtb	r6, r6
 8011262:	4283      	cmp	r3, r0
 8011264:	4637      	mov	r7, r6
 8011266:	dc04      	bgt.n	8011272 <__swbuf_r+0x42>
 8011268:	4621      	mov	r1, r4
 801126a:	4628      	mov	r0, r5
 801126c:	f000 f93c 	bl	80114e8 <_fflush_r>
 8011270:	bb30      	cbnz	r0, 80112c0 <__swbuf_r+0x90>
 8011272:	68a3      	ldr	r3, [r4, #8]
 8011274:	3b01      	subs	r3, #1
 8011276:	60a3      	str	r3, [r4, #8]
 8011278:	6823      	ldr	r3, [r4, #0]
 801127a:	1c5a      	adds	r2, r3, #1
 801127c:	6022      	str	r2, [r4, #0]
 801127e:	701e      	strb	r6, [r3, #0]
 8011280:	6963      	ldr	r3, [r4, #20]
 8011282:	3001      	adds	r0, #1
 8011284:	4283      	cmp	r3, r0
 8011286:	d004      	beq.n	8011292 <__swbuf_r+0x62>
 8011288:	89a3      	ldrh	r3, [r4, #12]
 801128a:	07db      	lsls	r3, r3, #31
 801128c:	d506      	bpl.n	801129c <__swbuf_r+0x6c>
 801128e:	2e0a      	cmp	r6, #10
 8011290:	d104      	bne.n	801129c <__swbuf_r+0x6c>
 8011292:	4621      	mov	r1, r4
 8011294:	4628      	mov	r0, r5
 8011296:	f000 f927 	bl	80114e8 <_fflush_r>
 801129a:	b988      	cbnz	r0, 80112c0 <__swbuf_r+0x90>
 801129c:	4638      	mov	r0, r7
 801129e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112a0:	4b0a      	ldr	r3, [pc, #40]	; (80112cc <__swbuf_r+0x9c>)
 80112a2:	429c      	cmp	r4, r3
 80112a4:	d101      	bne.n	80112aa <__swbuf_r+0x7a>
 80112a6:	68ac      	ldr	r4, [r5, #8]
 80112a8:	e7cf      	b.n	801124a <__swbuf_r+0x1a>
 80112aa:	4b09      	ldr	r3, [pc, #36]	; (80112d0 <__swbuf_r+0xa0>)
 80112ac:	429c      	cmp	r4, r3
 80112ae:	bf08      	it	eq
 80112b0:	68ec      	ldreq	r4, [r5, #12]
 80112b2:	e7ca      	b.n	801124a <__swbuf_r+0x1a>
 80112b4:	4621      	mov	r1, r4
 80112b6:	4628      	mov	r0, r5
 80112b8:	f000 f81a 	bl	80112f0 <__swsetup_r>
 80112bc:	2800      	cmp	r0, #0
 80112be:	d0cb      	beq.n	8011258 <__swbuf_r+0x28>
 80112c0:	f04f 37ff 	mov.w	r7, #4294967295
 80112c4:	e7ea      	b.n	801129c <__swbuf_r+0x6c>
 80112c6:	bf00      	nop
 80112c8:	080120c8 	.word	0x080120c8
 80112cc:	080120e8 	.word	0x080120e8
 80112d0:	080120a8 	.word	0x080120a8

080112d4 <__ascii_wctomb>:
 80112d4:	b149      	cbz	r1, 80112ea <__ascii_wctomb+0x16>
 80112d6:	2aff      	cmp	r2, #255	; 0xff
 80112d8:	bf85      	ittet	hi
 80112da:	238a      	movhi	r3, #138	; 0x8a
 80112dc:	6003      	strhi	r3, [r0, #0]
 80112de:	700a      	strbls	r2, [r1, #0]
 80112e0:	f04f 30ff 	movhi.w	r0, #4294967295
 80112e4:	bf98      	it	ls
 80112e6:	2001      	movls	r0, #1
 80112e8:	4770      	bx	lr
 80112ea:	4608      	mov	r0, r1
 80112ec:	4770      	bx	lr
	...

080112f0 <__swsetup_r>:
 80112f0:	4b32      	ldr	r3, [pc, #200]	; (80113bc <__swsetup_r+0xcc>)
 80112f2:	b570      	push	{r4, r5, r6, lr}
 80112f4:	681d      	ldr	r5, [r3, #0]
 80112f6:	4606      	mov	r6, r0
 80112f8:	460c      	mov	r4, r1
 80112fa:	b125      	cbz	r5, 8011306 <__swsetup_r+0x16>
 80112fc:	69ab      	ldr	r3, [r5, #24]
 80112fe:	b913      	cbnz	r3, 8011306 <__swsetup_r+0x16>
 8011300:	4628      	mov	r0, r5
 8011302:	f000 f985 	bl	8011610 <__sinit>
 8011306:	4b2e      	ldr	r3, [pc, #184]	; (80113c0 <__swsetup_r+0xd0>)
 8011308:	429c      	cmp	r4, r3
 801130a:	d10f      	bne.n	801132c <__swsetup_r+0x3c>
 801130c:	686c      	ldr	r4, [r5, #4]
 801130e:	89a3      	ldrh	r3, [r4, #12]
 8011310:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011314:	0719      	lsls	r1, r3, #28
 8011316:	d42c      	bmi.n	8011372 <__swsetup_r+0x82>
 8011318:	06dd      	lsls	r5, r3, #27
 801131a:	d411      	bmi.n	8011340 <__swsetup_r+0x50>
 801131c:	2309      	movs	r3, #9
 801131e:	6033      	str	r3, [r6, #0]
 8011320:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011324:	81a3      	strh	r3, [r4, #12]
 8011326:	f04f 30ff 	mov.w	r0, #4294967295
 801132a:	e03e      	b.n	80113aa <__swsetup_r+0xba>
 801132c:	4b25      	ldr	r3, [pc, #148]	; (80113c4 <__swsetup_r+0xd4>)
 801132e:	429c      	cmp	r4, r3
 8011330:	d101      	bne.n	8011336 <__swsetup_r+0x46>
 8011332:	68ac      	ldr	r4, [r5, #8]
 8011334:	e7eb      	b.n	801130e <__swsetup_r+0x1e>
 8011336:	4b24      	ldr	r3, [pc, #144]	; (80113c8 <__swsetup_r+0xd8>)
 8011338:	429c      	cmp	r4, r3
 801133a:	bf08      	it	eq
 801133c:	68ec      	ldreq	r4, [r5, #12]
 801133e:	e7e6      	b.n	801130e <__swsetup_r+0x1e>
 8011340:	0758      	lsls	r0, r3, #29
 8011342:	d512      	bpl.n	801136a <__swsetup_r+0x7a>
 8011344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011346:	b141      	cbz	r1, 801135a <__swsetup_r+0x6a>
 8011348:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801134c:	4299      	cmp	r1, r3
 801134e:	d002      	beq.n	8011356 <__swsetup_r+0x66>
 8011350:	4630      	mov	r0, r6
 8011352:	f7fd fae9 	bl	800e928 <_free_r>
 8011356:	2300      	movs	r3, #0
 8011358:	6363      	str	r3, [r4, #52]	; 0x34
 801135a:	89a3      	ldrh	r3, [r4, #12]
 801135c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011360:	81a3      	strh	r3, [r4, #12]
 8011362:	2300      	movs	r3, #0
 8011364:	6063      	str	r3, [r4, #4]
 8011366:	6923      	ldr	r3, [r4, #16]
 8011368:	6023      	str	r3, [r4, #0]
 801136a:	89a3      	ldrh	r3, [r4, #12]
 801136c:	f043 0308 	orr.w	r3, r3, #8
 8011370:	81a3      	strh	r3, [r4, #12]
 8011372:	6923      	ldr	r3, [r4, #16]
 8011374:	b94b      	cbnz	r3, 801138a <__swsetup_r+0x9a>
 8011376:	89a3      	ldrh	r3, [r4, #12]
 8011378:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801137c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011380:	d003      	beq.n	801138a <__swsetup_r+0x9a>
 8011382:	4621      	mov	r1, r4
 8011384:	4630      	mov	r0, r6
 8011386:	f000 fa09 	bl	801179c <__smakebuf_r>
 801138a:	89a0      	ldrh	r0, [r4, #12]
 801138c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011390:	f010 0301 	ands.w	r3, r0, #1
 8011394:	d00a      	beq.n	80113ac <__swsetup_r+0xbc>
 8011396:	2300      	movs	r3, #0
 8011398:	60a3      	str	r3, [r4, #8]
 801139a:	6963      	ldr	r3, [r4, #20]
 801139c:	425b      	negs	r3, r3
 801139e:	61a3      	str	r3, [r4, #24]
 80113a0:	6923      	ldr	r3, [r4, #16]
 80113a2:	b943      	cbnz	r3, 80113b6 <__swsetup_r+0xc6>
 80113a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80113a8:	d1ba      	bne.n	8011320 <__swsetup_r+0x30>
 80113aa:	bd70      	pop	{r4, r5, r6, pc}
 80113ac:	0781      	lsls	r1, r0, #30
 80113ae:	bf58      	it	pl
 80113b0:	6963      	ldrpl	r3, [r4, #20]
 80113b2:	60a3      	str	r3, [r4, #8]
 80113b4:	e7f4      	b.n	80113a0 <__swsetup_r+0xb0>
 80113b6:	2000      	movs	r0, #0
 80113b8:	e7f7      	b.n	80113aa <__swsetup_r+0xba>
 80113ba:	bf00      	nop
 80113bc:	24003a2c 	.word	0x24003a2c
 80113c0:	080120c8 	.word	0x080120c8
 80113c4:	080120e8 	.word	0x080120e8
 80113c8:	080120a8 	.word	0x080120a8

080113cc <abort>:
 80113cc:	b508      	push	{r3, lr}
 80113ce:	2006      	movs	r0, #6
 80113d0:	f000 fa96 	bl	8011900 <raise>
 80113d4:	2001      	movs	r0, #1
 80113d6:	f7f1 fe27 	bl	8003028 <_exit>
	...

080113dc <__sflush_r>:
 80113dc:	898a      	ldrh	r2, [r1, #12]
 80113de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113e2:	4605      	mov	r5, r0
 80113e4:	0710      	lsls	r0, r2, #28
 80113e6:	460c      	mov	r4, r1
 80113e8:	d458      	bmi.n	801149c <__sflush_r+0xc0>
 80113ea:	684b      	ldr	r3, [r1, #4]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	dc05      	bgt.n	80113fc <__sflush_r+0x20>
 80113f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	dc02      	bgt.n	80113fc <__sflush_r+0x20>
 80113f6:	2000      	movs	r0, #0
 80113f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80113fe:	2e00      	cmp	r6, #0
 8011400:	d0f9      	beq.n	80113f6 <__sflush_r+0x1a>
 8011402:	2300      	movs	r3, #0
 8011404:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011408:	682f      	ldr	r7, [r5, #0]
 801140a:	602b      	str	r3, [r5, #0]
 801140c:	d032      	beq.n	8011474 <__sflush_r+0x98>
 801140e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011410:	89a3      	ldrh	r3, [r4, #12]
 8011412:	075a      	lsls	r2, r3, #29
 8011414:	d505      	bpl.n	8011422 <__sflush_r+0x46>
 8011416:	6863      	ldr	r3, [r4, #4]
 8011418:	1ac0      	subs	r0, r0, r3
 801141a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801141c:	b10b      	cbz	r3, 8011422 <__sflush_r+0x46>
 801141e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011420:	1ac0      	subs	r0, r0, r3
 8011422:	2300      	movs	r3, #0
 8011424:	4602      	mov	r2, r0
 8011426:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011428:	6a21      	ldr	r1, [r4, #32]
 801142a:	4628      	mov	r0, r5
 801142c:	47b0      	blx	r6
 801142e:	1c43      	adds	r3, r0, #1
 8011430:	89a3      	ldrh	r3, [r4, #12]
 8011432:	d106      	bne.n	8011442 <__sflush_r+0x66>
 8011434:	6829      	ldr	r1, [r5, #0]
 8011436:	291d      	cmp	r1, #29
 8011438:	d82c      	bhi.n	8011494 <__sflush_r+0xb8>
 801143a:	4a2a      	ldr	r2, [pc, #168]	; (80114e4 <__sflush_r+0x108>)
 801143c:	40ca      	lsrs	r2, r1
 801143e:	07d6      	lsls	r6, r2, #31
 8011440:	d528      	bpl.n	8011494 <__sflush_r+0xb8>
 8011442:	2200      	movs	r2, #0
 8011444:	6062      	str	r2, [r4, #4]
 8011446:	04d9      	lsls	r1, r3, #19
 8011448:	6922      	ldr	r2, [r4, #16]
 801144a:	6022      	str	r2, [r4, #0]
 801144c:	d504      	bpl.n	8011458 <__sflush_r+0x7c>
 801144e:	1c42      	adds	r2, r0, #1
 8011450:	d101      	bne.n	8011456 <__sflush_r+0x7a>
 8011452:	682b      	ldr	r3, [r5, #0]
 8011454:	b903      	cbnz	r3, 8011458 <__sflush_r+0x7c>
 8011456:	6560      	str	r0, [r4, #84]	; 0x54
 8011458:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801145a:	602f      	str	r7, [r5, #0]
 801145c:	2900      	cmp	r1, #0
 801145e:	d0ca      	beq.n	80113f6 <__sflush_r+0x1a>
 8011460:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011464:	4299      	cmp	r1, r3
 8011466:	d002      	beq.n	801146e <__sflush_r+0x92>
 8011468:	4628      	mov	r0, r5
 801146a:	f7fd fa5d 	bl	800e928 <_free_r>
 801146e:	2000      	movs	r0, #0
 8011470:	6360      	str	r0, [r4, #52]	; 0x34
 8011472:	e7c1      	b.n	80113f8 <__sflush_r+0x1c>
 8011474:	6a21      	ldr	r1, [r4, #32]
 8011476:	2301      	movs	r3, #1
 8011478:	4628      	mov	r0, r5
 801147a:	47b0      	blx	r6
 801147c:	1c41      	adds	r1, r0, #1
 801147e:	d1c7      	bne.n	8011410 <__sflush_r+0x34>
 8011480:	682b      	ldr	r3, [r5, #0]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d0c4      	beq.n	8011410 <__sflush_r+0x34>
 8011486:	2b1d      	cmp	r3, #29
 8011488:	d001      	beq.n	801148e <__sflush_r+0xb2>
 801148a:	2b16      	cmp	r3, #22
 801148c:	d101      	bne.n	8011492 <__sflush_r+0xb6>
 801148e:	602f      	str	r7, [r5, #0]
 8011490:	e7b1      	b.n	80113f6 <__sflush_r+0x1a>
 8011492:	89a3      	ldrh	r3, [r4, #12]
 8011494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011498:	81a3      	strh	r3, [r4, #12]
 801149a:	e7ad      	b.n	80113f8 <__sflush_r+0x1c>
 801149c:	690f      	ldr	r7, [r1, #16]
 801149e:	2f00      	cmp	r7, #0
 80114a0:	d0a9      	beq.n	80113f6 <__sflush_r+0x1a>
 80114a2:	0793      	lsls	r3, r2, #30
 80114a4:	680e      	ldr	r6, [r1, #0]
 80114a6:	bf08      	it	eq
 80114a8:	694b      	ldreq	r3, [r1, #20]
 80114aa:	600f      	str	r7, [r1, #0]
 80114ac:	bf18      	it	ne
 80114ae:	2300      	movne	r3, #0
 80114b0:	eba6 0807 	sub.w	r8, r6, r7
 80114b4:	608b      	str	r3, [r1, #8]
 80114b6:	f1b8 0f00 	cmp.w	r8, #0
 80114ba:	dd9c      	ble.n	80113f6 <__sflush_r+0x1a>
 80114bc:	6a21      	ldr	r1, [r4, #32]
 80114be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80114c0:	4643      	mov	r3, r8
 80114c2:	463a      	mov	r2, r7
 80114c4:	4628      	mov	r0, r5
 80114c6:	47b0      	blx	r6
 80114c8:	2800      	cmp	r0, #0
 80114ca:	dc06      	bgt.n	80114da <__sflush_r+0xfe>
 80114cc:	89a3      	ldrh	r3, [r4, #12]
 80114ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114d2:	81a3      	strh	r3, [r4, #12]
 80114d4:	f04f 30ff 	mov.w	r0, #4294967295
 80114d8:	e78e      	b.n	80113f8 <__sflush_r+0x1c>
 80114da:	4407      	add	r7, r0
 80114dc:	eba8 0800 	sub.w	r8, r8, r0
 80114e0:	e7e9      	b.n	80114b6 <__sflush_r+0xda>
 80114e2:	bf00      	nop
 80114e4:	20400001 	.word	0x20400001

080114e8 <_fflush_r>:
 80114e8:	b538      	push	{r3, r4, r5, lr}
 80114ea:	690b      	ldr	r3, [r1, #16]
 80114ec:	4605      	mov	r5, r0
 80114ee:	460c      	mov	r4, r1
 80114f0:	b913      	cbnz	r3, 80114f8 <_fflush_r+0x10>
 80114f2:	2500      	movs	r5, #0
 80114f4:	4628      	mov	r0, r5
 80114f6:	bd38      	pop	{r3, r4, r5, pc}
 80114f8:	b118      	cbz	r0, 8011502 <_fflush_r+0x1a>
 80114fa:	6983      	ldr	r3, [r0, #24]
 80114fc:	b90b      	cbnz	r3, 8011502 <_fflush_r+0x1a>
 80114fe:	f000 f887 	bl	8011610 <__sinit>
 8011502:	4b14      	ldr	r3, [pc, #80]	; (8011554 <_fflush_r+0x6c>)
 8011504:	429c      	cmp	r4, r3
 8011506:	d11b      	bne.n	8011540 <_fflush_r+0x58>
 8011508:	686c      	ldr	r4, [r5, #4]
 801150a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d0ef      	beq.n	80114f2 <_fflush_r+0xa>
 8011512:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011514:	07d0      	lsls	r0, r2, #31
 8011516:	d404      	bmi.n	8011522 <_fflush_r+0x3a>
 8011518:	0599      	lsls	r1, r3, #22
 801151a:	d402      	bmi.n	8011522 <_fflush_r+0x3a>
 801151c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801151e:	f000 f915 	bl	801174c <__retarget_lock_acquire_recursive>
 8011522:	4628      	mov	r0, r5
 8011524:	4621      	mov	r1, r4
 8011526:	f7ff ff59 	bl	80113dc <__sflush_r>
 801152a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801152c:	07da      	lsls	r2, r3, #31
 801152e:	4605      	mov	r5, r0
 8011530:	d4e0      	bmi.n	80114f4 <_fflush_r+0xc>
 8011532:	89a3      	ldrh	r3, [r4, #12]
 8011534:	059b      	lsls	r3, r3, #22
 8011536:	d4dd      	bmi.n	80114f4 <_fflush_r+0xc>
 8011538:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801153a:	f000 f908 	bl	801174e <__retarget_lock_release_recursive>
 801153e:	e7d9      	b.n	80114f4 <_fflush_r+0xc>
 8011540:	4b05      	ldr	r3, [pc, #20]	; (8011558 <_fflush_r+0x70>)
 8011542:	429c      	cmp	r4, r3
 8011544:	d101      	bne.n	801154a <_fflush_r+0x62>
 8011546:	68ac      	ldr	r4, [r5, #8]
 8011548:	e7df      	b.n	801150a <_fflush_r+0x22>
 801154a:	4b04      	ldr	r3, [pc, #16]	; (801155c <_fflush_r+0x74>)
 801154c:	429c      	cmp	r4, r3
 801154e:	bf08      	it	eq
 8011550:	68ec      	ldreq	r4, [r5, #12]
 8011552:	e7da      	b.n	801150a <_fflush_r+0x22>
 8011554:	080120c8 	.word	0x080120c8
 8011558:	080120e8 	.word	0x080120e8
 801155c:	080120a8 	.word	0x080120a8

08011560 <std>:
 8011560:	2300      	movs	r3, #0
 8011562:	b510      	push	{r4, lr}
 8011564:	4604      	mov	r4, r0
 8011566:	e9c0 3300 	strd	r3, r3, [r0]
 801156a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801156e:	6083      	str	r3, [r0, #8]
 8011570:	8181      	strh	r1, [r0, #12]
 8011572:	6643      	str	r3, [r0, #100]	; 0x64
 8011574:	81c2      	strh	r2, [r0, #14]
 8011576:	6183      	str	r3, [r0, #24]
 8011578:	4619      	mov	r1, r3
 801157a:	2208      	movs	r2, #8
 801157c:	305c      	adds	r0, #92	; 0x5c
 801157e:	f7fd f9cb 	bl	800e918 <memset>
 8011582:	4b05      	ldr	r3, [pc, #20]	; (8011598 <std+0x38>)
 8011584:	6263      	str	r3, [r4, #36]	; 0x24
 8011586:	4b05      	ldr	r3, [pc, #20]	; (801159c <std+0x3c>)
 8011588:	62a3      	str	r3, [r4, #40]	; 0x28
 801158a:	4b05      	ldr	r3, [pc, #20]	; (80115a0 <std+0x40>)
 801158c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801158e:	4b05      	ldr	r3, [pc, #20]	; (80115a4 <std+0x44>)
 8011590:	6224      	str	r4, [r4, #32]
 8011592:	6323      	str	r3, [r4, #48]	; 0x30
 8011594:	bd10      	pop	{r4, pc}
 8011596:	bf00      	nop
 8011598:	08011939 	.word	0x08011939
 801159c:	0801195b 	.word	0x0801195b
 80115a0:	08011993 	.word	0x08011993
 80115a4:	080119b7 	.word	0x080119b7

080115a8 <_cleanup_r>:
 80115a8:	4901      	ldr	r1, [pc, #4]	; (80115b0 <_cleanup_r+0x8>)
 80115aa:	f000 b8af 	b.w	801170c <_fwalk_reent>
 80115ae:	bf00      	nop
 80115b0:	080114e9 	.word	0x080114e9

080115b4 <__sfmoreglue>:
 80115b4:	b570      	push	{r4, r5, r6, lr}
 80115b6:	2268      	movs	r2, #104	; 0x68
 80115b8:	1e4d      	subs	r5, r1, #1
 80115ba:	4355      	muls	r5, r2
 80115bc:	460e      	mov	r6, r1
 80115be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80115c2:	f7fd fa1d 	bl	800ea00 <_malloc_r>
 80115c6:	4604      	mov	r4, r0
 80115c8:	b140      	cbz	r0, 80115dc <__sfmoreglue+0x28>
 80115ca:	2100      	movs	r1, #0
 80115cc:	e9c0 1600 	strd	r1, r6, [r0]
 80115d0:	300c      	adds	r0, #12
 80115d2:	60a0      	str	r0, [r4, #8]
 80115d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80115d8:	f7fd f99e 	bl	800e918 <memset>
 80115dc:	4620      	mov	r0, r4
 80115de:	bd70      	pop	{r4, r5, r6, pc}

080115e0 <__sfp_lock_acquire>:
 80115e0:	4801      	ldr	r0, [pc, #4]	; (80115e8 <__sfp_lock_acquire+0x8>)
 80115e2:	f000 b8b3 	b.w	801174c <__retarget_lock_acquire_recursive>
 80115e6:	bf00      	nop
 80115e8:	2400653d 	.word	0x2400653d

080115ec <__sfp_lock_release>:
 80115ec:	4801      	ldr	r0, [pc, #4]	; (80115f4 <__sfp_lock_release+0x8>)
 80115ee:	f000 b8ae 	b.w	801174e <__retarget_lock_release_recursive>
 80115f2:	bf00      	nop
 80115f4:	2400653d 	.word	0x2400653d

080115f8 <__sinit_lock_acquire>:
 80115f8:	4801      	ldr	r0, [pc, #4]	; (8011600 <__sinit_lock_acquire+0x8>)
 80115fa:	f000 b8a7 	b.w	801174c <__retarget_lock_acquire_recursive>
 80115fe:	bf00      	nop
 8011600:	2400653e 	.word	0x2400653e

08011604 <__sinit_lock_release>:
 8011604:	4801      	ldr	r0, [pc, #4]	; (801160c <__sinit_lock_release+0x8>)
 8011606:	f000 b8a2 	b.w	801174e <__retarget_lock_release_recursive>
 801160a:	bf00      	nop
 801160c:	2400653e 	.word	0x2400653e

08011610 <__sinit>:
 8011610:	b510      	push	{r4, lr}
 8011612:	4604      	mov	r4, r0
 8011614:	f7ff fff0 	bl	80115f8 <__sinit_lock_acquire>
 8011618:	69a3      	ldr	r3, [r4, #24]
 801161a:	b11b      	cbz	r3, 8011624 <__sinit+0x14>
 801161c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011620:	f7ff bff0 	b.w	8011604 <__sinit_lock_release>
 8011624:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011628:	6523      	str	r3, [r4, #80]	; 0x50
 801162a:	4b13      	ldr	r3, [pc, #76]	; (8011678 <__sinit+0x68>)
 801162c:	4a13      	ldr	r2, [pc, #76]	; (801167c <__sinit+0x6c>)
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	62a2      	str	r2, [r4, #40]	; 0x28
 8011632:	42a3      	cmp	r3, r4
 8011634:	bf04      	itt	eq
 8011636:	2301      	moveq	r3, #1
 8011638:	61a3      	streq	r3, [r4, #24]
 801163a:	4620      	mov	r0, r4
 801163c:	f000 f820 	bl	8011680 <__sfp>
 8011640:	6060      	str	r0, [r4, #4]
 8011642:	4620      	mov	r0, r4
 8011644:	f000 f81c 	bl	8011680 <__sfp>
 8011648:	60a0      	str	r0, [r4, #8]
 801164a:	4620      	mov	r0, r4
 801164c:	f000 f818 	bl	8011680 <__sfp>
 8011650:	2200      	movs	r2, #0
 8011652:	60e0      	str	r0, [r4, #12]
 8011654:	2104      	movs	r1, #4
 8011656:	6860      	ldr	r0, [r4, #4]
 8011658:	f7ff ff82 	bl	8011560 <std>
 801165c:	68a0      	ldr	r0, [r4, #8]
 801165e:	2201      	movs	r2, #1
 8011660:	2109      	movs	r1, #9
 8011662:	f7ff ff7d 	bl	8011560 <std>
 8011666:	68e0      	ldr	r0, [r4, #12]
 8011668:	2202      	movs	r2, #2
 801166a:	2112      	movs	r1, #18
 801166c:	f7ff ff78 	bl	8011560 <std>
 8011670:	2301      	movs	r3, #1
 8011672:	61a3      	str	r3, [r4, #24]
 8011674:	e7d2      	b.n	801161c <__sinit+0xc>
 8011676:	bf00      	nop
 8011678:	08011c80 	.word	0x08011c80
 801167c:	080115a9 	.word	0x080115a9

08011680 <__sfp>:
 8011680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011682:	4607      	mov	r7, r0
 8011684:	f7ff ffac 	bl	80115e0 <__sfp_lock_acquire>
 8011688:	4b1e      	ldr	r3, [pc, #120]	; (8011704 <__sfp+0x84>)
 801168a:	681e      	ldr	r6, [r3, #0]
 801168c:	69b3      	ldr	r3, [r6, #24]
 801168e:	b913      	cbnz	r3, 8011696 <__sfp+0x16>
 8011690:	4630      	mov	r0, r6
 8011692:	f7ff ffbd 	bl	8011610 <__sinit>
 8011696:	3648      	adds	r6, #72	; 0x48
 8011698:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801169c:	3b01      	subs	r3, #1
 801169e:	d503      	bpl.n	80116a8 <__sfp+0x28>
 80116a0:	6833      	ldr	r3, [r6, #0]
 80116a2:	b30b      	cbz	r3, 80116e8 <__sfp+0x68>
 80116a4:	6836      	ldr	r6, [r6, #0]
 80116a6:	e7f7      	b.n	8011698 <__sfp+0x18>
 80116a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80116ac:	b9d5      	cbnz	r5, 80116e4 <__sfp+0x64>
 80116ae:	4b16      	ldr	r3, [pc, #88]	; (8011708 <__sfp+0x88>)
 80116b0:	60e3      	str	r3, [r4, #12]
 80116b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80116b6:	6665      	str	r5, [r4, #100]	; 0x64
 80116b8:	f000 f847 	bl	801174a <__retarget_lock_init_recursive>
 80116bc:	f7ff ff96 	bl	80115ec <__sfp_lock_release>
 80116c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80116c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80116c8:	6025      	str	r5, [r4, #0]
 80116ca:	61a5      	str	r5, [r4, #24]
 80116cc:	2208      	movs	r2, #8
 80116ce:	4629      	mov	r1, r5
 80116d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80116d4:	f7fd f920 	bl	800e918 <memset>
 80116d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80116dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80116e0:	4620      	mov	r0, r4
 80116e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116e4:	3468      	adds	r4, #104	; 0x68
 80116e6:	e7d9      	b.n	801169c <__sfp+0x1c>
 80116e8:	2104      	movs	r1, #4
 80116ea:	4638      	mov	r0, r7
 80116ec:	f7ff ff62 	bl	80115b4 <__sfmoreglue>
 80116f0:	4604      	mov	r4, r0
 80116f2:	6030      	str	r0, [r6, #0]
 80116f4:	2800      	cmp	r0, #0
 80116f6:	d1d5      	bne.n	80116a4 <__sfp+0x24>
 80116f8:	f7ff ff78 	bl	80115ec <__sfp_lock_release>
 80116fc:	230c      	movs	r3, #12
 80116fe:	603b      	str	r3, [r7, #0]
 8011700:	e7ee      	b.n	80116e0 <__sfp+0x60>
 8011702:	bf00      	nop
 8011704:	08011c80 	.word	0x08011c80
 8011708:	ffff0001 	.word	0xffff0001

0801170c <_fwalk_reent>:
 801170c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011710:	4606      	mov	r6, r0
 8011712:	4688      	mov	r8, r1
 8011714:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011718:	2700      	movs	r7, #0
 801171a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801171e:	f1b9 0901 	subs.w	r9, r9, #1
 8011722:	d505      	bpl.n	8011730 <_fwalk_reent+0x24>
 8011724:	6824      	ldr	r4, [r4, #0]
 8011726:	2c00      	cmp	r4, #0
 8011728:	d1f7      	bne.n	801171a <_fwalk_reent+0xe>
 801172a:	4638      	mov	r0, r7
 801172c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011730:	89ab      	ldrh	r3, [r5, #12]
 8011732:	2b01      	cmp	r3, #1
 8011734:	d907      	bls.n	8011746 <_fwalk_reent+0x3a>
 8011736:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801173a:	3301      	adds	r3, #1
 801173c:	d003      	beq.n	8011746 <_fwalk_reent+0x3a>
 801173e:	4629      	mov	r1, r5
 8011740:	4630      	mov	r0, r6
 8011742:	47c0      	blx	r8
 8011744:	4307      	orrs	r7, r0
 8011746:	3568      	adds	r5, #104	; 0x68
 8011748:	e7e9      	b.n	801171e <_fwalk_reent+0x12>

0801174a <__retarget_lock_init_recursive>:
 801174a:	4770      	bx	lr

0801174c <__retarget_lock_acquire_recursive>:
 801174c:	4770      	bx	lr

0801174e <__retarget_lock_release_recursive>:
 801174e:	4770      	bx	lr

08011750 <__swhatbuf_r>:
 8011750:	b570      	push	{r4, r5, r6, lr}
 8011752:	460e      	mov	r6, r1
 8011754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011758:	2900      	cmp	r1, #0
 801175a:	b096      	sub	sp, #88	; 0x58
 801175c:	4614      	mov	r4, r2
 801175e:	461d      	mov	r5, r3
 8011760:	da08      	bge.n	8011774 <__swhatbuf_r+0x24>
 8011762:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011766:	2200      	movs	r2, #0
 8011768:	602a      	str	r2, [r5, #0]
 801176a:	061a      	lsls	r2, r3, #24
 801176c:	d410      	bmi.n	8011790 <__swhatbuf_r+0x40>
 801176e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011772:	e00e      	b.n	8011792 <__swhatbuf_r+0x42>
 8011774:	466a      	mov	r2, sp
 8011776:	f000 f945 	bl	8011a04 <_fstat_r>
 801177a:	2800      	cmp	r0, #0
 801177c:	dbf1      	blt.n	8011762 <__swhatbuf_r+0x12>
 801177e:	9a01      	ldr	r2, [sp, #4]
 8011780:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011784:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011788:	425a      	negs	r2, r3
 801178a:	415a      	adcs	r2, r3
 801178c:	602a      	str	r2, [r5, #0]
 801178e:	e7ee      	b.n	801176e <__swhatbuf_r+0x1e>
 8011790:	2340      	movs	r3, #64	; 0x40
 8011792:	2000      	movs	r0, #0
 8011794:	6023      	str	r3, [r4, #0]
 8011796:	b016      	add	sp, #88	; 0x58
 8011798:	bd70      	pop	{r4, r5, r6, pc}
	...

0801179c <__smakebuf_r>:
 801179c:	898b      	ldrh	r3, [r1, #12]
 801179e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80117a0:	079d      	lsls	r5, r3, #30
 80117a2:	4606      	mov	r6, r0
 80117a4:	460c      	mov	r4, r1
 80117a6:	d507      	bpl.n	80117b8 <__smakebuf_r+0x1c>
 80117a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80117ac:	6023      	str	r3, [r4, #0]
 80117ae:	6123      	str	r3, [r4, #16]
 80117b0:	2301      	movs	r3, #1
 80117b2:	6163      	str	r3, [r4, #20]
 80117b4:	b002      	add	sp, #8
 80117b6:	bd70      	pop	{r4, r5, r6, pc}
 80117b8:	ab01      	add	r3, sp, #4
 80117ba:	466a      	mov	r2, sp
 80117bc:	f7ff ffc8 	bl	8011750 <__swhatbuf_r>
 80117c0:	9900      	ldr	r1, [sp, #0]
 80117c2:	4605      	mov	r5, r0
 80117c4:	4630      	mov	r0, r6
 80117c6:	f7fd f91b 	bl	800ea00 <_malloc_r>
 80117ca:	b948      	cbnz	r0, 80117e0 <__smakebuf_r+0x44>
 80117cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117d0:	059a      	lsls	r2, r3, #22
 80117d2:	d4ef      	bmi.n	80117b4 <__smakebuf_r+0x18>
 80117d4:	f023 0303 	bic.w	r3, r3, #3
 80117d8:	f043 0302 	orr.w	r3, r3, #2
 80117dc:	81a3      	strh	r3, [r4, #12]
 80117de:	e7e3      	b.n	80117a8 <__smakebuf_r+0xc>
 80117e0:	4b0d      	ldr	r3, [pc, #52]	; (8011818 <__smakebuf_r+0x7c>)
 80117e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80117e4:	89a3      	ldrh	r3, [r4, #12]
 80117e6:	6020      	str	r0, [r4, #0]
 80117e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80117ec:	81a3      	strh	r3, [r4, #12]
 80117ee:	9b00      	ldr	r3, [sp, #0]
 80117f0:	6163      	str	r3, [r4, #20]
 80117f2:	9b01      	ldr	r3, [sp, #4]
 80117f4:	6120      	str	r0, [r4, #16]
 80117f6:	b15b      	cbz	r3, 8011810 <__smakebuf_r+0x74>
 80117f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80117fc:	4630      	mov	r0, r6
 80117fe:	f000 f913 	bl	8011a28 <_isatty_r>
 8011802:	b128      	cbz	r0, 8011810 <__smakebuf_r+0x74>
 8011804:	89a3      	ldrh	r3, [r4, #12]
 8011806:	f023 0303 	bic.w	r3, r3, #3
 801180a:	f043 0301 	orr.w	r3, r3, #1
 801180e:	81a3      	strh	r3, [r4, #12]
 8011810:	89a0      	ldrh	r0, [r4, #12]
 8011812:	4305      	orrs	r5, r0
 8011814:	81a5      	strh	r5, [r4, #12]
 8011816:	e7cd      	b.n	80117b4 <__smakebuf_r+0x18>
 8011818:	080115a9 	.word	0x080115a9

0801181c <memmove>:
 801181c:	4288      	cmp	r0, r1
 801181e:	b510      	push	{r4, lr}
 8011820:	eb01 0402 	add.w	r4, r1, r2
 8011824:	d902      	bls.n	801182c <memmove+0x10>
 8011826:	4284      	cmp	r4, r0
 8011828:	4623      	mov	r3, r4
 801182a:	d807      	bhi.n	801183c <memmove+0x20>
 801182c:	1e43      	subs	r3, r0, #1
 801182e:	42a1      	cmp	r1, r4
 8011830:	d008      	beq.n	8011844 <memmove+0x28>
 8011832:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011836:	f803 2f01 	strb.w	r2, [r3, #1]!
 801183a:	e7f8      	b.n	801182e <memmove+0x12>
 801183c:	4402      	add	r2, r0
 801183e:	4601      	mov	r1, r0
 8011840:	428a      	cmp	r2, r1
 8011842:	d100      	bne.n	8011846 <memmove+0x2a>
 8011844:	bd10      	pop	{r4, pc}
 8011846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801184a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801184e:	e7f7      	b.n	8011840 <memmove+0x24>

08011850 <_realloc_r>:
 8011850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011854:	4680      	mov	r8, r0
 8011856:	4614      	mov	r4, r2
 8011858:	460e      	mov	r6, r1
 801185a:	b921      	cbnz	r1, 8011866 <_realloc_r+0x16>
 801185c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011860:	4611      	mov	r1, r2
 8011862:	f7fd b8cd 	b.w	800ea00 <_malloc_r>
 8011866:	b92a      	cbnz	r2, 8011874 <_realloc_r+0x24>
 8011868:	f7fd f85e 	bl	800e928 <_free_r>
 801186c:	4625      	mov	r5, r4
 801186e:	4628      	mov	r0, r5
 8011870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011874:	f000 f8fa 	bl	8011a6c <_malloc_usable_size_r>
 8011878:	4284      	cmp	r4, r0
 801187a:	4607      	mov	r7, r0
 801187c:	d802      	bhi.n	8011884 <_realloc_r+0x34>
 801187e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011882:	d812      	bhi.n	80118aa <_realloc_r+0x5a>
 8011884:	4621      	mov	r1, r4
 8011886:	4640      	mov	r0, r8
 8011888:	f7fd f8ba 	bl	800ea00 <_malloc_r>
 801188c:	4605      	mov	r5, r0
 801188e:	2800      	cmp	r0, #0
 8011890:	d0ed      	beq.n	801186e <_realloc_r+0x1e>
 8011892:	42bc      	cmp	r4, r7
 8011894:	4622      	mov	r2, r4
 8011896:	4631      	mov	r1, r6
 8011898:	bf28      	it	cs
 801189a:	463a      	movcs	r2, r7
 801189c:	f7fd f82e 	bl	800e8fc <memcpy>
 80118a0:	4631      	mov	r1, r6
 80118a2:	4640      	mov	r0, r8
 80118a4:	f7fd f840 	bl	800e928 <_free_r>
 80118a8:	e7e1      	b.n	801186e <_realloc_r+0x1e>
 80118aa:	4635      	mov	r5, r6
 80118ac:	e7df      	b.n	801186e <_realloc_r+0x1e>

080118ae <_raise_r>:
 80118ae:	291f      	cmp	r1, #31
 80118b0:	b538      	push	{r3, r4, r5, lr}
 80118b2:	4604      	mov	r4, r0
 80118b4:	460d      	mov	r5, r1
 80118b6:	d904      	bls.n	80118c2 <_raise_r+0x14>
 80118b8:	2316      	movs	r3, #22
 80118ba:	6003      	str	r3, [r0, #0]
 80118bc:	f04f 30ff 	mov.w	r0, #4294967295
 80118c0:	bd38      	pop	{r3, r4, r5, pc}
 80118c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80118c4:	b112      	cbz	r2, 80118cc <_raise_r+0x1e>
 80118c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80118ca:	b94b      	cbnz	r3, 80118e0 <_raise_r+0x32>
 80118cc:	4620      	mov	r0, r4
 80118ce:	f000 f831 	bl	8011934 <_getpid_r>
 80118d2:	462a      	mov	r2, r5
 80118d4:	4601      	mov	r1, r0
 80118d6:	4620      	mov	r0, r4
 80118d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80118dc:	f000 b818 	b.w	8011910 <_kill_r>
 80118e0:	2b01      	cmp	r3, #1
 80118e2:	d00a      	beq.n	80118fa <_raise_r+0x4c>
 80118e4:	1c59      	adds	r1, r3, #1
 80118e6:	d103      	bne.n	80118f0 <_raise_r+0x42>
 80118e8:	2316      	movs	r3, #22
 80118ea:	6003      	str	r3, [r0, #0]
 80118ec:	2001      	movs	r0, #1
 80118ee:	e7e7      	b.n	80118c0 <_raise_r+0x12>
 80118f0:	2400      	movs	r4, #0
 80118f2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80118f6:	4628      	mov	r0, r5
 80118f8:	4798      	blx	r3
 80118fa:	2000      	movs	r0, #0
 80118fc:	e7e0      	b.n	80118c0 <_raise_r+0x12>
	...

08011900 <raise>:
 8011900:	4b02      	ldr	r3, [pc, #8]	; (801190c <raise+0xc>)
 8011902:	4601      	mov	r1, r0
 8011904:	6818      	ldr	r0, [r3, #0]
 8011906:	f7ff bfd2 	b.w	80118ae <_raise_r>
 801190a:	bf00      	nop
 801190c:	24003a2c 	.word	0x24003a2c

08011910 <_kill_r>:
 8011910:	b538      	push	{r3, r4, r5, lr}
 8011912:	4d07      	ldr	r5, [pc, #28]	; (8011930 <_kill_r+0x20>)
 8011914:	2300      	movs	r3, #0
 8011916:	4604      	mov	r4, r0
 8011918:	4608      	mov	r0, r1
 801191a:	4611      	mov	r1, r2
 801191c:	602b      	str	r3, [r5, #0]
 801191e:	f7f1 fb73 	bl	8003008 <_kill>
 8011922:	1c43      	adds	r3, r0, #1
 8011924:	d102      	bne.n	801192c <_kill_r+0x1c>
 8011926:	682b      	ldr	r3, [r5, #0]
 8011928:	b103      	cbz	r3, 801192c <_kill_r+0x1c>
 801192a:	6023      	str	r3, [r4, #0]
 801192c:	bd38      	pop	{r3, r4, r5, pc}
 801192e:	bf00      	nop
 8011930:	24006538 	.word	0x24006538

08011934 <_getpid_r>:
 8011934:	f7f1 bb60 	b.w	8002ff8 <_getpid>

08011938 <__sread>:
 8011938:	b510      	push	{r4, lr}
 801193a:	460c      	mov	r4, r1
 801193c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011940:	f000 f89c 	bl	8011a7c <_read_r>
 8011944:	2800      	cmp	r0, #0
 8011946:	bfab      	itete	ge
 8011948:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801194a:	89a3      	ldrhlt	r3, [r4, #12]
 801194c:	181b      	addge	r3, r3, r0
 801194e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011952:	bfac      	ite	ge
 8011954:	6563      	strge	r3, [r4, #84]	; 0x54
 8011956:	81a3      	strhlt	r3, [r4, #12]
 8011958:	bd10      	pop	{r4, pc}

0801195a <__swrite>:
 801195a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801195e:	461f      	mov	r7, r3
 8011960:	898b      	ldrh	r3, [r1, #12]
 8011962:	05db      	lsls	r3, r3, #23
 8011964:	4605      	mov	r5, r0
 8011966:	460c      	mov	r4, r1
 8011968:	4616      	mov	r6, r2
 801196a:	d505      	bpl.n	8011978 <__swrite+0x1e>
 801196c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011970:	2302      	movs	r3, #2
 8011972:	2200      	movs	r2, #0
 8011974:	f000 f868 	bl	8011a48 <_lseek_r>
 8011978:	89a3      	ldrh	r3, [r4, #12]
 801197a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801197e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011982:	81a3      	strh	r3, [r4, #12]
 8011984:	4632      	mov	r2, r6
 8011986:	463b      	mov	r3, r7
 8011988:	4628      	mov	r0, r5
 801198a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801198e:	f000 b817 	b.w	80119c0 <_write_r>

08011992 <__sseek>:
 8011992:	b510      	push	{r4, lr}
 8011994:	460c      	mov	r4, r1
 8011996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801199a:	f000 f855 	bl	8011a48 <_lseek_r>
 801199e:	1c43      	adds	r3, r0, #1
 80119a0:	89a3      	ldrh	r3, [r4, #12]
 80119a2:	bf15      	itete	ne
 80119a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80119a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80119aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80119ae:	81a3      	strheq	r3, [r4, #12]
 80119b0:	bf18      	it	ne
 80119b2:	81a3      	strhne	r3, [r4, #12]
 80119b4:	bd10      	pop	{r4, pc}

080119b6 <__sclose>:
 80119b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119ba:	f000 b813 	b.w	80119e4 <_close_r>
	...

080119c0 <_write_r>:
 80119c0:	b538      	push	{r3, r4, r5, lr}
 80119c2:	4d07      	ldr	r5, [pc, #28]	; (80119e0 <_write_r+0x20>)
 80119c4:	4604      	mov	r4, r0
 80119c6:	4608      	mov	r0, r1
 80119c8:	4611      	mov	r1, r2
 80119ca:	2200      	movs	r2, #0
 80119cc:	602a      	str	r2, [r5, #0]
 80119ce:	461a      	mov	r2, r3
 80119d0:	f7f1 fb51 	bl	8003076 <_write>
 80119d4:	1c43      	adds	r3, r0, #1
 80119d6:	d102      	bne.n	80119de <_write_r+0x1e>
 80119d8:	682b      	ldr	r3, [r5, #0]
 80119da:	b103      	cbz	r3, 80119de <_write_r+0x1e>
 80119dc:	6023      	str	r3, [r4, #0]
 80119de:	bd38      	pop	{r3, r4, r5, pc}
 80119e0:	24006538 	.word	0x24006538

080119e4 <_close_r>:
 80119e4:	b538      	push	{r3, r4, r5, lr}
 80119e6:	4d06      	ldr	r5, [pc, #24]	; (8011a00 <_close_r+0x1c>)
 80119e8:	2300      	movs	r3, #0
 80119ea:	4604      	mov	r4, r0
 80119ec:	4608      	mov	r0, r1
 80119ee:	602b      	str	r3, [r5, #0]
 80119f0:	f7f1 fb5d 	bl	80030ae <_close>
 80119f4:	1c43      	adds	r3, r0, #1
 80119f6:	d102      	bne.n	80119fe <_close_r+0x1a>
 80119f8:	682b      	ldr	r3, [r5, #0]
 80119fa:	b103      	cbz	r3, 80119fe <_close_r+0x1a>
 80119fc:	6023      	str	r3, [r4, #0]
 80119fe:	bd38      	pop	{r3, r4, r5, pc}
 8011a00:	24006538 	.word	0x24006538

08011a04 <_fstat_r>:
 8011a04:	b538      	push	{r3, r4, r5, lr}
 8011a06:	4d07      	ldr	r5, [pc, #28]	; (8011a24 <_fstat_r+0x20>)
 8011a08:	2300      	movs	r3, #0
 8011a0a:	4604      	mov	r4, r0
 8011a0c:	4608      	mov	r0, r1
 8011a0e:	4611      	mov	r1, r2
 8011a10:	602b      	str	r3, [r5, #0]
 8011a12:	f7f1 fb58 	bl	80030c6 <_fstat>
 8011a16:	1c43      	adds	r3, r0, #1
 8011a18:	d102      	bne.n	8011a20 <_fstat_r+0x1c>
 8011a1a:	682b      	ldr	r3, [r5, #0]
 8011a1c:	b103      	cbz	r3, 8011a20 <_fstat_r+0x1c>
 8011a1e:	6023      	str	r3, [r4, #0]
 8011a20:	bd38      	pop	{r3, r4, r5, pc}
 8011a22:	bf00      	nop
 8011a24:	24006538 	.word	0x24006538

08011a28 <_isatty_r>:
 8011a28:	b538      	push	{r3, r4, r5, lr}
 8011a2a:	4d06      	ldr	r5, [pc, #24]	; (8011a44 <_isatty_r+0x1c>)
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	4604      	mov	r4, r0
 8011a30:	4608      	mov	r0, r1
 8011a32:	602b      	str	r3, [r5, #0]
 8011a34:	f7f1 fb57 	bl	80030e6 <_isatty>
 8011a38:	1c43      	adds	r3, r0, #1
 8011a3a:	d102      	bne.n	8011a42 <_isatty_r+0x1a>
 8011a3c:	682b      	ldr	r3, [r5, #0]
 8011a3e:	b103      	cbz	r3, 8011a42 <_isatty_r+0x1a>
 8011a40:	6023      	str	r3, [r4, #0]
 8011a42:	bd38      	pop	{r3, r4, r5, pc}
 8011a44:	24006538 	.word	0x24006538

08011a48 <_lseek_r>:
 8011a48:	b538      	push	{r3, r4, r5, lr}
 8011a4a:	4d07      	ldr	r5, [pc, #28]	; (8011a68 <_lseek_r+0x20>)
 8011a4c:	4604      	mov	r4, r0
 8011a4e:	4608      	mov	r0, r1
 8011a50:	4611      	mov	r1, r2
 8011a52:	2200      	movs	r2, #0
 8011a54:	602a      	str	r2, [r5, #0]
 8011a56:	461a      	mov	r2, r3
 8011a58:	f7f1 fb50 	bl	80030fc <_lseek>
 8011a5c:	1c43      	adds	r3, r0, #1
 8011a5e:	d102      	bne.n	8011a66 <_lseek_r+0x1e>
 8011a60:	682b      	ldr	r3, [r5, #0]
 8011a62:	b103      	cbz	r3, 8011a66 <_lseek_r+0x1e>
 8011a64:	6023      	str	r3, [r4, #0]
 8011a66:	bd38      	pop	{r3, r4, r5, pc}
 8011a68:	24006538 	.word	0x24006538

08011a6c <_malloc_usable_size_r>:
 8011a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a70:	1f18      	subs	r0, r3, #4
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	bfbc      	itt	lt
 8011a76:	580b      	ldrlt	r3, [r1, r0]
 8011a78:	18c0      	addlt	r0, r0, r3
 8011a7a:	4770      	bx	lr

08011a7c <_read_r>:
 8011a7c:	b538      	push	{r3, r4, r5, lr}
 8011a7e:	4d07      	ldr	r5, [pc, #28]	; (8011a9c <_read_r+0x20>)
 8011a80:	4604      	mov	r4, r0
 8011a82:	4608      	mov	r0, r1
 8011a84:	4611      	mov	r1, r2
 8011a86:	2200      	movs	r2, #0
 8011a88:	602a      	str	r2, [r5, #0]
 8011a8a:	461a      	mov	r2, r3
 8011a8c:	f7f1 fad6 	bl	800303c <_read>
 8011a90:	1c43      	adds	r3, r0, #1
 8011a92:	d102      	bne.n	8011a9a <_read_r+0x1e>
 8011a94:	682b      	ldr	r3, [r5, #0]
 8011a96:	b103      	cbz	r3, 8011a9a <_read_r+0x1e>
 8011a98:	6023      	str	r3, [r4, #0]
 8011a9a:	bd38      	pop	{r3, r4, r5, pc}
 8011a9c:	24006538 	.word	0x24006538

08011aa0 <_init>:
 8011aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aa2:	bf00      	nop
 8011aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011aa6:	bc08      	pop	{r3}
 8011aa8:	469e      	mov	lr, r3
 8011aaa:	4770      	bx	lr

08011aac <_fini>:
 8011aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aae:	bf00      	nop
 8011ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ab2:	bc08      	pop	{r3}
 8011ab4:	469e      	mov	lr, r3
 8011ab6:	4770      	bx	lr
