<root><simulation><result_generated_time />2023-05-17 19:57:31<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 10, 'OX': 10, 'IY': 12, 'IX': 12, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1024}<im2col_enable />False<total_MAC_operation />921600<total_data_size_element />{'W': 9216, 'I': 147456, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 6.25, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [100, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 10)], [('OY', 10)]], [[('C', 1)], []], [], []]<I />[[], [[('C', 1), ('OY', 10)], [('OY', 10)]], [], []]<O />[[[('C', 1)], []], [[('OY', 10)], [('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 5), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [100.0, 10, 1, 1], 'I': [1.0, 7.35, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [288, 9792, 9792], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.16, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.16, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [288, 9792, 9792], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<total_unit_count />{'W': [100, 1, 1, 1], 'I': [100, 100, 1, 1], 'O': [100, 100, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [100, 100, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [100.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216, 9216], [9216, 9216], [9216, 0]]<I />[[1083392, 147456], [147456, 147456], [147456, 0]]<O />[[(819200, 921600), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(819200, 921600), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152, 1152], [144, 144], [36, 0]]<I />[[135424, 18432], [2304, 2304], [576, 0]]<O />[[(102400, 115200), (12800, 0)], [(0, 1600), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([102400, 115200], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12800, 0]), ([0, 1600], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />921600<idle />8515584</mac_count></basic_info><energy><total_energy />2442680.6<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[102.4, 409.6, 716.8]<O />[102.4, 307.2, 512.0]</mem_energy_breakdown><MAC_energy><active_MAC />2014617.6<idle_MAC />425779.2<total />2440396.8000000003</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0582<utilization_without_data_loading />0.0977<utilization_spatial />0.0977<utilization_temporal_with_data_loading />0.596<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />154624<latency_cycle_without_data_loading />92160<ideal_computing_cycle />92160<data_loading><load_cycle_total />62464<load_cycle_individual />{'W': [2048, 1024, 0], 'I': [58368, 20480, 0]}<load_cycle_combined />{'W': 3072, 'I': 59392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-91136], [-92160, -92160], [-92160, -92160]], 'I': [[-91136], [-10240, -92160], [-92160, -92160]], 'O': [[-92160], [-91136, -75776], [-75776, -88064]]}<mem_stall_cycle_shared />{'W': [[-91136], [-92160, 0], [0, 0]], 'I': [[-91136], [-10240, 0], [0, 0]], 'O': [[-92160], [-91136, -75776], [-75776, -88064]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [288, 9792, 9792], 'O': [80, 8000, 8000], 'O_partial': [80, 0, 0], 'O_final': [0, 8000, 8000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [28800, 9792, 9792], 'O': [8000, 8000, 8000]}<loop_cycles_each_level />{'W': [90, 90, 90], 'I': [90, 90, 90], 'O': [90, 90, 90]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0.8]], 'I': [[8.0, 3.2], [320.0, 108.8], [108.8, 108.8]], 'O': [[8.0, 0.9], [88.9, 88.9], [88.9, 88.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0.8]], 'I': [[8.0, 28.8], [2880.0, 108.8], [108.8, 108.8]], 'O': [[8.0, 8.0], [800.0, 88.9], [88.9, 88.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.8], [0.8, 0.8], [0.8, 0]], 'I': [[8.0, 28.8], [2880.0, 108.8], [108.8, 0]], 'O': [[8.0, 0.9], [88.9, 88.9], [88.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.8], [2969.7, 198.5], [109.6, 88.9]], 'I': [[8.0, 28.8], [2969.7, 198.5], [109.6, 88.9]], 'O': [[8.0, 0.9], [2969.7, 198.5], [109.6, 88.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 90], [90, 90, 1], [90, 90, 1]], 'I': [[1, 1, 90], [10, 90, 1], [90, 90, 1]], 'O': [[1, 1, 90], [90, 90, 1], [90, 90, 1]]}<trans_time_real />{'W': [[0, 1, 90], [[1, 90, 1], [0, 90, 1]], [[0, 90, 1], [0, 90, 1]]], 'I': [[0, 1, 90], [[4, 90, 1], [56, 90, 1]], [[19, 90, 1], [5, 90, 1]]], 'O': [[0, 1, 90], [[1, 90, 1], [16, 90, 1]], [[16, 90, 1], [4, 90, 1]]]}<single_stall_cycle />{'W': [[-1], [-89, -90], [-90, -90]], 'I': [[-1], [-6, 46], [-71, -85]], 'O': [[-1], [-89, -74], [-74, -86]]}<single_stall_count />{'W': [89, 0, 0], 'I': [89, 0, 0], 'O': [90, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-90, -90], [-74, -90]], 1: [[-90, -90], [-74, -74]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.4<mem_area_percentage />98.9 %</area></results><elapsed_time_second />0.263</simulation></root>