
4.6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d3c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001e48  08001e48  00011e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e74  08001e74  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001e74  08001e74  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e74  08001e74  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e74  08001e74  00011e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e78  08001e78  00011e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  20000010  08001e8c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08001e8c  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7d3  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018bc  00000000  00000000  0002a80c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000638  00000000  00000000  0002c0c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000590  00000000  00000000  0002c700  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014169  00000000  00000000  0002cc90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006513  00000000  00000000  00040df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00068bd3  00000000  00000000  0004730c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000afedf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017f8  00000000  00000000  000aff5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001e30 	.word	0x08001e30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001e30 	.word	0x08001e30

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f91f 	bl	80003a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fd22 	bl	8001bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f937 	bl	800040a <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f8ff 	bl	80003b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	2000000c 	.word	0x2000000c
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000030 	.word	0x20000030

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000030 	.word	0x20000030

08000210 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800027e:	79fb      	ldrb	r3, [r7, #7]
 8000280:	f003 021f 	and.w	r2, r3, #31
 8000284:	4906      	ldr	r1, [pc, #24]	; (80002a0 <NVIC_EnableIRQ+0x2c>)
 8000286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028a:	095b      	lsrs	r3, r3, #5
 800028c:	2001      	movs	r0, #1
 800028e:	fa00 f202 	lsl.w	r2, r0, r2
 8000292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000296:	bf00      	nop
 8000298:	370c      	adds	r7, #12
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr
 80002a0:	e000e100 	.word	0xe000e100

080002a4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	4603      	mov	r3, r0
 80002ac:	6039      	str	r1, [r7, #0]
 80002ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da0b      	bge.n	80002d0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	b2da      	uxtb	r2, r3
 80002bc:	490c      	ldr	r1, [pc, #48]	; (80002f0 <NVIC_SetPriority+0x4c>)
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	f003 030f 	and.w	r3, r3, #15
 80002c4:	3b04      	subs	r3, #4
 80002c6:	0112      	lsls	r2, r2, #4
 80002c8:	b2d2      	uxtb	r2, r2
 80002ca:	440b      	add	r3, r1
 80002cc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002ce:	e009      	b.n	80002e4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	4907      	ldr	r1, [pc, #28]	; (80002f4 <NVIC_SetPriority+0x50>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	e000ed00 	.word	0xe000ed00
 80002f4:	e000e100 	.word	0xe000e100

080002f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b089      	sub	sp, #36	; 0x24
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	f003 0307 	and.w	r3, r3, #7
 800030a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800030c:	69fb      	ldr	r3, [r7, #28]
 800030e:	f1c3 0307 	rsb	r3, r3, #7
 8000312:	2b04      	cmp	r3, #4
 8000314:	bf28      	it	cs
 8000316:	2304      	movcs	r3, #4
 8000318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800031a:	69fb      	ldr	r3, [r7, #28]
 800031c:	3304      	adds	r3, #4
 800031e:	2b06      	cmp	r3, #6
 8000320:	d902      	bls.n	8000328 <NVIC_EncodePriority+0x30>
 8000322:	69fb      	ldr	r3, [r7, #28]
 8000324:	3b03      	subs	r3, #3
 8000326:	e000      	b.n	800032a <NVIC_EncodePriority+0x32>
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800032c:	f04f 32ff 	mov.w	r2, #4294967295
 8000330:	69bb      	ldr	r3, [r7, #24]
 8000332:	fa02 f303 	lsl.w	r3, r2, r3
 8000336:	43da      	mvns	r2, r3
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	401a      	ands	r2, r3
 800033c:	697b      	ldr	r3, [r7, #20]
 800033e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000340:	f04f 31ff 	mov.w	r1, #4294967295
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	fa01 f303 	lsl.w	r3, r1, r3
 800034a:	43d9      	mvns	r1, r3
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000350:	4313      	orrs	r3, r2
         );
}
 8000352:	4618      	mov	r0, r3
 8000354:	3724      	adds	r7, #36	; 0x24
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	3b01      	subs	r3, #1
 8000368:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800036c:	d301      	bcc.n	8000372 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800036e:	2301      	movs	r3, #1
 8000370:	e00f      	b.n	8000392 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000372:	4a0a      	ldr	r2, [pc, #40]	; (800039c <SysTick_Config+0x40>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	3b01      	subs	r3, #1
 8000378:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800037a:	210f      	movs	r1, #15
 800037c:	f04f 30ff 	mov.w	r0, #4294967295
 8000380:	f7ff ff90 	bl	80002a4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <SysTick_Config+0x40>)
 8000386:	2200      	movs	r2, #0
 8000388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <SysTick_Config+0x40>)
 800038c:	2207      	movs	r2, #7
 800038e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000390:	2300      	movs	r3, #0
}
 8000392:	4618      	mov	r0, r3
 8000394:	3708      	adds	r7, #8
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	e000e010 	.word	0xe000e010

080003a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f7ff ff31 	bl	8000210 <NVIC_SetPriorityGrouping>
}
 80003ae:	bf00      	nop
 80003b0:	3708      	adds	r7, #8
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}

080003b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003b6:	b580      	push	{r7, lr}
 80003b8:	b086      	sub	sp, #24
 80003ba:	af00      	add	r7, sp, #0
 80003bc:	4603      	mov	r3, r0
 80003be:	60b9      	str	r1, [r7, #8]
 80003c0:	607a      	str	r2, [r7, #4]
 80003c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003c4:	2300      	movs	r3, #0
 80003c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003c8:	f7ff ff46 	bl	8000258 <NVIC_GetPriorityGrouping>
 80003cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003ce:	687a      	ldr	r2, [r7, #4]
 80003d0:	68b9      	ldr	r1, [r7, #8]
 80003d2:	6978      	ldr	r0, [r7, #20]
 80003d4:	f7ff ff90 	bl	80002f8 <NVIC_EncodePriority>
 80003d8:	4602      	mov	r2, r0
 80003da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003de:	4611      	mov	r1, r2
 80003e0:	4618      	mov	r0, r3
 80003e2:	f7ff ff5f 	bl	80002a4 <NVIC_SetPriority>
}
 80003e6:	bf00      	nop
 80003e8:	3718      	adds	r7, #24
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}

080003ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003ee:	b580      	push	{r7, lr}
 80003f0:	b082      	sub	sp, #8
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	4603      	mov	r3, r0
 80003f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff ff39 	bl	8000274 <NVIC_EnableIRQ>
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}

0800040a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	b082      	sub	sp, #8
 800040e:	af00      	add	r7, sp, #0
 8000410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000412:	6878      	ldr	r0, [r7, #4]
 8000414:	f7ff ffa2 	bl	800035c <SysTick_Config>
 8000418:	4603      	mov	r3, r0
}
 800041a:	4618      	mov	r0, r3
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
	...

08000424 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000424:	b580      	push	{r7, lr}
 8000426:	b084      	sub	sp, #16
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800042c:	2300      	movs	r3, #0
 800042e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000436:	2b02      	cmp	r3, #2
 8000438:	d005      	beq.n	8000446 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	2204      	movs	r2, #4
 800043e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000440:	2301      	movs	r3, #1
 8000442:	73fb      	strb	r3, [r7, #15]
 8000444:	e051      	b.n	80004ea <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	681a      	ldr	r2, [r3, #0]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f022 020e 	bic.w	r2, r2, #14
 8000454:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f022 0201 	bic.w	r2, r2, #1
 8000464:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a22      	ldr	r2, [pc, #136]	; (80004f4 <HAL_DMA_Abort_IT+0xd0>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d029      	beq.n	80004c4 <HAL_DMA_Abort_IT+0xa0>
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a20      	ldr	r2, [pc, #128]	; (80004f8 <HAL_DMA_Abort_IT+0xd4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d022      	beq.n	80004c0 <HAL_DMA_Abort_IT+0x9c>
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a1f      	ldr	r2, [pc, #124]	; (80004fc <HAL_DMA_Abort_IT+0xd8>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d01a      	beq.n	80004ba <HAL_DMA_Abort_IT+0x96>
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a1d      	ldr	r2, [pc, #116]	; (8000500 <HAL_DMA_Abort_IT+0xdc>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d012      	beq.n	80004b4 <HAL_DMA_Abort_IT+0x90>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a1c      	ldr	r2, [pc, #112]	; (8000504 <HAL_DMA_Abort_IT+0xe0>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d00a      	beq.n	80004ae <HAL_DMA_Abort_IT+0x8a>
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a1a      	ldr	r2, [pc, #104]	; (8000508 <HAL_DMA_Abort_IT+0xe4>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d102      	bne.n	80004a8 <HAL_DMA_Abort_IT+0x84>
 80004a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80004a6:	e00e      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80004ac:	e00b      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004b2:	e008      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004b8:	e005      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004be:	e002      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004c0:	2310      	movs	r3, #16
 80004c2:	e000      	b.n	80004c6 <HAL_DMA_Abort_IT+0xa2>
 80004c4:	2301      	movs	r3, #1
 80004c6:	4a11      	ldr	r2, [pc, #68]	; (800050c <HAL_DMA_Abort_IT+0xe8>)
 80004c8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2201      	movs	r2, #1
 80004ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2200      	movs	r2, #0
 80004d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d003      	beq.n	80004ea <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004e6:	6878      	ldr	r0, [r7, #4]
 80004e8:	4798      	blx	r3
    } 
  }
  return status;
 80004ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3710      	adds	r7, #16
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40020008 	.word	0x40020008
 80004f8:	4002001c 	.word	0x4002001c
 80004fc:	40020030 	.word	0x40020030
 8000500:	40020044 	.word	0x40020044
 8000504:	40020058 	.word	0x40020058
 8000508:	4002006c 	.word	0x4002006c
 800050c:	40020000 	.word	0x40020000

08000510 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000510:	b480      	push	{r7}
 8000512:	b08b      	sub	sp, #44	; 0x2c
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800051a:	2300      	movs	r3, #0
 800051c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800051e:	2300      	movs	r3, #0
 8000520:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000522:	2300      	movs	r3, #0
 8000524:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000526:	2300      	movs	r3, #0
 8000528:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800052a:	2300      	movs	r3, #0
 800052c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800052e:	2300      	movs	r3, #0
 8000530:	627b      	str	r3, [r7, #36]	; 0x24
 8000532:	e121      	b.n	8000778 <HAL_GPIO_Init+0x268>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000534:	2201      	movs	r2, #1
 8000536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	4013      	ands	r3, r2
 8000546:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000548:	69ba      	ldr	r2, [r7, #24]
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	429a      	cmp	r2, r3
 800054e:	f040 8110 	bne.w	8000772 <HAL_GPIO_Init+0x262>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	2b12      	cmp	r3, #18
 8000558:	d034      	beq.n	80005c4 <HAL_GPIO_Init+0xb4>
 800055a:	2b12      	cmp	r3, #18
 800055c:	d80d      	bhi.n	800057a <HAL_GPIO_Init+0x6a>
 800055e:	2b02      	cmp	r3, #2
 8000560:	d02b      	beq.n	80005ba <HAL_GPIO_Init+0xaa>
 8000562:	2b02      	cmp	r3, #2
 8000564:	d804      	bhi.n	8000570 <HAL_GPIO_Init+0x60>
 8000566:	2b00      	cmp	r3, #0
 8000568:	d031      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
 800056a:	2b01      	cmp	r3, #1
 800056c:	d01c      	beq.n	80005a8 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800056e:	e048      	b.n	8000602 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000570:	2b03      	cmp	r3, #3
 8000572:	d043      	beq.n	80005fc <HAL_GPIO_Init+0xec>
 8000574:	2b11      	cmp	r3, #17
 8000576:	d01b      	beq.n	80005b0 <HAL_GPIO_Init+0xa0>
          break;
 8000578:	e043      	b.n	8000602 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800057a:	4a84      	ldr	r2, [pc, #528]	; (800078c <HAL_GPIO_Init+0x27c>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d026      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
 8000580:	4a82      	ldr	r2, [pc, #520]	; (800078c <HAL_GPIO_Init+0x27c>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d806      	bhi.n	8000594 <HAL_GPIO_Init+0x84>
 8000586:	4a82      	ldr	r2, [pc, #520]	; (8000790 <HAL_GPIO_Init+0x280>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d020      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
 800058c:	4a81      	ldr	r2, [pc, #516]	; (8000794 <HAL_GPIO_Init+0x284>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d01d      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
          break;
 8000592:	e036      	b.n	8000602 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000594:	4a80      	ldr	r2, [pc, #512]	; (8000798 <HAL_GPIO_Init+0x288>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d019      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
 800059a:	4a80      	ldr	r2, [pc, #512]	; (800079c <HAL_GPIO_Init+0x28c>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d016      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
 80005a0:	4a7f      	ldr	r2, [pc, #508]	; (80007a0 <HAL_GPIO_Init+0x290>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d013      	beq.n	80005ce <HAL_GPIO_Init+0xbe>
          break;
 80005a6:	e02c      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	623b      	str	r3, [r7, #32]
          break;
 80005ae:	e028      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	3304      	adds	r3, #4
 80005b6:	623b      	str	r3, [r7, #32]
          break;
 80005b8:	e023      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	68db      	ldr	r3, [r3, #12]
 80005be:	3308      	adds	r3, #8
 80005c0:	623b      	str	r3, [r7, #32]
          break;
 80005c2:	e01e      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	330c      	adds	r3, #12
 80005ca:	623b      	str	r3, [r7, #32]
          break;
 80005cc:	e019      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d102      	bne.n	80005dc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80005d6:	2304      	movs	r3, #4
 80005d8:	623b      	str	r3, [r7, #32]
          break;
 80005da:	e012      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d105      	bne.n	80005f0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005e4:	2308      	movs	r3, #8
 80005e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	69fa      	ldr	r2, [r7, #28]
 80005ec:	611a      	str	r2, [r3, #16]
          break;
 80005ee:	e008      	b.n	8000602 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005f0:	2308      	movs	r3, #8
 80005f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	69fa      	ldr	r2, [r7, #28]
 80005f8:	615a      	str	r2, [r3, #20]
          break;
 80005fa:	e002      	b.n	8000602 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005fc:	2300      	movs	r3, #0
 80005fe:	623b      	str	r3, [r7, #32]
          break;
 8000600:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000602:	69bb      	ldr	r3, [r7, #24]
 8000604:	2bff      	cmp	r3, #255	; 0xff
 8000606:	d801      	bhi.n	800060c <HAL_GPIO_Init+0xfc>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	e001      	b.n	8000610 <HAL_GPIO_Init+0x100>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	3304      	adds	r3, #4
 8000610:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000612:	69bb      	ldr	r3, [r7, #24]
 8000614:	2bff      	cmp	r3, #255	; 0xff
 8000616:	d802      	bhi.n	800061e <HAL_GPIO_Init+0x10e>
 8000618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	e002      	b.n	8000624 <HAL_GPIO_Init+0x114>
 800061e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000620:	3b08      	subs	r3, #8
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	210f      	movs	r1, #15
 800062c:	693b      	ldr	r3, [r7, #16]
 800062e:	fa01 f303 	lsl.w	r3, r1, r3
 8000632:	43db      	mvns	r3, r3
 8000634:	401a      	ands	r2, r3
 8000636:	6a39      	ldr	r1, [r7, #32]
 8000638:	693b      	ldr	r3, [r7, #16]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	431a      	orrs	r2, r3
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800064c:	2b00      	cmp	r3, #0
 800064e:	f000 8090 	beq.w	8000772 <HAL_GPIO_Init+0x262>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000652:	4b54      	ldr	r3, [pc, #336]	; (80007a4 <HAL_GPIO_Init+0x294>)
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	4a53      	ldr	r2, [pc, #332]	; (80007a4 <HAL_GPIO_Init+0x294>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	6193      	str	r3, [r2, #24]
 800065e:	4b51      	ldr	r3, [pc, #324]	; (80007a4 <HAL_GPIO_Init+0x294>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	60bb      	str	r3, [r7, #8]
 8000668:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800066a:	4a4f      	ldr	r2, [pc, #316]	; (80007a8 <HAL_GPIO_Init+0x298>)
 800066c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066e:	089b      	lsrs	r3, r3, #2
 8000670:	3302      	adds	r3, #2
 8000672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000676:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067a:	f003 0303 	and.w	r3, r3, #3
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	220f      	movs	r2, #15
 8000682:	fa02 f303 	lsl.w	r3, r2, r3
 8000686:	43db      	mvns	r3, r3
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	4013      	ands	r3, r2
 800068c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a46      	ldr	r2, [pc, #280]	; (80007ac <HAL_GPIO_Init+0x29c>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d00d      	beq.n	80006b2 <HAL_GPIO_Init+0x1a2>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4a45      	ldr	r2, [pc, #276]	; (80007b0 <HAL_GPIO_Init+0x2a0>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d007      	beq.n	80006ae <HAL_GPIO_Init+0x19e>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a44      	ldr	r2, [pc, #272]	; (80007b4 <HAL_GPIO_Init+0x2a4>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d101      	bne.n	80006aa <HAL_GPIO_Init+0x19a>
 80006a6:	2302      	movs	r3, #2
 80006a8:	e004      	b.n	80006b4 <HAL_GPIO_Init+0x1a4>
 80006aa:	2303      	movs	r3, #3
 80006ac:	e002      	b.n	80006b4 <HAL_GPIO_Init+0x1a4>
 80006ae:	2301      	movs	r3, #1
 80006b0:	e000      	b.n	80006b4 <HAL_GPIO_Init+0x1a4>
 80006b2:	2300      	movs	r3, #0
 80006b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006b6:	f002 0203 	and.w	r2, r2, #3
 80006ba:	0092      	lsls	r2, r2, #2
 80006bc:	4093      	lsls	r3, r2
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80006c4:	4938      	ldr	r1, [pc, #224]	; (80007a8 <HAL_GPIO_Init+0x298>)
 80006c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c8:	089b      	lsrs	r3, r3, #2
 80006ca:	3302      	adds	r3, #2
 80006cc:	697a      	ldr	r2, [r7, #20]
 80006ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	685b      	ldr	r3, [r3, #4]
 80006d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d006      	beq.n	80006ec <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80006de:	4b36      	ldr	r3, [pc, #216]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4935      	ldr	r1, [pc, #212]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 80006e4:	69bb      	ldr	r3, [r7, #24]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	600b      	str	r3, [r1, #0]
 80006ea:	e006      	b.n	80006fa <HAL_GPIO_Init+0x1ea>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006ec:	4b32      	ldr	r3, [pc, #200]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	43db      	mvns	r3, r3
 80006f4:	4930      	ldr	r1, [pc, #192]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 80006f6:	4013      	ands	r3, r2
 80006f8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	685b      	ldr	r3, [r3, #4]
 80006fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000702:	2b00      	cmp	r3, #0
 8000704:	d006      	beq.n	8000714 <HAL_GPIO_Init+0x204>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000706:	4b2c      	ldr	r3, [pc, #176]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	492b      	ldr	r1, [pc, #172]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	4313      	orrs	r3, r2
 8000710:	604b      	str	r3, [r1, #4]
 8000712:	e006      	b.n	8000722 <HAL_GPIO_Init+0x212>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000714:	4b28      	ldr	r3, [pc, #160]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000716:	685a      	ldr	r2, [r3, #4]
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	43db      	mvns	r3, r3
 800071c:	4926      	ldr	r1, [pc, #152]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 800071e:	4013      	ands	r3, r2
 8000720:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800072a:	2b00      	cmp	r3, #0
 800072c:	d006      	beq.n	800073c <HAL_GPIO_Init+0x22c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800072e:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000730:	689a      	ldr	r2, [r3, #8]
 8000732:	4921      	ldr	r1, [pc, #132]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000734:	69bb      	ldr	r3, [r7, #24]
 8000736:	4313      	orrs	r3, r2
 8000738:	608b      	str	r3, [r1, #8]
 800073a:	e006      	b.n	800074a <HAL_GPIO_Init+0x23a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800073c:	4b1e      	ldr	r3, [pc, #120]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 800073e:	689a      	ldr	r2, [r3, #8]
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	43db      	mvns	r3, r3
 8000744:	491c      	ldr	r1, [pc, #112]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000746:	4013      	ands	r3, r2
 8000748:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000752:	2b00      	cmp	r3, #0
 8000754:	d006      	beq.n	8000764 <HAL_GPIO_Init+0x254>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000758:	68da      	ldr	r2, [r3, #12]
 800075a:	4917      	ldr	r1, [pc, #92]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	4313      	orrs	r3, r2
 8000760:	60cb      	str	r3, [r1, #12]
 8000762:	e006      	b.n	8000772 <HAL_GPIO_Init+0x262>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 8000766:	68da      	ldr	r2, [r3, #12]
 8000768:	69bb      	ldr	r3, [r7, #24]
 800076a:	43db      	mvns	r3, r3
 800076c:	4912      	ldr	r1, [pc, #72]	; (80007b8 <HAL_GPIO_Init+0x2a8>)
 800076e:	4013      	ands	r3, r2
 8000770:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000774:	3301      	adds	r3, #1
 8000776:	627b      	str	r3, [r7, #36]	; 0x24
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	2b0f      	cmp	r3, #15
 800077c:	f67f aeda 	bls.w	8000534 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000780:	bf00      	nop
 8000782:	372c      	adds	r7, #44	; 0x2c
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	10210000 	.word	0x10210000
 8000790:	10110000 	.word	0x10110000
 8000794:	10120000 	.word	0x10120000
 8000798:	10310000 	.word	0x10310000
 800079c:	10320000 	.word	0x10320000
 80007a0:	10220000 	.word	0x10220000
 80007a4:	40021000 	.word	0x40021000
 80007a8:	40010000 	.word	0x40010000
 80007ac:	40010800 	.word	0x40010800
 80007b0:	40010c00 	.word	0x40010c00
 80007b4:	40011000 	.word	0x40011000
 80007b8:	40010400 	.word	0x40010400

080007bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	460b      	mov	r3, r1
 80007c6:	807b      	strh	r3, [r7, #2]
 80007c8:	4613      	mov	r3, r2
 80007ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007cc:	787b      	ldrb	r3, [r7, #1]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d003      	beq.n	80007da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80007d2:	887a      	ldrh	r2, [r7, #2]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80007d8:	e003      	b.n	80007e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007da:	887b      	ldrh	r3, [r7, #2]
 80007dc:	041a      	lsls	r2, r3, #16
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	611a      	str	r2, [r3, #16]
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f003 0301 	and.w	r3, r3, #1
 8000800:	2b00      	cmp	r3, #0
 8000802:	f000 8087 	beq.w	8000914 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000806:	4b92      	ldr	r3, [pc, #584]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	f003 030c 	and.w	r3, r3, #12
 800080e:	2b04      	cmp	r3, #4
 8000810:	d00c      	beq.n	800082c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000812:	4b8f      	ldr	r3, [pc, #572]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	f003 030c 	and.w	r3, r3, #12
 800081a:	2b08      	cmp	r3, #8
 800081c:	d112      	bne.n	8000844 <HAL_RCC_OscConfig+0x58>
 800081e:	4b8c      	ldr	r3, [pc, #560]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800082a:	d10b      	bne.n	8000844 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800082c:	4b88      	ldr	r3, [pc, #544]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000834:	2b00      	cmp	r3, #0
 8000836:	d06c      	beq.n	8000912 <HAL_RCC_OscConfig+0x126>
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d168      	bne.n	8000912 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000840:	2301      	movs	r3, #1
 8000842:	e22d      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800084c:	d106      	bne.n	800085c <HAL_RCC_OscConfig+0x70>
 800084e:	4b80      	ldr	r3, [pc, #512]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a7f      	ldr	r2, [pc, #508]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000858:	6013      	str	r3, [r2, #0]
 800085a:	e02e      	b.n	80008ba <HAL_RCC_OscConfig+0xce>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10c      	bne.n	800087e <HAL_RCC_OscConfig+0x92>
 8000864:	4b7a      	ldr	r3, [pc, #488]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a79      	ldr	r2, [pc, #484]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800086a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	4b77      	ldr	r3, [pc, #476]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a76      	ldr	r2, [pc, #472]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000876:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800087a:	6013      	str	r3, [r2, #0]
 800087c:	e01d      	b.n	80008ba <HAL_RCC_OscConfig+0xce>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000886:	d10c      	bne.n	80008a2 <HAL_RCC_OscConfig+0xb6>
 8000888:	4b71      	ldr	r3, [pc, #452]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a70      	ldr	r2, [pc, #448]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800088e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	4b6e      	ldr	r3, [pc, #440]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a6d      	ldr	r2, [pc, #436]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800089a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800089e:	6013      	str	r3, [r2, #0]
 80008a0:	e00b      	b.n	80008ba <HAL_RCC_OscConfig+0xce>
 80008a2:	4b6b      	ldr	r3, [pc, #428]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a6a      	ldr	r2, [pc, #424]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80008a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	4b68      	ldr	r3, [pc, #416]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a67      	ldr	r2, [pc, #412]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80008b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008b8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d013      	beq.n	80008ea <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008c2:	f7ff fc9b 	bl	80001fc <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c8:	e008      	b.n	80008dc <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008ca:	f7ff fc97 	bl	80001fc <HAL_GetTick>
 80008ce:	4602      	mov	r2, r0
 80008d0:	693b      	ldr	r3, [r7, #16]
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	2b64      	cmp	r3, #100	; 0x64
 80008d6:	d901      	bls.n	80008dc <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80008d8:	2303      	movs	r3, #3
 80008da:	e1e1      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008dc:	4b5c      	ldr	r3, [pc, #368]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d0f0      	beq.n	80008ca <HAL_RCC_OscConfig+0xde>
 80008e8:	e014      	b.n	8000914 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ea:	f7ff fc87 	bl	80001fc <HAL_GetTick>
 80008ee:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008f0:	e008      	b.n	8000904 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008f2:	f7ff fc83 	bl	80001fc <HAL_GetTick>
 80008f6:	4602      	mov	r2, r0
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	1ad3      	subs	r3, r2, r3
 80008fc:	2b64      	cmp	r3, #100	; 0x64
 80008fe:	d901      	bls.n	8000904 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000900:	2303      	movs	r3, #3
 8000902:	e1cd      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000904:	4b52      	ldr	r3, [pc, #328]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1f0      	bne.n	80008f2 <HAL_RCC_OscConfig+0x106>
 8000910:	e000      	b.n	8000914 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000912:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f003 0302 	and.w	r3, r3, #2
 800091c:	2b00      	cmp	r3, #0
 800091e:	d063      	beq.n	80009e8 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000920:	4b4b      	ldr	r3, [pc, #300]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f003 030c 	and.w	r3, r3, #12
 8000928:	2b00      	cmp	r3, #0
 800092a:	d00b      	beq.n	8000944 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800092c:	4b48      	ldr	r3, [pc, #288]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	f003 030c 	and.w	r3, r3, #12
 8000934:	2b08      	cmp	r3, #8
 8000936:	d11c      	bne.n	8000972 <HAL_RCC_OscConfig+0x186>
 8000938:	4b45      	ldr	r3, [pc, #276]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000940:	2b00      	cmp	r3, #0
 8000942:	d116      	bne.n	8000972 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000944:	4b42      	ldr	r3, [pc, #264]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f003 0302 	and.w	r3, r3, #2
 800094c:	2b00      	cmp	r3, #0
 800094e:	d005      	beq.n	800095c <HAL_RCC_OscConfig+0x170>
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	691b      	ldr	r3, [r3, #16]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d001      	beq.n	800095c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	e1a1      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800095c:	4b3c      	ldr	r3, [pc, #240]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	695b      	ldr	r3, [r3, #20]
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	4939      	ldr	r1, [pc, #228]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800096c:	4313      	orrs	r3, r2
 800096e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000970:	e03a      	b.n	80009e8 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	691b      	ldr	r3, [r3, #16]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d020      	beq.n	80009bc <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800097a:	4b36      	ldr	r3, [pc, #216]	; (8000a54 <HAL_RCC_OscConfig+0x268>)
 800097c:	2201      	movs	r2, #1
 800097e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000980:	f7ff fc3c 	bl	80001fc <HAL_GetTick>
 8000984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000986:	e008      	b.n	800099a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000988:	f7ff fc38 	bl	80001fc <HAL_GetTick>
 800098c:	4602      	mov	r2, r0
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	2b02      	cmp	r3, #2
 8000994:	d901      	bls.n	800099a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000996:	2303      	movs	r3, #3
 8000998:	e182      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800099a:	4b2d      	ldr	r3, [pc, #180]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f003 0302 	and.w	r3, r3, #2
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d0f0      	beq.n	8000988 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009a6:	4b2a      	ldr	r3, [pc, #168]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	00db      	lsls	r3, r3, #3
 80009b4:	4926      	ldr	r1, [pc, #152]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80009b6:	4313      	orrs	r3, r2
 80009b8:	600b      	str	r3, [r1, #0]
 80009ba:	e015      	b.n	80009e8 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009bc:	4b25      	ldr	r3, [pc, #148]	; (8000a54 <HAL_RCC_OscConfig+0x268>)
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009c2:	f7ff fc1b 	bl	80001fc <HAL_GetTick>
 80009c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009c8:	e008      	b.n	80009dc <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009ca:	f7ff fc17 	bl	80001fc <HAL_GetTick>
 80009ce:	4602      	mov	r2, r0
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d901      	bls.n	80009dc <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80009d8:	2303      	movs	r3, #3
 80009da:	e161      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009dc:	4b1c      	ldr	r3, [pc, #112]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f003 0302 	and.w	r3, r3, #2
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d1f0      	bne.n	80009ca <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f003 0308 	and.w	r3, r3, #8
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d039      	beq.n	8000a68 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d019      	beq.n	8000a30 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009fc:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <HAL_RCC_OscConfig+0x26c>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a02:	f7ff fbfb 	bl	80001fc <HAL_GetTick>
 8000a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a08:	e008      	b.n	8000a1c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a0a:	f7ff fbf7 	bl	80001fc <HAL_GetTick>
 8000a0e:	4602      	mov	r2, r0
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d901      	bls.n	8000a1c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	e141      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <HAL_RCC_OscConfig+0x264>)
 8000a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d0f0      	beq.n	8000a0a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f000 fae3 	bl	8000ff4 <RCC_Delay>
 8000a2e:	e01b      	b.n	8000a68 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a30:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <HAL_RCC_OscConfig+0x26c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a36:	f7ff fbe1 	bl	80001fc <HAL_GetTick>
 8000a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a3c:	e00e      	b.n	8000a5c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a3e:	f7ff fbdd 	bl	80001fc <HAL_GetTick>
 8000a42:	4602      	mov	r2, r0
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d907      	bls.n	8000a5c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	e127      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
 8000a50:	40021000 	.word	0x40021000
 8000a54:	42420000 	.word	0x42420000
 8000a58:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a5c:	4b92      	ldr	r3, [pc, #584]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a60:	f003 0302 	and.w	r3, r3, #2
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1ea      	bne.n	8000a3e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	f000 80a6 	beq.w	8000bc2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a76:	2300      	movs	r3, #0
 8000a78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a7a:	4b8b      	ldr	r3, [pc, #556]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d10d      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	4b88      	ldr	r3, [pc, #544]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	4a87      	ldr	r2, [pc, #540]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a90:	61d3      	str	r3, [r2, #28]
 8000a92:	4b85      	ldr	r3, [pc, #532]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aa2:	4b82      	ldr	r3, [pc, #520]	; (8000cac <HAL_RCC_OscConfig+0x4c0>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d118      	bne.n	8000ae0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000aae:	4b7f      	ldr	r3, [pc, #508]	; (8000cac <HAL_RCC_OscConfig+0x4c0>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a7e      	ldr	r2, [pc, #504]	; (8000cac <HAL_RCC_OscConfig+0x4c0>)
 8000ab4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ab8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000aba:	f7ff fb9f 	bl	80001fc <HAL_GetTick>
 8000abe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac0:	e008      	b.n	8000ad4 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ac2:	f7ff fb9b 	bl	80001fc <HAL_GetTick>
 8000ac6:	4602      	mov	r2, r0
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	2b64      	cmp	r3, #100	; 0x64
 8000ace:	d901      	bls.n	8000ad4 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	e0e5      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad4:	4b75      	ldr	r3, [pc, #468]	; (8000cac <HAL_RCC_OscConfig+0x4c0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d0f0      	beq.n	8000ac2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d106      	bne.n	8000af6 <HAL_RCC_OscConfig+0x30a>
 8000ae8:	4b6f      	ldr	r3, [pc, #444]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	4a6e      	ldr	r2, [pc, #440]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	6213      	str	r3, [r2, #32]
 8000af4:	e02d      	b.n	8000b52 <HAL_RCC_OscConfig+0x366>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d10c      	bne.n	8000b18 <HAL_RCC_OscConfig+0x32c>
 8000afe:	4b6a      	ldr	r3, [pc, #424]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b00:	6a1b      	ldr	r3, [r3, #32]
 8000b02:	4a69      	ldr	r2, [pc, #420]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b04:	f023 0301 	bic.w	r3, r3, #1
 8000b08:	6213      	str	r3, [r2, #32]
 8000b0a:	4b67      	ldr	r3, [pc, #412]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b0c:	6a1b      	ldr	r3, [r3, #32]
 8000b0e:	4a66      	ldr	r2, [pc, #408]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b10:	f023 0304 	bic.w	r3, r3, #4
 8000b14:	6213      	str	r3, [r2, #32]
 8000b16:	e01c      	b.n	8000b52 <HAL_RCC_OscConfig+0x366>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	2b05      	cmp	r3, #5
 8000b1e:	d10c      	bne.n	8000b3a <HAL_RCC_OscConfig+0x34e>
 8000b20:	4b61      	ldr	r3, [pc, #388]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b22:	6a1b      	ldr	r3, [r3, #32]
 8000b24:	4a60      	ldr	r2, [pc, #384]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b26:	f043 0304 	orr.w	r3, r3, #4
 8000b2a:	6213      	str	r3, [r2, #32]
 8000b2c:	4b5e      	ldr	r3, [pc, #376]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b2e:	6a1b      	ldr	r3, [r3, #32]
 8000b30:	4a5d      	ldr	r2, [pc, #372]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6213      	str	r3, [r2, #32]
 8000b38:	e00b      	b.n	8000b52 <HAL_RCC_OscConfig+0x366>
 8000b3a:	4b5b      	ldr	r3, [pc, #364]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b3c:	6a1b      	ldr	r3, [r3, #32]
 8000b3e:	4a5a      	ldr	r2, [pc, #360]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b40:	f023 0301 	bic.w	r3, r3, #1
 8000b44:	6213      	str	r3, [r2, #32]
 8000b46:	4b58      	ldr	r3, [pc, #352]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	4a57      	ldr	r2, [pc, #348]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b4c:	f023 0304 	bic.w	r3, r3, #4
 8000b50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d015      	beq.n	8000b86 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b5a:	f7ff fb4f 	bl	80001fc <HAL_GetTick>
 8000b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b60:	e00a      	b.n	8000b78 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b62:	f7ff fb4b 	bl	80001fc <HAL_GetTick>
 8000b66:	4602      	mov	r2, r0
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d901      	bls.n	8000b78 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
 8000b76:	e093      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b78:	4b4b      	ldr	r3, [pc, #300]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000b7a:	6a1b      	ldr	r3, [r3, #32]
 8000b7c:	f003 0302 	and.w	r3, r3, #2
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0ee      	beq.n	8000b62 <HAL_RCC_OscConfig+0x376>
 8000b84:	e014      	b.n	8000bb0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b86:	f7ff fb39 	bl	80001fc <HAL_GetTick>
 8000b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b8c:	e00a      	b.n	8000ba4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b8e:	f7ff fb35 	bl	80001fc <HAL_GetTick>
 8000b92:	4602      	mov	r2, r0
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e07d      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ba4:	4b40      	ldr	r3, [pc, #256]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000ba6:	6a1b      	ldr	r3, [r3, #32]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1ee      	bne.n	8000b8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000bb0:	7dfb      	ldrb	r3, [r7, #23]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d105      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bb6:	4b3c      	ldr	r3, [pc, #240]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	4a3b      	ldr	r2, [pc, #236]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d069      	beq.n	8000c9e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bca:	4b37      	ldr	r3, [pc, #220]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f003 030c 	and.w	r3, r3, #12
 8000bd2:	2b08      	cmp	r3, #8
 8000bd4:	d061      	beq.n	8000c9a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	69db      	ldr	r3, [r3, #28]
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d146      	bne.n	8000c6c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bde:	4b34      	ldr	r3, [pc, #208]	; (8000cb0 <HAL_RCC_OscConfig+0x4c4>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fb0a 	bl	80001fc <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bec:	f7ff fb06 	bl	80001fc <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e050      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1f0      	bne.n	8000bec <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6a1b      	ldr	r3, [r3, #32]
 8000c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c12:	d108      	bne.n	8000c26 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c14:	4b24      	ldr	r3, [pc, #144]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	4921      	ldr	r1, [pc, #132]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c22:	4313      	orrs	r3, r2
 8000c24:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c26:	4b20      	ldr	r3, [pc, #128]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6a19      	ldr	r1, [r3, #32]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c36:	430b      	orrs	r3, r1
 8000c38:	491b      	ldr	r1, [pc, #108]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c3e:	4b1c      	ldr	r3, [pc, #112]	; (8000cb0 <HAL_RCC_OscConfig+0x4c4>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c44:	f7ff fada 	bl	80001fc <HAL_GetTick>
 8000c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c4a:	e008      	b.n	8000c5e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c4c:	f7ff fad6 	bl	80001fc <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e020      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c5e:	4b12      	ldr	r3, [pc, #72]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d0f0      	beq.n	8000c4c <HAL_RCC_OscConfig+0x460>
 8000c6a:	e018      	b.n	8000c9e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c6c:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <HAL_RCC_OscConfig+0x4c4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c72:	f7ff fac3 	bl	80001fc <HAL_GetTick>
 8000c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c78:	e008      	b.n	8000c8c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c7a:	f7ff fabf 	bl	80001fc <HAL_GetTick>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d901      	bls.n	8000c8c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e009      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_RCC_OscConfig+0x4bc>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1f0      	bne.n	8000c7a <HAL_RCC_OscConfig+0x48e>
 8000c98:	e001      	b.n	8000c9e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e000      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000c9e:	2300      	movs	r3, #0
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3718      	adds	r7, #24
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40007000 	.word	0x40007000
 8000cb0:	42420060 	.word	0x42420060

08000cb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cc2:	4b7e      	ldr	r3, [pc, #504]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	683a      	ldr	r2, [r7, #0]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d910      	bls.n	8000cf2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cd0:	4b7a      	ldr	r3, [pc, #488]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f023 0207 	bic.w	r2, r3, #7
 8000cd8:	4978      	ldr	r1, [pc, #480]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ce0:	4b76      	ldr	r3, [pc, #472]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0307 	and.w	r3, r3, #7
 8000ce8:	683a      	ldr	r2, [r7, #0]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d001      	beq.n	8000cf2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e0e0      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0302 	and.w	r3, r3, #2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d020      	beq.n	8000d40 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0304 	and.w	r3, r3, #4
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d005      	beq.n	8000d16 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d0a:	4b6d      	ldr	r3, [pc, #436]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	4a6c      	ldr	r2, [pc, #432]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d10:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d14:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d005      	beq.n	8000d2e <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d22:	4b67      	ldr	r3, [pc, #412]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	4a66      	ldr	r2, [pc, #408]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d28:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d2c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d2e:	4b64      	ldr	r3, [pc, #400]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	4961      	ldr	r1, [pc, #388]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d06a      	beq.n	8000e22 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d107      	bne.n	8000d64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d54:	4b5a      	ldr	r3, [pc, #360]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d115      	bne.n	8000d8c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e0a7      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d107      	bne.n	8000d7c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d6c:	4b54      	ldr	r3, [pc, #336]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d109      	bne.n	8000d8c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e09b      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d7c:	4b50      	ldr	r3, [pc, #320]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 0302 	and.w	r3, r3, #2
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d101      	bne.n	8000d8c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e093      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d8c:	4b4c      	ldr	r3, [pc, #304]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f023 0203 	bic.w	r2, r3, #3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	4949      	ldr	r1, [pc, #292]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d9e:	f7ff fa2d 	bl	80001fc <HAL_GetTick>
 8000da2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d112      	bne.n	8000dd2 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dac:	e00a      	b.n	8000dc4 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dae:	f7ff fa25 	bl	80001fc <HAL_GetTick>
 8000db2:	4602      	mov	r2, r0
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d901      	bls.n	8000dc4 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e077      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dc4:	4b3e      	ldr	r3, [pc, #248]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f003 030c 	and.w	r3, r3, #12
 8000dcc:	2b04      	cmp	r3, #4
 8000dce:	d1ee      	bne.n	8000dae <HAL_RCC_ClockConfig+0xfa>
 8000dd0:	e027      	b.n	8000e22 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d11d      	bne.n	8000e16 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dda:	e00a      	b.n	8000df2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ddc:	f7ff fa0e 	bl	80001fc <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d901      	bls.n	8000df2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	e060      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000df2:	4b33      	ldr	r3, [pc, #204]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f003 030c 	and.w	r3, r3, #12
 8000dfa:	2b08      	cmp	r3, #8
 8000dfc:	d1ee      	bne.n	8000ddc <HAL_RCC_ClockConfig+0x128>
 8000dfe:	e010      	b.n	8000e22 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e00:	f7ff f9fc 	bl	80001fc <HAL_GetTick>
 8000e04:	4602      	mov	r2, r0
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e04e      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e16:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 030c 	and.w	r3, r3, #12
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1ee      	bne.n	8000e00 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e22:	4b26      	ldr	r3, [pc, #152]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d210      	bcs.n	8000e52 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e30:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f023 0207 	bic.w	r2, r3, #7
 8000e38:	4920      	ldr	r1, [pc, #128]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e40:	4b1e      	ldr	r3, [pc, #120]	; (8000ebc <HAL_RCC_ClockConfig+0x208>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d001      	beq.n	8000e52 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e030      	b.n	8000eb4 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d008      	beq.n	8000e70 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e5e:	4b18      	ldr	r3, [pc, #96]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	4915      	ldr	r1, [pc, #84]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d009      	beq.n	8000e90 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	00db      	lsls	r3, r3, #3
 8000e8a:	490d      	ldr	r1, [pc, #52]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e90:	f000 f81c 	bl	8000ecc <HAL_RCC_GetSysClockFreq>
 8000e94:	4601      	mov	r1, r0
 8000e96:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <HAL_RCC_ClockConfig+0x20c>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	091b      	lsrs	r3, r3, #4
 8000e9c:	f003 030f 	and.w	r3, r3, #15
 8000ea0:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <HAL_RCC_ClockConfig+0x210>)
 8000ea2:	5cd3      	ldrb	r3, [r2, r3]
 8000ea4:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea8:	4a07      	ldr	r2, [pc, #28]	; (8000ec8 <HAL_RCC_ClockConfig+0x214>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000eac:	2000      	movs	r0, #0
 8000eae:	f7ff f963 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000eb2:	2300      	movs	r3, #0
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40022000 	.word	0x40022000
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	08001e5c 	.word	0x08001e5c
 8000ec8:	2000000c 	.word	0x2000000c

08000ecc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ecc:	b490      	push	{r4, r7}
 8000ece:	b08a      	sub	sp, #40	; 0x28
 8000ed0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	; (8000f7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8000ed4:	1d3c      	adds	r4, r7, #4
 8000ed6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ed8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000edc:	4b28      	ldr	r3, [pc, #160]	; (8000f80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
 8000eea:	2300      	movs	r3, #0
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000ef6:	4b23      	ldr	r3, [pc, #140]	; (8000f84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f003 030c 	and.w	r3, r3, #12
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	d002      	beq.n	8000f0c <HAL_RCC_GetSysClockFreq+0x40>
 8000f06:	2b08      	cmp	r3, #8
 8000f08:	d003      	beq.n	8000f12 <HAL_RCC_GetSysClockFreq+0x46>
 8000f0a:	e02d      	b.n	8000f68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f0e:	623b      	str	r3, [r7, #32]
      break;
 8000f10:	e02d      	b.n	8000f6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	0c9b      	lsrs	r3, r3, #18
 8000f16:	f003 030f 	and.w	r3, r3, #15
 8000f1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f1e:	4413      	add	r3, r2
 8000f20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000f24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d013      	beq.n	8000f58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	0c5b      	lsrs	r3, r3, #17
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f3e:	4413      	add	r3, r2
 8000f40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f44:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f4a:	fb02 f203 	mul.w	r2, r2, r3
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
 8000f56:	e004      	b.n	8000f62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	4a0c      	ldr	r2, [pc, #48]	; (8000f8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f5c:	fb02 f303 	mul.w	r3, r2, r3
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f64:	623b      	str	r3, [r7, #32]
      break;
 8000f66:	e002      	b.n	8000f6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f68:	4b07      	ldr	r3, [pc, #28]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f6a:	623b      	str	r3, [r7, #32]
      break;
 8000f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f6e:	6a3b      	ldr	r3, [r7, #32]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3728      	adds	r7, #40	; 0x28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc90      	pop	{r4, r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	08001e48 	.word	0x08001e48
 8000f80:	08001e58 	.word	0x08001e58
 8000f84:	40021000 	.word	0x40021000
 8000f88:	007a1200 	.word	0x007a1200
 8000f8c:	003d0900 	.word	0x003d0900

08000f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f94:	4b02      	ldr	r3, [pc, #8]	; (8000fa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	2000000c 	.word	0x2000000c

08000fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fa8:	f7ff fff2 	bl	8000f90 <HAL_RCC_GetHCLKFreq>
 8000fac:	4601      	mov	r1, r0
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	0a1b      	lsrs	r3, r3, #8
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	4a03      	ldr	r2, [pc, #12]	; (8000fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	08001e6c 	.word	0x08001e6c

08000fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fd0:	f7ff ffde 	bl	8000f90 <HAL_RCC_GetHCLKFreq>
 8000fd4:	4601      	mov	r1, r0
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	0adb      	lsrs	r3, r3, #11
 8000fdc:	f003 0307 	and.w	r3, r3, #7
 8000fe0:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fe2:	5cd3      	ldrb	r3, [r2, r3]
 8000fe4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000fe8:	4618      	mov	r0, r3
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	08001e6c 	.word	0x08001e6c

08000ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <RCC_Delay+0x34>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0a      	ldr	r2, [pc, #40]	; (800102c <RCC_Delay+0x38>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	0a5b      	lsrs	r3, r3, #9
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001010:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	1e5a      	subs	r2, r3, #1
 8001016:	60fa      	str	r2, [r7, #12]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f9      	bne.n	8001010 <RCC_Delay+0x1c>
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	2000000c 	.word	0x2000000c
 800102c:	10624dd3 	.word	0x10624dd3

08001030 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e03f      	b.n	80010c2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f000 fddc 	bl	8001c14 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2224      	movs	r2, #36	; 0x24
 8001060:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	68da      	ldr	r2, [r3, #12]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001072:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f000 fb8d 	bl	8001794 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	691a      	ldr	r2, [r3, #16]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001088:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001098:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	68da      	ldr	r2, [r3, #12]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80010a8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2200      	movs	r2, #0
 80010ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2220      	movs	r2, #32
 80010b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2220      	movs	r2, #32
 80010bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b088      	sub	sp, #32
 80010ce:	af02      	add	r7, sp, #8
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4613      	mov	r3, r2
 80010d8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b20      	cmp	r3, #32
 80010e8:	f040 8083 	bne.w	80011f2 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d002      	beq.n	80010f8 <HAL_UART_Transmit+0x2e>
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e07b      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001102:	2b01      	cmp	r3, #1
 8001104:	d101      	bne.n	800110a <HAL_UART_Transmit+0x40>
 8001106:	2302      	movs	r3, #2
 8001108:	e074      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2201      	movs	r2, #1
 800110e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	2200      	movs	r2, #0
 8001116:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2221      	movs	r2, #33	; 0x21
 800111c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001120:	f7ff f86c 	bl	80001fc <HAL_GetTick>
 8001124:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	88fa      	ldrh	r2, [r7, #6]
 800112a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	88fa      	ldrh	r2, [r7, #6]
 8001130:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001132:	e042      	b.n	80011ba <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001138:	b29b      	uxth	r3, r3
 800113a:	3b01      	subs	r3, #1
 800113c:	b29a      	uxth	r2, r3
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800114a:	d122      	bne.n	8001192 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	2200      	movs	r2, #0
 8001154:	2180      	movs	r1, #128	; 0x80
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f000 f9b2 	bl	80014c0 <UART_WaitOnFlagUntilTimeout>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e046      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001178:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d103      	bne.n	800118a <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	3302      	adds	r3, #2
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	e017      	b.n	80011ba <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	3301      	adds	r3, #1
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	e013      	b.n	80011ba <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	2200      	movs	r2, #0
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f000 f98f 	bl	80014c0 <UART_WaitOnFlagUntilTimeout>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	e023      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	60ba      	str	r2, [r7, #8]
 80011b2:	781a      	ldrb	r2, [r3, #0]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80011be:	b29b      	uxth	r3, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d1b7      	bne.n	8001134 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2200      	movs	r2, #0
 80011cc:	2140      	movs	r1, #64	; 0x40
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f000 f976 	bl	80014c0 <UART_WaitOnFlagUntilTimeout>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e00a      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	2220      	movs	r2, #32
 80011e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e000      	b.n	80011f4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80011f2:	2302      	movs	r3, #2
  }
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	4613      	mov	r3, r2
 8001208:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b20      	cmp	r3, #32
 8001214:	d140      	bne.n	8001298 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d002      	beq.n	8001222 <HAL_UART_Receive_IT+0x26>
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e039      	b.n	800129a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800122c:	2b01      	cmp	r3, #1
 800122e:	d101      	bne.n	8001234 <HAL_UART_Receive_IT+0x38>
 8001230:	2302      	movs	r3, #2
 8001232:	e032      	b.n	800129a <HAL_UART_Receive_IT+0x9e>
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2201      	movs	r2, #1
 8001238:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	88fa      	ldrh	r2, [r7, #6]
 8001246:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	88fa      	ldrh	r2, [r7, #6]
 800124c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2200      	movs	r2, #0
 8001252:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2222      	movs	r2, #34	; 0x22
 8001258:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2200      	movs	r2, #0
 8001260:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68da      	ldr	r2, [r3, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001272:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	695a      	ldr	r2, [r3, #20]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 0201 	orr.w	r2, r2, #1
 8001282:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	68da      	ldr	r2, [r3, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f042 0220 	orr.w	r2, r2, #32
 8001292:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	e000      	b.n	800129a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001298:	2302      	movs	r3, #2
  }
}
 800129a:	4618      	mov	r0, r3
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80012c4:	2300      	movs	r3, #0
 80012c6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f003 030f 	and.w	r3, r3, #15
 80012d2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10d      	bne.n	80012f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	f003 0320 	and.w	r3, r3, #32
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d008      	beq.n	80012f6 <HAL_UART_IRQHandler+0x52>
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f9ce 	bl	8001690 <UART_Receive_IT>
      return;
 80012f4:	e0cc      	b.n	8001490 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 80ab 	beq.w	8001454 <HAL_UART_IRQHandler+0x1b0>
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	2b00      	cmp	r3, #0
 8001306:	d105      	bne.n	8001314 <HAL_UART_IRQHandler+0x70>
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800130e:	2b00      	cmp	r3, #0
 8001310:	f000 80a0 	beq.w	8001454 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00a      	beq.n	8001334 <HAL_UART_IRQHandler+0x90>
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800132c:	f043 0201 	orr.w	r2, r3, #1
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0304 	and.w	r3, r3, #4
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00a      	beq.n	8001354 <HAL_UART_IRQHandler+0xb0>
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	f003 0301 	and.w	r3, r3, #1
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134c:	f043 0202 	orr.w	r2, r3, #2
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00a      	beq.n	8001374 <HAL_UART_IRQHandler+0xd0>
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800136c:	f043 0204 	orr.w	r2, r3, #4
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f003 0308 	and.w	r3, r3, #8
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00a      	beq.n	8001394 <HAL_UART_IRQHandler+0xf0>
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f003 0301 	and.w	r3, r3, #1
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800138c:	f043 0208 	orr.w	r2, r3, #8
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001398:	2b00      	cmp	r3, #0
 800139a:	d078      	beq.n	800148e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f003 0320 	and.w	r3, r3, #32
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <HAL_UART_IRQHandler+0x112>
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	f003 0320 	and.w	r3, r3, #32
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d002      	beq.n	80013b6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 f96d 	bl	8001690 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	bf14      	ite	ne
 80013c4:	2301      	movne	r3, #1
 80013c6:	2300      	moveq	r3, #0
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <HAL_UART_IRQHandler+0x13a>
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d031      	beq.n	8001442 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 f8b8 	bl	8001554 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d023      	beq.n	800143a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	695a      	ldr	r2, [r3, #20]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001400:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001406:	2b00      	cmp	r3, #0
 8001408:	d013      	beq.n	8001432 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800140e:	4a22      	ldr	r2, [pc, #136]	; (8001498 <HAL_UART_IRQHandler+0x1f4>)
 8001410:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f804 	bl	8000424 <HAL_DMA_Abort_IT>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d016      	beq.n	8001450 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800142c:	4610      	mov	r0, r2
 800142e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001430:	e00e      	b.n	8001450 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 f83b 	bl	80014ae <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001438:	e00a      	b.n	8001450 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 f837 	bl	80014ae <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001440:	e006      	b.n	8001450 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f833 	bl	80014ae <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800144e:	e01e      	b.n	800148e <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001450:	bf00      	nop
    return;
 8001452:	e01c      	b.n	800148e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145a:	2b00      	cmp	r3, #0
 800145c:	d008      	beq.n	8001470 <HAL_UART_IRQHandler+0x1cc>
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f8a4 	bl	80015b6 <UART_Transmit_IT>
    return;
 800146e:	e00f      	b.n	8001490 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00a      	beq.n	8001490 <HAL_UART_IRQHandler+0x1ec>
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001480:	2b00      	cmp	r3, #0
 8001482:	d005      	beq.n	8001490 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f000 f8eb 	bl	8001660 <UART_EndTransmit_IT>
    return;
 800148a:	bf00      	nop
 800148c:	e000      	b.n	8001490 <HAL_UART_IRQHandler+0x1ec>
    return;
 800148e:	bf00      	nop
  }
}
 8001490:	3720      	adds	r7, #32
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	0800158f 	.word	0x0800158f

0800149c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr

080014ae <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	603b      	str	r3, [r7, #0]
 80014cc:	4613      	mov	r3, r2
 80014ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80014d0:	e02c      	b.n	800152c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d8:	d028      	beq.n	800152c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d007      	beq.n	80014f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80014e0:	f7fe fe8c 	bl	80001fc <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d21d      	bcs.n	800152c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68da      	ldr	r2, [r3, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80014fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	695a      	ldr	r2, [r3, #20]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0201 	bic.w	r2, r2, #1
 800150e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2220      	movs	r2, #32
 8001514:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2220      	movs	r2, #32
 800151c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e00f      	b.n	800154c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	4013      	ands	r3, r2
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	429a      	cmp	r2, r3
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	461a      	mov	r2, r3
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	429a      	cmp	r2, r3
 8001548:	d0c3      	beq.n	80014d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	68da      	ldr	r2, [r3, #12]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800156a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	695a      	ldr	r2, [r3, #20]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 0201 	bic.w	r2, r2, #1
 800157a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2220      	movs	r2, #32
 8001580:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr

0800158e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2200      	movs	r2, #0
 80015a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	f7ff ff80 	bl	80014ae <HAL_UART_ErrorCallback>
}
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b085      	sub	sp, #20
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b21      	cmp	r3, #33	; 0x21
 80015c8:	d144      	bne.n	8001654 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015d2:	d11a      	bne.n	800160a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015e8:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d105      	bne.n	80015fe <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	1c9a      	adds	r2, r3, #2
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	621a      	str	r2, [r3, #32]
 80015fc:	e00e      	b.n	800161c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	621a      	str	r2, [r3, #32]
 8001608:	e008      	b.n	800161c <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a1b      	ldr	r3, [r3, #32]
 800160e:	1c59      	adds	r1, r3, #1
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6211      	str	r1, [r2, #32]
 8001614:	781a      	ldrb	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001620:	b29b      	uxth	r3, r3
 8001622:	3b01      	subs	r3, #1
 8001624:	b29b      	uxth	r3, r3
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	4619      	mov	r1, r3
 800162a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10f      	bne.n	8001650 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800163e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68da      	ldr	r2, [r3, #12]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800164e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001650:	2300      	movs	r3, #0
 8001652:	e000      	b.n	8001656 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001654:	2302      	movs	r3, #2
  }
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001676:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2220      	movs	r2, #32
 800167c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff0b 	bl	800149c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b22      	cmp	r3, #34	; 0x22
 80016a2:	d171      	bne.n	8001788 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016ac:	d123      	bne.n	80016f6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b2:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d10e      	bne.n	80016da <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	1c9a      	adds	r2, r3, #2
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	629a      	str	r2, [r3, #40]	; 0x28
 80016d8:	e029      	b.n	800172e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ee:	1c5a      	adds	r2, r3, #1
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
 80016f4:	e01b      	b.n	800172e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10a      	bne.n	8001714 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6858      	ldr	r0, [r3, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001708:	1c59      	adds	r1, r3, #1
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6291      	str	r1, [r2, #40]	; 0x28
 800170e:	b2c2      	uxtb	r2, r0
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	e00c      	b.n	800172e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001720:	1c58      	adds	r0, r3, #1
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	6288      	str	r0, [r1, #40]	; 0x28
 8001726:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001732:	b29b      	uxth	r3, r3
 8001734:	3b01      	subs	r3, #1
 8001736:	b29b      	uxth	r3, r3
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	4619      	mov	r1, r3
 800173c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800173e:	2b00      	cmp	r3, #0
 8001740:	d120      	bne.n	8001784 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68da      	ldr	r2, [r3, #12]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 0220 	bic.w	r2, r2, #32
 8001750:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	68da      	ldr	r2, [r3, #12]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001760:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	695a      	ldr	r2, [r3, #20]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 0201 	bic.w	r2, r2, #1
 8001770:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2220      	movs	r2, #32
 8001776:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 f9fe 	bl	8001b7c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8001780:	2300      	movs	r3, #0
 8001782:	e002      	b.n	800178a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	e000      	b.n	800178a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001788:	2302      	movs	r3, #2
  }
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001794:	b5b0      	push	{r4, r5, r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68da      	ldr	r2, [r3, #12]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	695b      	ldr	r3, [r3, #20]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80017d6:	f023 030c 	bic.w	r3, r3, #12
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	68f9      	ldr	r1, [r7, #12]
 80017e0:	430b      	orrs	r3, r1
 80017e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699a      	ldr	r2, [r3, #24]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	430a      	orrs	r2, r1
 80017f8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a6f      	ldr	r2, [pc, #444]	; (80019bc <UART_SetConfig+0x228>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d16b      	bne.n	80018dc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001804:	f7ff fbe2 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 8001808:	4602      	mov	r2, r0
 800180a:	4613      	mov	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	009a      	lsls	r2, r3, #2
 8001812:	441a      	add	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	fbb2 f3f3 	udiv	r3, r2, r3
 800181e:	4a68      	ldr	r2, [pc, #416]	; (80019c0 <UART_SetConfig+0x22c>)
 8001820:	fba2 2303 	umull	r2, r3, r2, r3
 8001824:	095b      	lsrs	r3, r3, #5
 8001826:	011c      	lsls	r4, r3, #4
 8001828:	f7ff fbd0 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 800182c:	4602      	mov	r2, r0
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	009a      	lsls	r2, r3, #2
 8001836:	441a      	add	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	fbb2 f5f3 	udiv	r5, r2, r3
 8001842:	f7ff fbc3 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 8001846:	4602      	mov	r2, r0
 8001848:	4613      	mov	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	009a      	lsls	r2, r3, #2
 8001850:	441a      	add	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	fbb2 f3f3 	udiv	r3, r2, r3
 800185c:	4a58      	ldr	r2, [pc, #352]	; (80019c0 <UART_SetConfig+0x22c>)
 800185e:	fba2 2303 	umull	r2, r3, r2, r3
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2264      	movs	r2, #100	; 0x64
 8001866:	fb02 f303 	mul.w	r3, r2, r3
 800186a:	1aeb      	subs	r3, r5, r3
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	3332      	adds	r3, #50	; 0x32
 8001870:	4a53      	ldr	r2, [pc, #332]	; (80019c0 <UART_SetConfig+0x22c>)
 8001872:	fba2 2303 	umull	r2, r3, r2, r3
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800187c:	441c      	add	r4, r3
 800187e:	f7ff fba5 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 8001882:	4602      	mov	r2, r0
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	009a      	lsls	r2, r3, #2
 800188c:	441a      	add	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	fbb2 f5f3 	udiv	r5, r2, r3
 8001898:	f7ff fb98 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 800189c:	4602      	mov	r2, r0
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	009a      	lsls	r2, r3, #2
 80018a6:	441a      	add	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b2:	4a43      	ldr	r2, [pc, #268]	; (80019c0 <UART_SetConfig+0x22c>)
 80018b4:	fba2 2303 	umull	r2, r3, r2, r3
 80018b8:	095b      	lsrs	r3, r3, #5
 80018ba:	2264      	movs	r2, #100	; 0x64
 80018bc:	fb02 f303 	mul.w	r3, r2, r3
 80018c0:	1aeb      	subs	r3, r5, r3
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	3332      	adds	r3, #50	; 0x32
 80018c6:	4a3e      	ldr	r2, [pc, #248]	; (80019c0 <UART_SetConfig+0x22c>)
 80018c8:	fba2 2303 	umull	r2, r3, r2, r3
 80018cc:	095b      	lsrs	r3, r3, #5
 80018ce:	f003 020f 	and.w	r2, r3, #15
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4422      	add	r2, r4
 80018d8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80018da:	e06a      	b.n	80019b2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80018dc:	f7ff fb62 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 80018e0:	4602      	mov	r2, r0
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	009a      	lsls	r2, r3, #2
 80018ea:	441a      	add	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f6:	4a32      	ldr	r2, [pc, #200]	; (80019c0 <UART_SetConfig+0x22c>)
 80018f8:	fba2 2303 	umull	r2, r3, r2, r3
 80018fc:	095b      	lsrs	r3, r3, #5
 80018fe:	011c      	lsls	r4, r3, #4
 8001900:	f7ff fb50 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 8001904:	4602      	mov	r2, r0
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	009a      	lsls	r2, r3, #2
 800190e:	441a      	add	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	fbb2 f5f3 	udiv	r5, r2, r3
 800191a:	f7ff fb43 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 800191e:	4602      	mov	r2, r0
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	009a      	lsls	r2, r3, #2
 8001928:	441a      	add	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	fbb2 f3f3 	udiv	r3, r2, r3
 8001934:	4a22      	ldr	r2, [pc, #136]	; (80019c0 <UART_SetConfig+0x22c>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	095b      	lsrs	r3, r3, #5
 800193c:	2264      	movs	r2, #100	; 0x64
 800193e:	fb02 f303 	mul.w	r3, r2, r3
 8001942:	1aeb      	subs	r3, r5, r3
 8001944:	011b      	lsls	r3, r3, #4
 8001946:	3332      	adds	r3, #50	; 0x32
 8001948:	4a1d      	ldr	r2, [pc, #116]	; (80019c0 <UART_SetConfig+0x22c>)
 800194a:	fba2 2303 	umull	r2, r3, r2, r3
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001954:	441c      	add	r4, r3
 8001956:	f7ff fb25 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 800195a:	4602      	mov	r2, r0
 800195c:	4613      	mov	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	009a      	lsls	r2, r3, #2
 8001964:	441a      	add	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	fbb2 f5f3 	udiv	r5, r2, r3
 8001970:	f7ff fb18 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 8001974:	4602      	mov	r2, r0
 8001976:	4613      	mov	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	4413      	add	r3, r2
 800197c:	009a      	lsls	r2, r3, #2
 800197e:	441a      	add	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	fbb2 f3f3 	udiv	r3, r2, r3
 800198a:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <UART_SetConfig+0x22c>)
 800198c:	fba2 2303 	umull	r2, r3, r2, r3
 8001990:	095b      	lsrs	r3, r3, #5
 8001992:	2264      	movs	r2, #100	; 0x64
 8001994:	fb02 f303 	mul.w	r3, r2, r3
 8001998:	1aeb      	subs	r3, r5, r3
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	3332      	adds	r3, #50	; 0x32
 800199e:	4a08      	ldr	r2, [pc, #32]	; (80019c0 <UART_SetConfig+0x22c>)
 80019a0:	fba2 2303 	umull	r2, r3, r2, r3
 80019a4:	095b      	lsrs	r3, r3, #5
 80019a6:	f003 020f 	and.w	r2, r3, #15
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4422      	add	r2, r4
 80019b0:	609a      	str	r2, [r3, #8]
}
 80019b2:	bf00      	nop
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bdb0      	pop	{r4, r5, r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40013800 	.word	0x40013800
 80019c0:	51eb851f 	.word	0x51eb851f

080019c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ca:	f7fe fbbf 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ce:	f000 f831 	bl	8001a34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019d2:	f000 f895 	bl	8001b00 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80019d6:	f000 f869 	bl	8001aac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,dat,1);
 80019da:	2201      	movs	r2, #1
 80019dc:	4912      	ldr	r1, [pc, #72]	; (8001a28 <main+0x64>)
 80019de:	4813      	ldr	r0, [pc, #76]	; (8001a2c <main+0x68>)
 80019e0:	f7ff fc0c 	bl	80011fc <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t x;
	  if(rf==1)
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <main+0x6c>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d1fb      	bne.n	80019e4 <main+0x20>
	  {
		  rf=0;
 80019ec:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <main+0x6c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
		  x=dat[0];
 80019f2:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <main+0x64>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	71fb      	strb	r3, [r7, #7]
		  dat[0]=(x<<4)|(x>>4);
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	b25a      	sxtb	r2, r3
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	091b      	lsrs	r3, r3, #4
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	b25b      	sxtb	r3, r3
 8001a06:	4313      	orrs	r3, r2
 8001a08:	b25b      	sxtb	r3, r3
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <main+0x64>)
 8001a0e:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1,dat,1,1);
 8001a10:	2301      	movs	r3, #1
 8001a12:	2201      	movs	r2, #1
 8001a14:	4904      	ldr	r1, [pc, #16]	; (8001a28 <main+0x64>)
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <main+0x68>)
 8001a18:	f7ff fb57 	bl	80010ca <HAL_UART_Transmit>
		  HAL_UART_Receive_IT(&huart1,dat,1);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4902      	ldr	r1, [pc, #8]	; (8001a28 <main+0x64>)
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <main+0x68>)
 8001a22:	f7ff fbeb 	bl	80011fc <HAL_UART_Receive_IT>
  {
 8001a26:	e7dd      	b.n	80019e4 <main+0x20>
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000034 	.word	0x20000034
 8001a30:	2000002c 	.word	0x2000002c

08001a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b090      	sub	sp, #64	; 0x40
 8001a38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3a:	f107 0318 	add.w	r3, r7, #24
 8001a3e:	2228      	movs	r2, #40	; 0x28
 8001a40:	2100      	movs	r1, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 f9ec 	bl	8001e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a56:	2302      	movs	r3, #2
 8001a58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a5e:	2310      	movs	r3, #16
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a66:	f107 0318 	add.w	r3, r7, #24
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe febe 	bl	80007ec <HAL_RCC_OscConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001a76:	f000 f895 	bl	8001ba4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a7a:	230f      	movs	r3, #15
 8001a7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff f90e 	bl	8000cb4 <HAL_RCC_ClockConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001a9e:	f000 f881 	bl	8001ba4 <Error_Handler>
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	3740      	adds	r7, #64	; 0x40
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	; (8001afc <MX_USART1_UART_Init+0x50>)
 8001ab4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001abc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ae2:	4805      	ldr	r0, [pc, #20]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ae4:	f7ff faa4 	bl	8001030 <HAL_UART_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001aee:	f000 f859 	bl	8001ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000034 	.word	0x20000034
 8001afc:	40013800 	.word	0x40013800

08001b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b06:	f107 0308 	add.w	r3, r7, #8
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b14:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a16      	ldr	r2, [pc, #88]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b1a:	f043 0310 	orr.w	r3, r3, #16
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2c:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a10      	ldr	r2, [pc, #64]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b32:	f043 0304 	orr.w	r3, r3, #4
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <MX_GPIO_Init+0x74>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	603b      	str	r3, [r7, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2101      	movs	r1, #1
 8001b48:	480b      	ldr	r0, [pc, #44]	; (8001b78 <MX_GPIO_Init+0x78>)
 8001b4a:	f7fe fe37 	bl	80007bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	4619      	mov	r1, r3
 8001b64:	4804      	ldr	r0, [pc, #16]	; (8001b78 <MX_GPIO_Init+0x78>)
 8001b66:	f7fe fcd3 	bl	8000510 <HAL_GPIO_Init>

}
 8001b6a:	bf00      	nop
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40011000 	.word	0x40011000

08001b7c <HAL_UART_RxCpltCallback>:
		HAL_UART_Receive_IT(&huart1,dat,1);
	}
}
*/
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <HAL_UART_RxCpltCallback+0x20>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d102      	bne.n	8001b92 <HAL_UART_RxCpltCallback+0x16>
	{
		rf=1;
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <HAL_UART_RxCpltCallback+0x24>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
	}
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	20000034 	.word	0x20000034
 8001ba0:	2000002c 	.word	0x2000002c

08001ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	6193      	str	r3, [r2, #24]
 8001bc2:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bc4:	699b      	ldr	r3, [r3, #24]
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	61d3      	str	r3, [r2, #28]
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_MspInit+0x5c>)
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001be6:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <HAL_MspInit+0x60>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_MspInit+0x60>)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c02:	bf00      	nop
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40010000 	.word	0x40010000

08001c14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0310 	add.w	r3, r7, #16
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a20      	ldr	r2, [pc, #128]	; (8001cb0 <HAL_UART_MspInit+0x9c>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d139      	bne.n	8001ca8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	4a1e      	ldr	r2, [pc, #120]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c3e:	6193      	str	r3, [r2, #24]
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4c:	4b19      	ldr	r3, [pc, #100]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	4a18      	ldr	r2, [pc, #96]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c52:	f043 0304 	orr.w	r3, r3, #4
 8001c56:	6193      	str	r3, [r2, #24]
 8001c58:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <HAL_UART_MspInit+0xa0>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c72:	f107 0310 	add.w	r3, r7, #16
 8001c76:	4619      	mov	r1, r3
 8001c78:	480f      	ldr	r0, [pc, #60]	; (8001cb8 <HAL_UART_MspInit+0xa4>)
 8001c7a:	f7fe fc49 	bl	8000510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	f107 0310 	add.w	r3, r7, #16
 8001c90:	4619      	mov	r1, r3
 8001c92:	4809      	ldr	r0, [pc, #36]	; (8001cb8 <HAL_UART_MspInit+0xa4>)
 8001c94:	f7fe fc3c 	bl	8000510 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	2025      	movs	r0, #37	; 0x25
 8001c9e:	f7fe fb8a 	bl	80003b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ca2:	2025      	movs	r0, #37	; 0x25
 8001ca4:	f7fe fba3 	bl	80003ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ca8:	bf00      	nop
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40013800 	.word	0x40013800
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	40010800 	.word	0x40010800

08001cbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr

08001cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <HardFault_Handler+0x4>

08001cce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd2:	e7fe      	b.n	8001cd2 <MemManage_Handler+0x4>

08001cd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <BusFault_Handler+0x4>

08001cda <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cde:	e7fe      	b.n	8001cde <UsageFault_Handler+0x4>

08001ce0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr

08001cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d08:	f7fe fa66 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d14:	4802      	ldr	r0, [pc, #8]	; (8001d20 <USART1_IRQHandler+0x10>)
 8001d16:	f7ff fac5 	bl	80012a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000034 	.word	0x20000034

08001d24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001d28:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <SystemInit+0x5c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a14      	ldr	r2, [pc, #80]	; (8001d80 <SystemInit+0x5c>)
 8001d2e:	f043 0301 	orr.w	r3, r3, #1
 8001d32:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <SystemInit+0x5c>)
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	4911      	ldr	r1, [pc, #68]	; (8001d80 <SystemInit+0x5c>)
 8001d3a:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <SystemInit+0x60>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <SystemInit+0x5c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a0e      	ldr	r2, [pc, #56]	; (8001d80 <SystemInit+0x5c>)
 8001d46:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d4e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <SystemInit+0x5c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <SystemInit+0x5c>)
 8001d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d5a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <SystemInit+0x5c>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <SystemInit+0x5c>)
 8001d62:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001d66:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SystemInit+0x5c>)
 8001d6a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001d6e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001d70:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <SystemInit+0x64>)
 8001d72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d76:	609a      	str	r2, [r3, #8]
#endif 
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	40021000 	.word	0x40021000
 8001d84:	f8ff0000 	.word	0xf8ff0000
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d8c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d8e:	e003      	b.n	8001d98 <LoopCopyDataInit>

08001d90 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d92:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d94:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d96:	3104      	adds	r1, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d98:	480a      	ldr	r0, [pc, #40]	; (8001dc4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d9c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d9e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001da0:	d3f6      	bcc.n	8001d90 <CopyDataInit>
  ldr r2, =_sbss
 8001da2:	4a0a      	ldr	r2, [pc, #40]	; (8001dcc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001da4:	e002      	b.n	8001dac <LoopFillZerobss>

08001da6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001da8:	f842 3b04 	str.w	r3, [r2], #4

08001dac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001dac:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001dae:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001db0:	d3f9      	bcc.n	8001da6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001db2:	f7ff ffb7 	bl	8001d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001db6:	f000 f80f 	bl	8001dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dba:	f7ff fe03 	bl	80019c4 <main>
  bx lr
 8001dbe:	4770      	bx	lr
  ldr r3, =_sidata
 8001dc0:	08001e7c 	.word	0x08001e7c
  ldr r0, =_sdata
 8001dc4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001dc8:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8001dcc:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8001dd0:	20000074 	.word	0x20000074

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <__libc_init_array>:
 8001dd8:	b570      	push	{r4, r5, r6, lr}
 8001dda:	2500      	movs	r5, #0
 8001ddc:	4e0c      	ldr	r6, [pc, #48]	; (8001e10 <__libc_init_array+0x38>)
 8001dde:	4c0d      	ldr	r4, [pc, #52]	; (8001e14 <__libc_init_array+0x3c>)
 8001de0:	1ba4      	subs	r4, r4, r6
 8001de2:	10a4      	asrs	r4, r4, #2
 8001de4:	42a5      	cmp	r5, r4
 8001de6:	d109      	bne.n	8001dfc <__libc_init_array+0x24>
 8001de8:	f000 f822 	bl	8001e30 <_init>
 8001dec:	2500      	movs	r5, #0
 8001dee:	4e0a      	ldr	r6, [pc, #40]	; (8001e18 <__libc_init_array+0x40>)
 8001df0:	4c0a      	ldr	r4, [pc, #40]	; (8001e1c <__libc_init_array+0x44>)
 8001df2:	1ba4      	subs	r4, r4, r6
 8001df4:	10a4      	asrs	r4, r4, #2
 8001df6:	42a5      	cmp	r5, r4
 8001df8:	d105      	bne.n	8001e06 <__libc_init_array+0x2e>
 8001dfa:	bd70      	pop	{r4, r5, r6, pc}
 8001dfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e00:	4798      	blx	r3
 8001e02:	3501      	adds	r5, #1
 8001e04:	e7ee      	b.n	8001de4 <__libc_init_array+0xc>
 8001e06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e0a:	4798      	blx	r3
 8001e0c:	3501      	adds	r5, #1
 8001e0e:	e7f2      	b.n	8001df6 <__libc_init_array+0x1e>
 8001e10:	08001e74 	.word	0x08001e74
 8001e14:	08001e74 	.word	0x08001e74
 8001e18:	08001e74 	.word	0x08001e74
 8001e1c:	08001e78 	.word	0x08001e78

08001e20 <memset>:
 8001e20:	4603      	mov	r3, r0
 8001e22:	4402      	add	r2, r0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d100      	bne.n	8001e2a <memset+0xa>
 8001e28:	4770      	bx	lr
 8001e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e2e:	e7f9      	b.n	8001e24 <memset+0x4>

08001e30 <_init>:
 8001e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e32:	bf00      	nop
 8001e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e36:	bc08      	pop	{r3}
 8001e38:	469e      	mov	lr, r3
 8001e3a:	4770      	bx	lr

08001e3c <_fini>:
 8001e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e3e:	bf00      	nop
 8001e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e42:	bc08      	pop	{r3}
 8001e44:	469e      	mov	lr, r3
 8001e46:	4770      	bx	lr
