classdef CycloneVSoCHPS<soc.intelcomp.IntelComponentBase
    properties
    end

    methods
        function obj=CycloneVSoCHPS(varargin)

            obj.Configuration={...
            'memPS_addr','0x00000000',...
            'memPS_range','0',...
            'topEntity','system_top',...
            };

            if nargin>0
                obj.Configuration=varargin;
            end

            obj.addAXI4Master('hps.h2f_axi_master','reg','sys');

            if str2num(obj.Configuration.hasMemPS)
                obj.addAXI4Slave('hps.f2h_sdram0_data','memPS','memPS',obj.Configuration.memPS_addr);
                obj.addClk('hps.f2h_sdram0_clock','MemPSClk');
                F2SDRAM_Type='AXI-3';
                F2SDRAM_Width='64';
            else
                F2SDRAM_Type='';
                F2SDRAM_Width='';
            end

            obj.Instance=[...
            'add_instance hps altera_hps\n',...
            'set_instance_parameter_value hps {ABSTRACT_REAL_COMPARE_TEST} {0}\n',...
            'set_instance_parameter_value hps {ABS_RAM_MEM_INIT_FILENAME} {meminit}\n',...
            'set_instance_parameter_value hps {ACV_PHY_CLK_ADD_FR_PHASE} {0.0}\n',...
            'set_instance_parameter_value hps {AC_PACKAGE_DESKEW} {0}\n',...
            'set_instance_parameter_value hps {AC_ROM_USER_ADD_0} {0_0000_0000_0000}\n',...
            'set_instance_parameter_value hps {AC_ROM_USER_ADD_1} {0_0000_0000_1000}\n',...
            'set_instance_parameter_value hps {ADDR_ORDER} {0}\n',...
            'set_instance_parameter_value hps {ADD_EFFICIENCY_MONITOR} {0}\n',...
            'set_instance_parameter_value hps {ADD_EXTERNAL_SEQ_DEBUG_NIOS} {0}\n',...
            'set_instance_parameter_value hps {ADVANCED_CK_PHASES} {0}\n',...
            'set_instance_parameter_value hps {ADVERTIZE_SEQUENCER_SW_BUILD_FILES} {0}\n',...
            'set_instance_parameter_value hps {AFI_DEBUG_INFO_WIDTH} {32}\n',...
            'set_instance_parameter_value hps {ALTMEMPHY_COMPATIBLE_MODE} {0}\n',...
            'set_instance_parameter_value hps {AP_MODE} {0}\n',...
            'set_instance_parameter_value hps {AP_MODE_EN} {0}\n',...
            'set_instance_parameter_value hps {AUTO_PD_CYCLES} {0}\n',...
            'set_instance_parameter_value hps {AUTO_POWERDN_EN} {0}\n',...
            'set_instance_parameter_value hps {AVL_DATA_WIDTH_PORT} {32 32 32 32 32 32}\n',...
            'set_instance_parameter_value hps {AVL_MAX_SIZE} {4}\n',...
            'set_instance_parameter_value hps {BONDING_OUT_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {BOOTFROMFPGA_Enable} {0}\n',...
            'set_instance_parameter_value hps {BSEL} {1}\n',...
            'set_instance_parameter_value hps {BSEL_EN} {0}\n',...
            'set_instance_parameter_value hps {BYTE_ENABLE} {1}\n',...
            'set_instance_parameter_value hps {C2P_WRITE_CLOCK_ADD_PHASE} {0.0}\n',...
            'set_instance_parameter_value hps {CALIBRATION_MODE} {Skip}\n',...
            'set_instance_parameter_value hps {CALIB_REG_WIDTH} {8}\n',...
            'set_instance_parameter_value hps {CAN0_Mode} {CAN}\n',...
            'set_instance_parameter_value hps {CAN0_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {CAN1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {CAN1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {CFG_DATA_REORDERING_TYPE} {INTER_BANK}\n',...
            'set_instance_parameter_value hps {CFG_REORDER_DATA} {1}\n',...
            'set_instance_parameter_value hps {CFG_TCCD_NS} {2.5}\n',...
            'set_instance_parameter_value hps {COMMAND_PHASE} {0.0}\n',...
            'set_instance_parameter_value hps {CONTROLLER_LATENCY} {5}\n',...
            'set_instance_parameter_value hps {CORE_DEBUG_CONNECTION} {EXPORT}\n',...
            'set_instance_parameter_value hps {CPORT_TYPE_PORT} {Bidirectional Bidirectional Bidirectional Bidirectional Bidirectional Bidirectional}\n',...
            'set_instance_parameter_value hps {CSEL} {0}\n',...
            'set_instance_parameter_value hps {CSEL_EN} {0}\n',...
            'set_instance_parameter_value hps {CTI_Enable} {0}\n',...
            'set_instance_parameter_value hps {CTL_AUTOPCH_EN} {0}\n',...
            'set_instance_parameter_value hps {CTL_CMD_QUEUE_DEPTH} {8}\n',...
            'set_instance_parameter_value hps {CTL_CSR_CONNECTION} {INTERNAL_JTAG}\n',...
            'set_instance_parameter_value hps {CTL_CSR_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {CTL_CSR_READ_ONLY} {1}\n',...
            'set_instance_parameter_value hps {CTL_DEEP_POWERDN_EN} {0}\n',...
            'set_instance_parameter_value hps {CTL_DYNAMIC_BANK_ALLOCATION} {0}\n',...
            'set_instance_parameter_value hps {CTL_DYNAMIC_BANK_NUM} {4}\n',...
            'set_instance_parameter_value hps {CTL_ECC_AUTO_CORRECTION_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {CTL_ECC_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {CTL_ENABLE_BURST_INTERRUPT} {0}\n',...
            'set_instance_parameter_value hps {CTL_ENABLE_BURST_TERMINATE} {0}\n',...
            'set_instance_parameter_value hps {CTL_HRB_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {CTL_LOOK_AHEAD_DEPTH} {4}\n',...
            'set_instance_parameter_value hps {CTL_SELF_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps {CTL_USR_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps {CTL_ZQCAL_EN} {0}\n',...
            'set_instance_parameter_value hps {CUT_NEW_FAMILY_TIMING} {1}\n',...
            'set_instance_parameter_value hps {DAT_DATA_WIDTH} {32}\n',...
            'set_instance_parameter_value hps {DEBUGAPB_Enable} {0}\n',...
            'set_instance_parameter_value hps {DEBUG_MODE} {0}\n',...
            'set_instance_parameter_value hps {DEVICE_DEPTH} {1}\n',...
            'set_instance_parameter_value hps {DEVICE_FAMILY_PARAM} {}\n',...
            'set_instance_parameter_value hps {DISABLE_CHILD_MESSAGING} {0}\n',...
            'set_instance_parameter_value hps {DISCRETE_FLY_BY} {1}\n',...
            'set_instance_parameter_value hps {DLL_SHARING_MODE} {None}\n',...
            'set_instance_parameter_value hps {DMA_Enable} {No No No No No No No No}\n',...
            'set_instance_parameter_value hps {DQS_DQSN_MODE} {DIFFERENTIAL}\n',...
            'set_instance_parameter_value hps {DQ_INPUT_REG_USE_CLKN} {0}\n',...
            'set_instance_parameter_value hps {DUPLICATE_AC} {0}\n',...
            'set_instance_parameter_value hps {ED_EXPORT_SEQ_DEBUG} {0}\n',...
            'set_instance_parameter_value hps {EMAC0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {EMAC0_PTP} {0}\n',...
            'set_instance_parameter_value hps {EMAC0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {EMAC1_Mode} {RGMII}\n',...
            'set_instance_parameter_value hps {EMAC1_PTP} {0}\n',...
            'set_instance_parameter_value hps {EMAC1_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {ENABLE_ABS_RAM_MEM_INIT} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_BONDING} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_BURST_MERGE} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_CTRL_AVALON_INTERFACE} {1}\n',...
            'set_instance_parameter_value hps {ENABLE_DELAY_CHAIN_WRITE} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_EMIT_BFM_MASTER} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_EXPORT_SEQ_DEBUG_BRIDGE} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_EXTRA_REPORTING} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_ISS_PROBES} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_NON_DESTRUCTIVE_CALIB} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_NON_DES_CAL} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_NON_DES_CAL_TEST} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT} {0}\n',...
            'set_instance_parameter_value hps {ENABLE_USER_ECC} {0}\n',...
            'set_instance_parameter_value hps {EXPORT_AFI_HALF_CLK} {0}\n',...
            'set_instance_parameter_value hps {EXTRA_SETTINGS} {}\n',...
            'set_instance_parameter_value hps {F2SCLK_COLDRST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SCLK_DBGRST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SCLK_PERIPHCLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SCLK_SDRAMCLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SCLK_WARMRST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SDRAM_Type} {',F2SDRAM_Type,'}\n',...
            'set_instance_parameter_value hps {F2SDRAM_Width} {',F2SDRAM_Width,'}\n',...
            'set_instance_parameter_value hps {F2SINTERRUPT_Enable} {1}\n',...
            'set_instance_parameter_value hps {F2S_Width} {0}\n',...
            'set_instance_parameter_value hps {FIX_READ_LATENCY} {8}\n',...
            'set_instance_parameter_value hps {FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT} {0}\n',...
            'set_instance_parameter_value hps {FORCED_NUM_WRITE_FR_CYCLE_SHIFTS} {0}\n',...
            'set_instance_parameter_value hps {FORCE_DQS_TRACKING} {AUTO}\n',...
            'set_instance_parameter_value hps {FORCE_MAX_LATENCY_COUNT_WIDTH} {0}\n',...
            'set_instance_parameter_value hps {FORCE_SEQUENCER_TCL_DEBUG_MODE} {0}\n',...
            'set_instance_parameter_value hps {FORCE_SHADOW_REGS} {AUTO}\n',...
            'set_instance_parameter_value hps {FORCE_SYNTHESIS_LANGUAGE} {}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK} {125}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK} {2.5}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK} {125}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK} {2.5}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C2_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C3_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDIO_CCLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {GPIO_Enable} {No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No}\n',...
            'set_instance_parameter_value hps {GP_Enable} {0}\n',...
            'set_instance_parameter_value hps {HARD_EMIF} {1}\n',...
            'set_instance_parameter_value hps {HCX_COMPAT_MODE} {0}\n',...
            'set_instance_parameter_value hps {HHP_HPS} {1}\n',...
            'set_instance_parameter_value hps {HHP_HPS_SIMULATION} {0}\n',...
            'set_instance_parameter_value hps {HHP_HPS_VERIFICATION} {0}\n',...
            'set_instance_parameter_value hps {HLGPI_Enable} {0}\n',...
            'set_instance_parameter_value hps {HPS_PROTOCOL} {DDR3}\n',...
            'set_instance_parameter_value hps {I2C0_Mode} {I2C}\n',...
            'set_instance_parameter_value hps {I2C0_PinMuxing} {HPS I/O Set 1}\n',...
            'set_instance_parameter_value hps {I2C1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2C1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {I2C2_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2C2_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {I2C3_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2C3_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {INCLUDE_BOARD_DELAY_MODEL} {0}\n',...
            'set_instance_parameter_value hps {INCLUDE_MULTIRANK_BOARD_DELAY_MODEL} {0}\n',...
            'set_instance_parameter_value hps {IS_ES_DEVICE} {0}\n',...
            'set_instance_parameter_value hps {LOANIO_Enable} {No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No No}\n',...
            'set_instance_parameter_value hps {LOCAL_ID_WIDTH} {8}\n',...
            'set_instance_parameter_value hps {LRDIMM_EXTENDED_CONFIG} {0x000000000000000000}\n',...
            'set_instance_parameter_value hps {LWH2F_Enable} {false}\n',...
            'set_instance_parameter_value hps {MARGIN_VARIATION_TEST} {0}\n',...
            'set_instance_parameter_value hps {MAX_PENDING_RD_CMD} {32}\n',...
            'set_instance_parameter_value hps {MAX_PENDING_WR_CMD} {16}\n',...
            'set_instance_parameter_value hps {MEM_ASR} {Manual}\n',...
            'set_instance_parameter_value hps {MEM_ATCL} {Disabled}\n',...
            'set_instance_parameter_value hps {MEM_AUTO_LEVELING_MODE} {1}\n',...
            'set_instance_parameter_value hps {MEM_BANKADDR_WIDTH} {3}\n',...
            'set_instance_parameter_value hps {MEM_BL} {OTF}\n',...
            'set_instance_parameter_value hps {MEM_BT} {Sequential}\n',...
            'set_instance_parameter_value hps {MEM_CK_PHASE} {0.0}\n',...
            'set_instance_parameter_value hps {MEM_CK_WIDTH} {1}\n',...
            'set_instance_parameter_value hps {MEM_CLK_EN_WIDTH} {1}\n',...
            'set_instance_parameter_value hps {MEM_CLK_FREQ} {400.0}\n',...
            'set_instance_parameter_value hps {MEM_CLK_FREQ_MAX} {800.0}\n',...
            'set_instance_parameter_value hps {MEM_COL_ADDR_WIDTH} {10}\n',...
            'set_instance_parameter_value hps {MEM_CS_WIDTH} {1}\n',...
            'set_instance_parameter_value hps {MEM_DEVICE} {MISSING_MODEL}\n',...
            'set_instance_parameter_value hps {MEM_DLL_EN} {1}\n',...
            'set_instance_parameter_value hps {MEM_DQ_PER_DQS} {8}\n',...
            'set_instance_parameter_value hps {MEM_DQ_WIDTH} {40}\n',...
            'set_instance_parameter_value hps {MEM_DRV_STR} {RZQ/6}\n',...
            'set_instance_parameter_value hps {MEM_FORMAT} {DISCRETE}\n',...
            'set_instance_parameter_value hps {MEM_GUARANTEED_WRITE_INIT} {0}\n',...
            'set_instance_parameter_value hps {MEM_IF_BOARD_BASE_DELAY} {10}\n',...
            'set_instance_parameter_value hps {MEM_IF_DM_PINS_EN} {1}\n',...
            'set_instance_parameter_value hps {MEM_IF_DQSN_EN} {1}\n',...
            'set_instance_parameter_value hps {MEM_IF_SIM_VALID_WINDOW} {0}\n',...
            'set_instance_parameter_value hps {MEM_INIT_EN} {0}\n',...
            'set_instance_parameter_value hps {MEM_INIT_FILE} {}\n',...
            'set_instance_parameter_value hps {MEM_MIRROR_ADDRESSING} {0}\n',...
            'set_instance_parameter_value hps {MEM_NUMBER_OF_DIMMS} {1}\n',...
            'set_instance_parameter_value hps {MEM_NUMBER_OF_RANKS_PER_DEVICE} {1}\n',...
            'set_instance_parameter_value hps {MEM_NUMBER_OF_RANKS_PER_DIMM} {1}\n',...
            'set_instance_parameter_value hps {MEM_PD} {DLL off}\n',...
            'set_instance_parameter_value hps {MEM_RANK_MULTIPLICATION_FACTOR} {1}\n',...
            'set_instance_parameter_value hps {MEM_ROW_ADDR_WIDTH} {15}\n',...
            'set_instance_parameter_value hps {MEM_RTT_NOM} {RZQ/6}\n',...
            'set_instance_parameter_value hps {MEM_RTT_WR} {Dynamic ODT off}\n',...
            'set_instance_parameter_value hps {MEM_SRT} {Normal}\n',...
            'set_instance_parameter_value hps {MEM_TCL} {7}\n',...
            'set_instance_parameter_value hps {MEM_TFAW_NS} {30.0}\n',...
            'set_instance_parameter_value hps {MEM_TINIT_US} {500}\n',...
            'set_instance_parameter_value hps {MEM_TMRD_CK} {4}\n',...
            'set_instance_parameter_value hps {MEM_TRAS_NS} {35.0}\n',...
            'set_instance_parameter_value hps {MEM_TRCD_NS} {13.75}\n',...
            'set_instance_parameter_value hps {MEM_TREFI_US} {7.8}\n',...
            'set_instance_parameter_value hps {MEM_TRFC_NS} {260.0}\n',...
            'set_instance_parameter_value hps {MEM_TRP_NS} {13.75}\n',...
            'set_instance_parameter_value hps {MEM_TRRD_NS} {10.0}\n',...
            'set_instance_parameter_value hps {MEM_TRTP_NS} {10.0}\n',...
            'set_instance_parameter_value hps {MEM_TWR_NS} {15.0}\n',...
            'set_instance_parameter_value hps {MEM_TWTR} {4}\n',...
            'set_instance_parameter_value hps {MEM_USER_LEVELING_MODE} {Leveling}\n',...
            'set_instance_parameter_value hps {MEM_VENDOR} {JEDEC}\n',...
            'set_instance_parameter_value hps {MEM_VERBOSE} {1}\n',...
            'set_instance_parameter_value hps {MEM_VOLTAGE} {1.5V DDR3}\n',...
            'set_instance_parameter_value hps {MEM_WTCL} {6}\n',...
            'set_instance_parameter_value hps {MPU_EVENTS_Enable} {0}\n',...
            'set_instance_parameter_value hps {MRS_MIRROR_PING_PONG_ATSO} {0}\n',...
            'set_instance_parameter_value hps {MULTICAST_EN} {0}\n',...
            'set_instance_parameter_value hps {NAND_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {NAND_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {NEXTGEN} {1}\n',...
            'set_instance_parameter_value hps {NIOS_ROM_DATA_WIDTH} {32}\n',...
            'set_instance_parameter_value hps {NUM_DLL_SHARING_INTERFACES} {1}\n',...
            'set_instance_parameter_value hps {NUM_EXTRA_REPORT_PATH} {10}\n',...
            'set_instance_parameter_value hps {NUM_OCT_SHARING_INTERFACES} {1}\n',...
            'set_instance_parameter_value hps {NUM_OF_PORTS} {1}\n',...
            'set_instance_parameter_value hps {NUM_PLL_SHARING_INTERFACES} {1}\n',...
            'set_instance_parameter_value hps {OCT_SHARING_MODE} {None}\n',...
            'set_instance_parameter_value hps {P2C_READ_CLOCK_ADD_PHASE} {0.0}\n',...
            'set_instance_parameter_value hps {PACKAGE_DESKEW} {0}\n',...
            'set_instance_parameter_value hps {PARSE_FRIENDLY_DEVICE_FAMILY_PARAM} {}\n',...
            'set_instance_parameter_value hps {PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID} {0}\n',...
            'set_instance_parameter_value hps {PHY_CSR_CONNECTION} {INTERNAL_JTAG}\n',...
            'set_instance_parameter_value hps {PHY_CSR_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {PHY_ONLY} {0}\n',...
            'set_instance_parameter_value hps {PINGPONGPHY_EN} {0}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_CLK_PARAM_VALID} {0}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_LOCATION} {Top_Bottom}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_SHARING_MODE} {None}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_DIV_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_FREQ_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_FREQ_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_MULT_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_PHASE_PS_PARAM} {0}\n',...
            'set_instance_parameter_value hps {PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM} {}\n',...
            'set_instance_parameter_value hps {POWER_OF_TWO_BUS} {0}\n',...
            'set_instance_parameter_value hps {PRIORITY_PORT} {1 1 1 1 1 1}\n',...
            'set_instance_parameter_value hps {QSPI_Mode} {1 SS}\n',...
            'set_instance_parameter_value hps {QSPI_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {RATE} {Full}\n',...
            'set_instance_parameter_value hps {RDIMM_CONFIG} {0000000000000000}\n',...
            'set_instance_parameter_value hps {READ_DQ_DQS_CLOCK_SOURCE} {INVERTED_DQS_BUS}\n',...
            'set_instance_parameter_value hps {READ_FIFO_SIZE} {8}\n',...
            'set_instance_parameter_value hps {REFRESH_BURST_VALIDATION} {0}\n',...
            'set_instance_parameter_value hps {REFRESH_INTERVAL} {15000}\n',...
            'set_instance_parameter_value hps {REF_CLK_FREQ} {25.0}\n',...
            'set_instance_parameter_value hps {REF_CLK_FREQ_MAX_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {REF_CLK_FREQ_MIN_PARAM} {0.0}\n',...
            'set_instance_parameter_value hps {REF_CLK_FREQ_PARAM_VALID} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_COLDRST_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_PENDINGRST_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER0CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER1CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER1CLK_FREQ} {100.0}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER2CLK} {5}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER2CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FCLK_USER2CLK_FREQ} {100.0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_CAN_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_CLOCKPERIPHERAL_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_CTI_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_DMA_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_EMAC_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_FPGAMANAGER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_GPIO_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2CEMAC_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2CPERIPHERAL_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_L4TIMER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_NAND_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_OSCTIMER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_QSPI_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SDMMC_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPIMASTER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPISLAVE_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_UART_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_USB_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_WATCHDOG_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2F_Width} {1}\n',...
            'set_instance_parameter_value hps {SDIO_Mode} {4-bit Data}\n',...
            'set_instance_parameter_value hps {SDIO_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {SEQUENCER_TYPE} {NIOS}\n',...
            'set_instance_parameter_value hps {SEQ_MODE} {0}\n',...
            'set_instance_parameter_value hps {SKIP_MEM_INIT} {1}\n',...
            'set_instance_parameter_value hps {SOPC_COMPAT_RESET} {0}\n',...
            'set_instance_parameter_value hps {SPEED_GRADE} {7}\n',...
            'set_instance_parameter_value hps {SPIM0_Mode} {Single Slave Select}\n',...
            'set_instance_parameter_value hps {SPIM0_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {SPIM1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIM1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {SPIS0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIS0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {SPIS1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIS1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {STARVE_LIMIT} {10}\n',...
            'set_instance_parameter_value hps {STM_Enable} {0}\n',...
            'set_instance_parameter_value hps {TEST_Enable} {0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_AC_EYE_REDUCTION_H} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_AC_EYE_REDUCTION_SU} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_AC_SKEW} {0.02}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_AC_SLEW_RATE} {1.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_AC_TO_CK_SKEW} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_CK_CKN_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DERATE_METHOD} {AUTO}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DQS_DQSN_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DQ_EYE_REDUCTION} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DQ_SLEW_RATE} {1.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_DQ_TO_DQS_SKEW} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_ISI_METHOD} {AUTO}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_MAX_CK_DELAY} {0.6}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_MAX_DQS_DELAY} {0.6}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_READ_DQ_EYE_REDUCTION} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_SKEW_BETWEEN_DIMMS} {0.05}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_SKEW_BETWEEN_DQS} {0.02}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_SKEW_CKDQS_DIMM_MAX} {0.01}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_SKEW_CKDQS_DIMM_MIN} {-0.01}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_SKEW_WITHIN_DQS} {0.02}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_TDH} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_TDS} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_TIH} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_BOARD_TIS} {0.0}\n',...
            'set_instance_parameter_value hps {TIMING_TDH} {45}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSCK} {225}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSCKDL} {1200}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSCKDM} {900}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSCKDS} {450}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSH} {0.35}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSQ} {100}\n',...
            'set_instance_parameter_value hps {TIMING_TDQSS} {0.27}\n',...
            'set_instance_parameter_value hps {TIMING_TDS} {10}\n',...
            'set_instance_parameter_value hps {TIMING_TDSH} {0.18}\n',...
            'set_instance_parameter_value hps {TIMING_TDSS} {0.18}\n',...
            'set_instance_parameter_value hps {TIMING_TIH} {120}\n',...
            'set_instance_parameter_value hps {TIMING_TIS} {170}\n',...
            'set_instance_parameter_value hps {TIMING_TQH} {0.38}\n',...
            'set_instance_parameter_value hps {TIMING_TQHS} {300}\n',...
            'set_instance_parameter_value hps {TIMING_TQSH} {0.4}\n',...
            'set_instance_parameter_value hps {TPIUFPGA_Enable} {0}\n',...
            'set_instance_parameter_value hps {TPIUFPGA_alt} {0}\n',...
            'set_instance_parameter_value hps {TRACE_Mode} {HPS}\n',...
            'set_instance_parameter_value hps {TRACE_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {TRACKING_ERROR_TEST} {0}\n',...
            'set_instance_parameter_value hps {TRACKING_WATCH_TEST} {0}\n',...
            'set_instance_parameter_value hps {TREFI} {35100}\n',...
            'set_instance_parameter_value hps {TRFC} {350}\n',...
            'set_instance_parameter_value hps {UART0_Mode} {No Flow Control}\n',...
            'set_instance_parameter_value hps {UART0_PinMuxing} {HPS I/O Set 2}\n',...
            'set_instance_parameter_value hps {UART1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {UART1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {USB0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {USB0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {USB1_Mode} {SDR}\n',...
            'set_instance_parameter_value hps {USB1_PinMuxing} {HPS I/O Set 0}\n',...
            'set_instance_parameter_value hps {USER_DEBUG_LEVEL} {1}\n',...
            'set_instance_parameter_value hps {USE_AXI_ADAPTOR} {0}\n',...
            'set_instance_parameter_value hps {USE_FAKE_PHY} {0}\n',...
            'set_instance_parameter_value hps {USE_MEM_CLK_FREQ} {0}\n',...
            'set_instance_parameter_value hps {USE_MM_ADAPTOR} {1}\n',...
            'set_instance_parameter_value hps {USE_SEQUENCER_BFM} {0}\n',...
            'set_instance_parameter_value hps {WEIGHT_PORT} {0 0 0 0 0 0}\n',...
            'set_instance_parameter_value hps {WRBUFFER_ADDR_WIDTH} {6}\n',...
            'set_instance_parameter_value hps {can0_clk_div} {1}\n',...
            'set_instance_parameter_value hps {can1_clk_div} {1}\n',...
            'set_instance_parameter_value hps {configure_advanced_parameters} {0}\n',...
            'set_instance_parameter_value hps {customize_device_pll_info} {0}\n',...
            'set_instance_parameter_value hps {dbctrl_stayosc1} {1}\n',...
            'set_instance_parameter_value hps {dbg_at_clk_div} {0}\n',...
            'set_instance_parameter_value hps {dbg_clk_div} {1}\n',...
            'set_instance_parameter_value hps {dbg_trace_clk_div} {0}\n',...
            'set_instance_parameter_value hps {desired_can0_clk_mhz} {100.0}\n',...
            'set_instance_parameter_value hps {desired_can1_clk_mhz} {100.0}\n',...
            'set_instance_parameter_value hps {desired_cfg_clk_mhz} {100.0}\n',...
            'set_instance_parameter_value hps {desired_emac0_clk_mhz} {250.0}\n',...
            'set_instance_parameter_value hps {desired_emac1_clk_mhz} {250.0}\n',...
            'set_instance_parameter_value hps {desired_gpio_db_clk_hz} {32000}\n',...
            'set_instance_parameter_value hps {desired_l4_mp_clk_mhz} {100.0}\n',...
            'set_instance_parameter_value hps {desired_l4_sp_clk_mhz} {100.0}\n',...
            'set_instance_parameter_value hps {desired_mpu_clk_mhz} {800.0}\n',...
            'set_instance_parameter_value hps {desired_nand_clk_mhz} {12.5}\n',...
            'set_instance_parameter_value hps {desired_qspi_clk_mhz} {400.0}\n',...
            'set_instance_parameter_value hps {desired_sdmmc_clk_mhz} {200.0}\n',...
            'set_instance_parameter_value hps {desired_spi_m_clk_mhz} {200.0}\n',...
            'set_instance_parameter_value hps {desired_usb_mp_clk_mhz} {200.0}\n',...
            'set_instance_parameter_value hps {device_pll_info_manual} {{320000000 1600000000} {320000000 1000000000} {800000000 400000000 400000000}}\n',...
            'set_instance_parameter_value hps {eosc1_clk_mhz} {25.0}\n',...
            'set_instance_parameter_value hps {eosc2_clk_mhz} {25.0}\n',...
            'set_instance_parameter_value hps {gpio_db_clk_div} {6249}\n',...
            'set_instance_parameter_value hps {l3_mp_clk_div} {1}\n',...
            'set_instance_parameter_value hps {l3_sp_clk_div} {1}\n',...
            'set_instance_parameter_value hps {l4_mp_clk_div} {1}\n',...
            'set_instance_parameter_value hps {l4_mp_clk_source} {1}\n',...
            'set_instance_parameter_value hps {l4_sp_clk_div} {1}\n',...
            'set_instance_parameter_value hps {l4_sp_clk_source} {1}\n',...
            'set_instance_parameter_value hps {main_pll_c3} {3}\n',...
            'set_instance_parameter_value hps {main_pll_c4} {3}\n',...
            'set_instance_parameter_value hps {main_pll_c5} {15}\n',...
            'set_instance_parameter_value hps {main_pll_m} {63}\n',...
            'set_instance_parameter_value hps {main_pll_n} {0}\n',...
            'set_instance_parameter_value hps {nand_clk_source} {2}\n',...
            'set_instance_parameter_value hps {periph_pll_c0} {3}\n',...
            'set_instance_parameter_value hps {periph_pll_c1} {3}\n',...
            'set_instance_parameter_value hps {periph_pll_c2} {1}\n',...
            'set_instance_parameter_value hps {periph_pll_c3} {19}\n',...
            'set_instance_parameter_value hps {periph_pll_c4} {4}\n',...
            'set_instance_parameter_value hps {periph_pll_c5} {9}\n',...
            'set_instance_parameter_value hps {periph_pll_m} {79}\n',...
            'set_instance_parameter_value hps {periph_pll_n} {1}\n',...
            'set_instance_parameter_value hps {periph_pll_source} {0}\n',...
            'set_instance_parameter_value hps {qspi_clk_source} {1}\n',...
            'set_instance_parameter_value hps {sdmmc_clk_source} {2}\n',...
            'set_instance_parameter_value hps {show_advanced_parameters} {0}\n',...
            'set_instance_parameter_value hps {show_debug_info_as_warning_msg} {0}\n',...
            'set_instance_parameter_value hps {show_warning_as_error_msg} {0}\n',...
            'set_instance_parameter_value hps {spi_m_clk_div} {0}\n',...
            'set_instance_parameter_value hps {usb_mp_clk_div} {0}\n',...
'set_instance_parameter_value hps {use_default_mpu_clk} {1}\n'...
            ,'add_interface hps_io conduit end\n',...
            'set_interface_property hps_io EXPORT_OF hps.hps_io\n',...
            'add_interface memory conduit end\n',...
            'set_interface_property memory EXPORT_OF hps.memory\n',...
            'add_connection altera_pll.outclk0 hps.h2f_axi_clock\n\n',...
            ];

            obj.Constraint=[...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_oct_rzqin -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[15] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[15] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[15] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[16] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[16] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[16] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[17] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[17] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[17] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[18] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[18] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[18] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[19] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[19] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[19] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[20] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[20] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[20] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[21] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[21] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[21] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[22] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[22] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[22] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[23] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[23] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[23] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[24] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[24] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[24] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[25] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[25] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[25] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[26] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[26] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[26] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[27] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[27] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[27] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[28] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[28] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[28] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[29] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[29] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[29] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[30] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[30] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[30] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[31] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[31] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[31] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[32] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[32] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[32] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[33] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[33] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[33] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[34] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[34] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[34] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[35] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[35] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[35] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[36] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[36] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[36] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[37] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[37] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[37] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[38] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[38] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[38] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dq[39] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dq[39] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dq[39] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_dqs_n[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dqs_n[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_ck -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to memory_mem_ck -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name D5_DELAY 2 -to memory_mem_ck -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to memory_mem_ck_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to memory_mem_ck_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name D5_DELAY 2 -to memory_mem_ck_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_a[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_a[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_ba[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_ba[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_ba[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_ba[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_ba[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_ba[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_cas_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_cas_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_cke -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_cke -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_cs_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_cs_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_odt -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_odt -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_ras_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_ras_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_we_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_we_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_reset_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to memory_mem_reset_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dm[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dm[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dm[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dm[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dm[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dm[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dm[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dm[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to memory_mem_dm[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to memory_mem_dm[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[15] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[16] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[17] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[18] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[19] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[20] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[21] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[22] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[23] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[24] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[25] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[26] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[27] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[28] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[29] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[30] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[31] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[32] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[33] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[34] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[35] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[36] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[37] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[38] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[39] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[10] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[11] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[12] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[13] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[14] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[5] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[6] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[7] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[8] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[9] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cas_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cke -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cs_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_odt -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ras_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_we_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_reset_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ck -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ck_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name GLOBAL_SIGNAL OFF -to hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __hps_sdram_p0\n',...
            'set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to hps|hps_io|border|hps_sdram_inst -tag __hps_sdram_p0\n',...
'set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to hps|hps_io|border|hps_sdram_inst|pll0|fbout -tag __hps_sdram_p0\n\n'...
            ];
        end
    end

end