\section{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\label{structFMC__Bank2__3__TypeDef}\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+M\+E\+M2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+A\+T\+T2}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+C\+C\+R2}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+C\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+M\+E\+M3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+A\+T\+T3}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+C\+C\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank2. 

Definition at line \textbf{ 545} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFMC__Bank2__3__TypeDef_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!E\+C\+C\+R2@{E\+C\+C\+R2}}
\index{E\+C\+C\+R2@{E\+C\+C\+R2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{E\+C\+C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+C\+C\+R2}

N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 

Definition at line \textbf{ 552} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a6062be7dc144c07e01c303cb49d69ce2}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!E\+C\+C\+R3@{E\+C\+C\+R3}}
\index{E\+C\+C\+R3@{E\+C\+C\+R3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{E\+C\+C\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+C\+C\+R3}

N\+A\+ND Flash E\+CC result registers 3, Address offset\+: 0x94 

Definition at line \textbf{ 560} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+A\+T\+T2@{P\+A\+T\+T2}}
\index{P\+A\+T\+T2@{P\+A\+T\+T2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+A\+T\+T2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+A\+T\+T2}

N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line \textbf{ 550} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_aba03fea9c1bb2242d963e29f1b94d25e}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+A\+T\+T3@{P\+A\+T\+T3}}
\index{P\+A\+T\+T3@{P\+A\+T\+T3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+A\+T\+T3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+A\+T\+T3}

N\+A\+ND Flash Attribute memory space timing register 3, Address offset\+: 0x8C 

Definition at line \textbf{ 558} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+C\+R2@{P\+C\+R2}}
\index{P\+C\+R2@{P\+C\+R2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+C\+R2}

N\+A\+ND Flash control register 2, Address offset\+: 0x60 

Definition at line \textbf{ 547} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a73861fa74b83973fa1b5f92735c042ef}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+C\+R3@{P\+C\+R3}}
\index{P\+C\+R3@{P\+C\+R3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+C\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+C\+R3}

N\+A\+ND Flash control register 3, Address offset\+: 0x80 

Definition at line \textbf{ 555} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+M\+E\+M2@{P\+M\+E\+M2}}
\index{P\+M\+E\+M2@{P\+M\+E\+M2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+M\+E\+M2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+M\+E\+M2}

N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line \textbf{ 549} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_aba8981e4f06cfb3db7d9959242052f80}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+M\+E\+M3@{P\+M\+E\+M3}}
\index{P\+M\+E\+M3@{P\+M\+E\+M3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{P\+M\+E\+M3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+M\+E\+M3}

N\+A\+ND Flash Common memory space timing register 3, Address offset\+: 0x88 

Definition at line \textbf{ 557} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_af86c61a5d38a4fc9cef942a12744486b}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x70 

Definition at line \textbf{ 551} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x78 

Definition at line \textbf{ 553} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x7C 

Definition at line \textbf{ 554} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_af2b40c5e36a5e861490988275499e158}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x90 

Definition at line \textbf{ 559} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_a89623ee198737b29dc0a803310605a83}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{S\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R2}

N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 

Definition at line \textbf{ 548} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank2__3__TypeDef_af30c34f7c606cb9416a413ec5fa36491}} 
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!S\+R3@{S\+R3}}
\index{S\+R3@{S\+R3}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection{S\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R3}

N\+A\+ND Flash F\+I\+FO status and interrupt register 3, Address offset\+: 0x84 

Definition at line \textbf{ 556} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
