{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "fpga"}, {"score": 0.041076216906153026, "phrase": "throughput_rate"}, {"score": 0.03425562546447245, "phrase": "eight_clock_cycles"}, {"score": 0.003401148484767927, "phrase": "corresponding_latency"}, {"score": 0.0030097975788892896, "phrase": "entire_scaled_architecture"}, {"score": 0.0028715299874549245, "phrase": "clock_rate"}, {"score": 0.0027916287357898544, "phrase": "power_consumption"}, {"score": 0.0025409639091476363, "phrase": "upgraded_version"}, {"score": 0.002493592357827492, "phrase": "fpga_device"}, {"score": 0.0024241817763927163, "phrase": "speed-area_optimized_processor"}, {"score": 0.0022064376000055764, "phrase": "real_time_applications"}, {"score": 0.0021050078067710596, "phrase": "elsevier"}], "paper_keywords": ["Architectural design", " CORDIC", " FPGA implementation", " Latency", " Radix-4", " Speed", " Throughput"], "paper_abstract": "A new scaled radix-4 CORDIC architecture that incorporates pipelining and parallelism is presented The latency of the architecture is n/2 clock cycles and throughput rate is one valid result per n/2 clocks for n bit precision A 16 bit radix-4 CORDIC architecture is implemented on the available FPGA platform The corresponding latency of the architecture is eight clock cycles and throughput rate is one valid result per eight clock cycles The entire scaled architecture operates at 56 96 MHz of clock rate with a power consumption of 380 mW. The speed can be enhanced with the upgraded version of FPGA device. A speed-area optimized processor is obtained through this architecture and is suitable for real time applications (C) 2010 Elsevier B V. All rights reserved", "paper_title": "Architectural design and FPGA implementation of radix-4 CORDIC processor", "paper_id": "WOS:000277906000004"}