{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 13:22:39 2024 " "Info: Processing started: Fri Nov 29 13:22:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "../ARM_System/RV32I_System.vwf " "Info: Using vector source file \"../ARM_System/RV32I_System.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "RV32I_System.vwf ARM_System.sim_ori.vwf " "Info: A backup of RV32I_System.vwf called ARM_System.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|KEY\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|KEY\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|KEY\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|KEY\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|KEY\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|KEY\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[8\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[8\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[9\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[9\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[10\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[10\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[11\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[11\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[12\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[12\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[13\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[13\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[14\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[14\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[15\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[15\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[16\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[16\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|SW\[17\] " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|SW\[17\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RV32I_System\|UART_RXD " "Warning: Can't find signal in vector source file for input pin \"\|RV32I_System\|UART_RXD\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored. " "Info: System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored." {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: pll0\|altpll_component\|auto_generated\|pll1 " "Info: System task: Time: 0  Instance: pll0\|altpll_component\|auto_generated\|pll1" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL is enabled " "Info: System task:  Note : CycloneII PLL is enabled" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: pll0\|altpll_component\|auto_generated\|pll1 " "Info: System task: Time: 0  Instance: pll0\|altpll_component\|auto_generated\|pll1" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|RV32I_System\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[33\] 175.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 175.0 ns on register \"\|RV32I_System\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[33\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|RV32I_System\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[33\] 175.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 175.0 ns on register \"\|RV32I_System\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[33\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL locked to incoming clock " "Info: System task:  Note : CycloneII PLL locked to incoming clock" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 190000  Instance: pll0\|altpll_component\|auto_generated\|pll1 " "Info: System task: Time: 190000  Instance: pll0\|altpll_component\|auto_generated\|pll1" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     29.62 % " "Info: Simulation coverage is      29.62 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "74675012 " "Info: Number of transitions in simulation is 74675012" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "RV32I_System.vwf " "Info: Vector file RV32I_System.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 24 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 13:30:03 2024 " "Info: Processing ended: Fri Nov 29 13:30:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:07:24 " "Info: Elapsed time: 00:07:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:16 " "Info: Total CPU time (on all processors): 00:08:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
