

================================================================
== Vitis HLS Report for 'projPos22_Pipeline_projPos'
================================================================
* Date:           Fri Jan  9 14:24:50 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.235 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- projPos  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_4 = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 12 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 13 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln393 = br void %VITIS_LOOP_397_1.i" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 15 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 16 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.66ns)   --->   "%icmp_ln393 = icmp_slt  i32 %i_cast, i32 %p_read_4" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 19 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %projPos.exit.exitStub, void %VITIS_LOOP_397_1.split.i" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%add_ln393 = add i31 %i_load, i31 1" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'add' 'add_ln393' <Predicate = (icmp_ln393)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln393 = muxlogic i31 %add_ln393"   --->   Operation 22 'muxlogic' 'muxLogicData_to_store_ln393' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln393 = muxlogic i31 %i"   --->   Operation 23 'muxlogic' 'muxLogicAddr_to_store_ln393' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.40ns)   --->   "%store_ln393 = store i31 %add_ln393, i31 %i" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'store' 'store_ln393' <Predicate = (icmp_ln393)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_primalInfeasRay_SVfifo_ub_i_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_primalInfeasRay_SVfifo_ub_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.75ns)   --->   "%primalInfeasRay_SVfifo_ub_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_SVfifo_ub_i" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'read' 'primalInfeasRay_SVfifo_ub_i_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln395 = trunc i512 %primalInfeasRay_SVfifo_ub_i_read" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'trunc' 'trunc_ln395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln395_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 64, i32 127" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 28 'partselect' 'trunc_ln395_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln395_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 128, i32 191" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 29 'partselect' 'trunc_ln395_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln395_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 192, i32 255" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'partselect' 'trunc_ln395_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln395_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 256, i32 319" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 31 'partselect' 'trunc_ln395_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln395_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 320, i32 383" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'partselect' 'trunc_ln395_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln395_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 384, i32 447" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'partselect' 'trunc_ln395_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln395_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 448, i32 511" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'partselect' 'trunc_ln395_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 52, i32 62" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln401 = trunc i512 %primalInfeasRay_SVfifo_ub_i_read" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'trunc' 'trunc_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln401 = icmp_ne  i11 %tmp, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%icmp_ln401_1 = icmp_eq  i52 %trunc_ln401, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'icmp' 'icmp_ln401_1' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 116, i32 126" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln401_1 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 64, i32 115" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 40 'partselect' 'trunc_ln401_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln401_2 = icmp_ne  i11 %tmp_2, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 41 'icmp' 'icmp_ln401_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln401_3 = icmp_eq  i52 %trunc_ln401_1, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'icmp' 'icmp_ln401_3' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 180, i32 190" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 43 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln401_2 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 128, i32 179" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 44 'partselect' 'trunc_ln401_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln401_4 = icmp_ne  i11 %tmp_4, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 45 'icmp' 'icmp_ln401_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%icmp_ln401_5 = icmp_eq  i52 %trunc_ln401_2, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 46 'icmp' 'icmp_ln401_5' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 244, i32 254" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln401_3 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 192, i32 243" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 48 'partselect' 'trunc_ln401_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%icmp_ln401_6 = icmp_ne  i11 %tmp_6, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 49 'icmp' 'icmp_ln401_6' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.73ns)   --->   "%icmp_ln401_7 = icmp_eq  i52 %trunc_ln401_3, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 50 'icmp' 'icmp_ln401_7' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 308, i32 318" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln401_4 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 256, i32 307" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 52 'partselect' 'trunc_ln401_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln401_8 = icmp_ne  i11 %tmp_8, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 53 'icmp' 'icmp_ln401_8' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.73ns)   --->   "%icmp_ln401_9 = icmp_eq  i52 %trunc_ln401_4, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 54 'icmp' 'icmp_ln401_9' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 372, i32 382" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln401_5 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 320, i32 371" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 56 'partselect' 'trunc_ln401_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.61ns)   --->   "%icmp_ln401_10 = icmp_ne  i11 %tmp_s, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 57 'icmp' 'icmp_ln401_10' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%icmp_ln401_11 = icmp_eq  i52 %trunc_ln401_5, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 58 'icmp' 'icmp_ln401_11' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 436, i32 446" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 59 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln401_6 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 384, i32 435" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 60 'partselect' 'trunc_ln401_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.61ns)   --->   "%icmp_ln401_12 = icmp_ne  i11 %tmp_11, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 61 'icmp' 'icmp_ln401_12' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.73ns)   --->   "%icmp_ln401_13 = icmp_eq  i52 %trunc_ln401_6, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 62 'icmp' 'icmp_ln401_13' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 500, i32 510" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 63 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln401_7 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasRay_SVfifo_ub_i_read, i32 448, i32 499" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 64 'partselect' 'trunc_ln401_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln401_14 = icmp_ne  i11 %tmp_13, i11 2047" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 65 'icmp' 'icmp_ln401_14' <Predicate = true> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%icmp_ln401_15 = icmp_eq  i52 %trunc_ln401_7, i52 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 66 'icmp' 'icmp_ln401_15' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln395 = bitcast i64 %trunc_ln395" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 67 'bitcast' 'bitcast_ln395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln395_1 = bitcast i64 %trunc_ln395_7" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 68 'bitcast' 'bitcast_ln395_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln395_2 = bitcast i64 %trunc_ln395_8" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 69 'bitcast' 'bitcast_ln395_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln395_3 = bitcast i64 %trunc_ln395_9" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 70 'bitcast' 'bitcast_ln395_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln395_4 = bitcast i64 %trunc_ln395_s" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 71 'bitcast' 'bitcast_ln395_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln395_5 = bitcast i64 %trunc_ln395_1" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 72 'bitcast' 'bitcast_ln395_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln395_6 = bitcast i64 %trunc_ln395_2" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 73 'bitcast' 'bitcast_ln395_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln395_7 = bitcast i64 %trunc_ln395_3" [./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 74 'bitcast' 'bitcast_ln395_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_1 = muxlogic i64 %bitcast_ln395"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_tmp_1' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 76 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_1 = muxlogic i64 0"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_tmp_1' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 77 [1/1] (1.58ns)   --->   "%tmp_1 = fcmp_olt  i64 %bitcast_ln395, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 77 'dcmp' 'tmp_1' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_3 = muxlogic i64 %bitcast_ln395_1"   --->   Operation 78 'muxlogic' 'muxLogicI0_to_tmp_3' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 79 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_3 = muxlogic i64 0"   --->   Operation 79 'muxlogic' 'muxLogicI1_to_tmp_3' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 80 [1/1] (1.58ns)   --->   "%tmp_3 = fcmp_olt  i64 %bitcast_ln395_1, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 80 'dcmp' 'tmp_3' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_5 = muxlogic i64 %bitcast_ln395_2"   --->   Operation 81 'muxlogic' 'muxLogicI0_to_tmp_5' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 82 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_5 = muxlogic i64 0"   --->   Operation 82 'muxlogic' 'muxLogicI1_to_tmp_5' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln395_2, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 83 'dcmp' 'tmp_5' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_7 = muxlogic i64 %bitcast_ln395_3"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_tmp_7' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 85 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_7 = muxlogic i64 0"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_tmp_7' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 86 [1/1] (1.58ns)   --->   "%tmp_7 = fcmp_olt  i64 %bitcast_ln395_3, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 86 'dcmp' 'tmp_7' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_9 = muxlogic i64 %bitcast_ln395_4"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_tmp_9' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 88 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_9 = muxlogic i64 0"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_tmp_9' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%tmp_9 = fcmp_olt  i64 %bitcast_ln395_4, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 89 'dcmp' 'tmp_9' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_10 = muxlogic i64 %bitcast_ln395_5"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_tmp_10' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 91 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_10 = muxlogic i64 0"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_tmp_10' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%tmp_10 = fcmp_olt  i64 %bitcast_ln395_5, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 92 'dcmp' 'tmp_10' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_12 = muxlogic i64 %bitcast_ln395_6"   --->   Operation 93 'muxlogic' 'muxLogicI0_to_tmp_12' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 94 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_12 = muxlogic i64 0"   --->   Operation 94 'muxlogic' 'muxLogicI1_to_tmp_12' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%tmp_12 = fcmp_olt  i64 %bitcast_ln395_6, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 95 'dcmp' 'tmp_12' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_14 = muxlogic i64 %bitcast_ln395_7"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_tmp_14' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 97 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_14 = muxlogic i64 0"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_tmp_14' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%tmp_14 = fcmp_olt  i64 %bitcast_ln395_7, i64 0" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 98 'dcmp' 'tmp_14' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln394 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:394->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 99 'specpipeline' 'specpipeline_ln394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 100 'specloopname' 'specloopname_ln393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln404)   --->   "%or_ln401 = or i1 %icmp_ln401_1, i1 %icmp_ln401" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 101 'or' 'or_ln401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln404)   --->   "%and_ln401 = and i1 %or_ln401, i1 %tmp_1" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 102 'and' 'and_ln401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_1)   --->   "%or_ln401_1 = or i1 %icmp_ln401_3, i1 %icmp_ln401_2" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 103 'or' 'or_ln401_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_1)   --->   "%and_ln401_1 = and i1 %or_ln401_1, i1 %tmp_3" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 104 'and' 'and_ln401_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_2)   --->   "%or_ln401_2 = or i1 %icmp_ln401_5, i1 %icmp_ln401_4" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 105 'or' 'or_ln401_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_2)   --->   "%and_ln401_2 = and i1 %or_ln401_2, i1 %tmp_5" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 106 'and' 'and_ln401_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_3)   --->   "%or_ln401_3 = or i1 %icmp_ln401_7, i1 %icmp_ln401_6" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 107 'or' 'or_ln401_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_3)   --->   "%and_ln401_3 = and i1 %or_ln401_3, i1 %tmp_7" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 108 'and' 'and_ln401_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_4)   --->   "%or_ln401_4 = or i1 %icmp_ln401_9, i1 %icmp_ln401_8" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 109 'or' 'or_ln401_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_4)   --->   "%and_ln401_4 = and i1 %or_ln401_4, i1 %tmp_9" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 110 'and' 'and_ln401_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_5)   --->   "%or_ln401_5 = or i1 %icmp_ln401_11, i1 %icmp_ln401_10" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 111 'or' 'or_ln401_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_5)   --->   "%and_ln401_5 = and i1 %or_ln401_5, i1 %tmp_10" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 112 'and' 'and_ln401_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_6)   --->   "%or_ln401_6 = or i1 %icmp_ln401_13, i1 %icmp_ln401_12" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 113 'or' 'or_ln401_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_6)   --->   "%and_ln401_6 = and i1 %or_ln401_6, i1 %tmp_12" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 114 'and' 'and_ln401_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_7)   --->   "%or_ln401_7 = or i1 %icmp_ln401_15, i1 %icmp_ln401_14" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 115 'or' 'or_ln401_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln404_7)   --->   "%and_ln401_7 = and i1 %or_ln401_7, i1 %tmp_14" [./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 116 'and' 'and_ln401_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404 = select i1 %and_ln401, i64 0, i64 %trunc_ln395" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 117 'select' 'select_ln404' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_1 = select i1 %and_ln401_1, i64 0, i64 %trunc_ln395_7" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 118 'select' 'select_ln404_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_2 = select i1 %and_ln401_2, i64 0, i64 %trunc_ln395_8" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 119 'select' 'select_ln404_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_3 = select i1 %and_ln401_3, i64 0, i64 %trunc_ln395_9" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 120 'select' 'select_ln404_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_4 = select i1 %and_ln401_4, i64 0, i64 %trunc_ln395_s" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 121 'select' 'select_ln404_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_5 = select i1 %and_ln401_5, i64 0, i64 %trunc_ln395_1" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 122 'select' 'select_ln404_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_6 = select i1 %and_ln401_6, i64 0, i64 %trunc_ln395_2" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 123 'select' 'select_ln404_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln404_7 = select i1 %and_ln401_7, i64 0, i64 %trunc_ln395_3" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 124 'select' 'select_ln404_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln404_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %select_ln404_7, i64 %select_ln404_6, i64 %select_ln404_5, i64 %select_ln404_4, i64 %select_ln404_3, i64 %select_ln404_2, i64 %select_ln404_1, i64 %select_ln404" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 125 'bitconcatenate' 'or_ln404_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln404 = muxlogic i512 %or_ln404_i"   --->   Operation 126 'muxlogic' 'muxLogicData_to_write_ln404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.91ns)   --->   "%write_ln404 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo_ub_i, i512 %or_ln404_i" [./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 127 'write' 'write_ln404' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln393 = br void %VITIS_LOOP_397_1.i" [./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 128 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [11]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on local variable 'i' [15]  (0.000 ns)
	'add' operation 31 bit ('add_ln393', ./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [20]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln393') [124]  (0.000 ns)
	'store' operation 0 bit ('store_ln393', ./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) of variable 'add_ln393', ./basic_helper.hpp:393->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111 on local variable 'i' [126]  (0.400 ns)

 <State 2>: 1.492ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_primalInfeasRay_SVfifo_ub_i_read') [23]  (0.000 ns)
	fifo read operation ('primalInfeasRay_SVfifo_ub_i_read', ./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'primalInfeasRay_SVfifo_ub_i' (./basic_helper.hpp:395->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [24]  (0.753 ns)
	'icmp' operation 1 bit ('icmp_ln401_1', ./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [44]  (0.739 ns)

 <State 3>: 2.235ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicI0_to_tmp_1') [46]  (0.654 ns)
	'dcmp' operation 1 bit ('tmp_1', ./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [48]  (1.581 ns)

 <State 4>: 1.355ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln401', ./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [45]  (0.000 ns)
	'and' operation 1 bit ('and_ln401', ./basic_helper.hpp:401->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [49]  (0.000 ns)
	'select' operation 64 bit ('select_ln404', ./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [113]  (0.438 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln404') [122]  (0.000 ns)
	fifo write operation ('write_ln404', ./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'primalInfeasBound_fifo_ub_i' (./basic_helper.hpp:404->./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [123]  (0.917 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
