(pcb "/home/donn/KiCad/WIZnet adapter/WIZnet adapter/WIZnet adapter.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5+dfsg1-2build2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  149497 -135810  104503 -135810  104503 -71080.5  149497 -71080.5
            149497 -135810)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:PinHeader_2x14_P2.54mm_Vertical
      (place J1 111760 -86360 front 0 (PN Conn_02x14_Odd_Even))
    )
    (component Pin_Headers:PinHeader_2x14_P2.54mm_Vertical::1
      (place J2 139700 -86360 front 0 (PN Conn_02x14_Odd_Even))
    )
    (component "Housings_DIP:DIP-48_W15.24mm"
      (place J3 119380 -74168 front 0 (PN Conn_02x24_Counter_Clockwise))
    )
  )
  (library
    (image Pin_Headers:PinHeader_2x14_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -34290))
      (outline (path signal 100  3810 -34290  -1270 -34290))
      (outline (path signal 100  -1270 -34290  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -34350  3870 -34350))
      (outline (path signal 120  -1330 -1270  -1330 -34350))
      (outline (path signal 120  3870 1330  3870 -34350))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -34800))
      (outline (path signal 50  -1800 -34800  4350 -34800))
      (outline (path signal 50  4350 -34800  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
    )
    (image Pin_Headers:PinHeader_2x14_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -34800  4350 1800))
      (outline (path signal 50  -1800 -34800  4350 -34800))
      (outline (path signal 50  -1800 1800  -1800 -34800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -34350))
      (outline (path signal 120  -1330 -1270  -1330 -34350))
      (outline (path signal 120  -1330 -34350  3870 -34350))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -34290  -1270 0))
      (outline (path signal 100  3810 -34290  -1270 -34290))
      (outline (path signal 100  3810 1270  3810 -34290))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Housings_DIP:DIP-48_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -59690))
      (outline (path signal 100  14985 -59690  255 -59690))
      (outline (path signal 100  255 -59690  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -59750))
      (outline (path signal 120  1160 -59750  14080 -59750))
      (outline (path signal 120  14080 -59750  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -59950))
      (outline (path signal 50  -1050 -59950  16300 -59950))
      (outline (path signal 50  16300 -59950  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -58420)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -55880)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -53340)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -50800)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 40 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 41 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 42 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 43 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 44 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 0 -50800)
      (pin Oval[A]Pad_1600x1600_um 45 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 0 -53340)
      (pin Oval[A]Pad_1600x1600_um 46 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 0 -55880)
      (pin Oval[A]Pad_1600x1600_um 47 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 0 -58420)
      (pin Oval[A]Pad_1600x1600_um 48 15240 0)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net Vcc
      (pins J1-1 J2-1 J3-48)
    )
    (net D15
      (pins J1-2 J3-27)
    )
    (net D14
      (pins J1-3 J3-26)
    )
    (net D13
      (pins J1-4 J3-25)
    )
    (net D12
      (pins J1-5 J3-23)
    )
    (net D11
      (pins J1-6 J3-22)
    )
    (net D10
      (pins J1-7 J3-21)
    )
    (net D9
      (pins J1-8 J3-20)
    )
    (net D8
      (pins J1-9 J3-19)
    )
    (net D7
      (pins J1-10 J3-18)
    )
    (net D6
      (pins J1-11 J3-17)
    )
    (net D5
      (pins J1-12 J3-16)
    )
    (net D4
      (pins J1-13 J3-15)
    )
    (net D3
      (pins J1-14 J3-14)
    )
    (net D2
      (pins J1-15 J3-13)
    )
    (net D1
      (pins J1-16 J3-12)
    )
    (net D0
      (pins J1-17 J3-11)
    )
    (net GND
      (pins J1-18 J2-24 J2-23 J2-16 J2-15 J2-10 J3-34 J3-24)
    )
    (net A9
      (pins J1-19 J3-10)
    )
    (net A8
      (pins J1-20 J3-9)
    )
    (net A7
      (pins J1-21 J3-8)
    )
    (net A6
      (pins J1-22 J3-7)
    )
    (net A5
      (pins J1-23 J3-6)
    )
    (net A4
      (pins J1-24 J3-5)
    )
    (net A3
      (pins J1-25 J3-4)
    )
    (net A2
      (pins J1-26 J3-3)
    )
    (net A1
      (pins J1-27 J3-2)
    )
    (net A0
      (pins J1-28 J3-1)
    )
    (net "Net-(J2-Pad28)"
      (pins J2-28)
    )
    (net "Net-(J2-Pad27)"
      (pins J2-27)
    )
    (net "Net-(J2-Pad26)"
      (pins J2-26)
    )
    (net "Net-(J2-Pad25)"
      (pins J2-25)
    )
    (net "Net-(J2-Pad22)"
      (pins J2-22)
    )
    (net ~WR
      (pins J2-21 J3-39)
    )
    (net ~RD
      (pins J2-20 J3-30)
    )
    (net ~CS
      (pins J2-19 J3-40)
    )
    (net ~INT
      (pins J2-18 J3-31)
    )
    (net ~RESET
      (pins J2-17 J3-41)
    )
    (net BRDY0
      (pins J2-14 J3-32)
    )
    (net BRDY1
      (pins J2-13 J3-42)
    )
    (net BRDY2
      (pins J2-12 J3-33)
    )
    (net BRDY3
      (pins J2-11 J3-43)
    )
    (net ~ACTLED
      (pins J2-9 J3-44)
    )
    (net ~SPDLED
      (pins J2-8 J3-35)
    )
    (net ~FDXLED
      (pins J2-7 J3-45)
    )
    (net ~COLLED
      (pins J2-6 J3-36)
    )
    (net ~RXLED
      (pins J2-5 J3-46)
    )
    (net ~TXLED
      (pins J2-4 J3-37)
    )
    (net ~LINKLED
      (pins J2-3 J3-47)
    )
    (net BIT16EN
      (pins J2-2 J3-38)
    )
    (net "Net-(J3-Pad28)"
      (pins J3-28)
    )
    (net "Net-(J3-Pad29)"
      (pins J3-29)
    )
    (class kicad_default "" A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 BIT16EN BRDY0 BRDY1
      BRDY2 BRDY3 D0 D1 D10 D11 D12 D13 D14 D15 D2 D3 D4 D5 D6 D7 D8 D9 GND
      "Net-(J2-Pad22)" "Net-(J2-Pad25)" "Net-(J2-Pad26)" "Net-(J2-Pad27)"
      "Net-(J2-Pad28)" "Net-(J3-Pad28)" "Net-(J3-Pad29)" Vcc ~ACTLED ~COLLED
      ~CS ~FDXLED ~INT ~LINKLED ~RD ~RESET ~RXLED ~SPDLED ~TXLED ~WR
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
