{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-208,-105",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 4 -x 870 -y 80 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 870 -y 60 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 870 -y 120 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 3 -x 680 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 66 67 64 65 68 69 70 71 72 73} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 120L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 140L -pinDir sys_clk_gt left -pinY sys_clk_gt 160L -pinDir sys_rst_n left -pinY sys_rst_n 180L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 80R -pinDir user_lnk_up right -pinY user_lnk_up 100R -pinDir axi_aclk right -pinY axi_aclk 40R -pinDir axi_aresetn right -pinY axi_aresetn 60R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 120R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 200L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 140R -pinDir msi_enable right -pinY msi_enable 160R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 180R -pinDir interrupt_out right -pinY interrupt_out 200R
preplace inst pcie_clock -pg 1 -lvl 1 -x 170 -y 60 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst one -pg 1 -lvl 2 -x 400 -y 240 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi4_lite_plug -pg 1 -lvl 1 -x 170 -y 180 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 140R
preplace netloc pcie_bridge_axi_aclk 1 1 3 NJ 320 N 320 850
preplace netloc pcie_bridge_axi_aresetn 1 3 1 NJ 120
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 2 N 60 500
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 2 N 80 480
preplace netloc xlconstant_0_dout 1 2 1 N 240
preplace netloc CLK_IN_D_0_1 1 0 1 N 60
preplace netloc Conn1 1 3 1 NJ 60
preplace netloc axi4_lite_plug_0_AXI 1 1 2 N 180 N
preplace netloc pcie_bridge_pcie_mgt 1 3 1 NJ 80
levelinfo -pg 1 0 170 400 680 870
pagesize -pg 1 -db -bbox -sgen -130 0 1010 380
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-204,-239",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 650 -y 70 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 650 -y 50 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 650 -y 130 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 3 -x 650 -y 150 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 470 -y 150 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 160 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 160 -y 50 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 2 1 NJ 130
preplace netloc pcie_bridge_axi_aresetn 1 2 1 NJ 150
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 300 130n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 150
preplace netloc xlconstant_0_dout 1 1 1 310 50n
preplace netloc CLK_IN_D_0_1 1 0 1 N 160
preplace netloc Conn1 1 2 1 NJ 50
preplace netloc pcie_bridge_pcie_mgt 1 2 1 NJ 70
levelinfo -pg 1 0 160 470 650
pagesize -pg 1 -db -bbox -sgen -130 0 780 300
"
}
0
