// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeS3_HH_
#define _computeS3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ResizeStream_1.h"
#include "loadPCL.h"
#include "CloneStream.h"
#include "grouperPE_1.h"
#include "Conv1DBuffer_new399.h"
#include "Conv1DMac_new400.h"
#include "Relu1D401.h"
#include "StreamingDataWidthCo_3.h"
#include "Conv1DBuffer_new403.h"
#include "Conv1DMac_new404.h"
#include "Relu1D405.h"
#include "StreamingDataWidthCo_2.h"
#include "Conv1DBuffer_new407.h"
#include "Conv1DMac_new408.h"
#include "Relu1D409.h"
#include "StreamingDataWidthCo_1.h"
#include "Conv1DBuffer_new411.h"
#include "Conv1DMac_new412.h"
#include "Relu1D413.h"
#include "StreamingDataWidthCo.h"
#include "Conv1DBuffer_new_1.h"
#include "Conv1DMac_new_1.h"
#include "Relu1D_1.h"
#include "StreamingDataWidthCo_4.h"
#include "StreamingMaxPool_Pre.h"
#include "Conv1DBuffer_new415.h"
#include "Conv1DMac_new416.h"
#include "Relu1D417.h"
#include "StreamingDataWidthCo_7.h"
#include "Conv1DBuffer_new419.h"
#include "Conv1DMac_new420.h"
#include "Relu1D421.h"
#include "StreamingDataWidthCo_6.h"
#include "Conv1DBuffer_new423.h"
#include "Conv1DMac_new424.h"
#include "Relu1D425.h"
#include "StreamingDataWidthCo_5.h"
#include "Conv1DBuffer_new.h"
#include "Conv1DMac_new.h"
#include "Relu1D.h"
#include "StreamingDataWidthCo_8.h"
#include "grouperPE.h"
#include "ResizeStream.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_grouperbun.h"
#include "start_for_Conv1DBbvn.h"
#include "start_for_Conv1DMbwn.h"
#include "start_for_Relu1D4bxn.h"
#include "start_for_Streamibyn.h"
#include "start_for_Conv1DBbzo.h"
#include "start_for_Conv1DMbAo.h"
#include "start_for_Relu1D4bBo.h"
#include "start_for_StreamibCo.h"
#include "start_for_Conv1DBbDo.h"
#include "start_for_Conv1DMbEo.h"
#include "start_for_Relu1D4bFp.h"
#include "start_for_StreamibGp.h"
#include "start_for_Conv1DBbHp.h"
#include "start_for_Conv1DMbIp.h"
#include "start_for_Relu1D4bJp.h"
#include "start_for_StreamibKp.h"
#include "start_for_Conv1DBbLp.h"
#include "start_for_Conv1DMbMq.h"
#include "start_for_Relu1D_bNq.h"
#include "start_for_StreamibOq.h"
#include "start_for_StreamibPq.h"
#include "start_for_Conv1DBbQq.h"
#include "start_for_Conv1DMbRq.h"
#include "start_for_Relu1D4bSr.h"
#include "start_for_StreamibTr.h"
#include "start_for_Conv1DBbUr.h"
#include "start_for_Conv1DMbVr.h"
#include "start_for_Relu1D4bWr.h"
#include "start_for_StreamibXr.h"
#include "start_for_Conv1DBbYs.h"
#include "start_for_Conv1DMbZs.h"
#include "start_for_Relu1D4b0s.h"
#include "start_for_Streamib1s.h"
#include "start_for_Conv1DBb2s.h"
#include "start_for_Conv1DMb3s.h"
#include "start_for_Relu1D_U0.h"
#include "start_for_Streamib4t.h"
#include "start_for_grouperb5t.h"
#include "start_for_ResizeSb6t.h"
#include "computeS3_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct computeS3 : public sc_module {
    // Port declarations 26
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<64> > input1_V_V_TDATA;
    sc_out< sc_lv<64> > s3_out_V_V_TDATA;
    sc_in< sc_logic > input1_V_V_TVALID;
    sc_out< sc_logic > input1_V_V_TREADY;
    sc_out< sc_logic > s3_out_V_V_TVALID;
    sc_in< sc_logic > s3_out_V_V_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    computeS3(sc_module_name name);
    SC_HAS_PROCESS(computeS3);

    ~computeS3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    computeS3_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* computeS3_control_s_axi_U;
    ResizeStream_1* ResizeStream_1_U0;
    loadPCL* loadPCL_U0;
    CloneStream* CloneStream_U0;
    grouperPE_1* grouperPE_1_U0;
    Conv1DBuffer_new399* Conv1DBuffer_new399_U0;
    Conv1DMac_new400* Conv1DMac_new400_U0;
    Relu1D401* Relu1D401_U0;
    StreamingDataWidthCo_3* StreamingDataWidthCo_3_U0;
    Conv1DBuffer_new403* Conv1DBuffer_new403_U0;
    Conv1DMac_new404* Conv1DMac_new404_U0;
    Relu1D405* Relu1D405_U0;
    StreamingDataWidthCo_2* StreamingDataWidthCo_2_U0;
    Conv1DBuffer_new407* Conv1DBuffer_new407_U0;
    Conv1DMac_new408* Conv1DMac_new408_U0;
    Relu1D409* Relu1D409_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    Conv1DBuffer_new411* Conv1DBuffer_new411_U0;
    Conv1DMac_new412* Conv1DMac_new412_U0;
    Relu1D413* Relu1D413_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    Conv1DBuffer_new_1* Conv1DBuffer_new_1_U0;
    Conv1DMac_new_1* Conv1DMac_new_1_U0;
    Relu1D_1* Relu1D_1_U0;
    StreamingDataWidthCo_4* StreamingDataWidthCo_4_U0;
    StreamingMaxPool_Pre* StreamingMaxPool_Pre_U0;
    Conv1DBuffer_new415* Conv1DBuffer_new415_U0;
    Conv1DMac_new416* Conv1DMac_new416_U0;
    Relu1D417* Relu1D417_U0;
    StreamingDataWidthCo_7* StreamingDataWidthCo_7_U0;
    Conv1DBuffer_new419* Conv1DBuffer_new419_U0;
    Conv1DMac_new420* Conv1DMac_new420_U0;
    Relu1D421* Relu1D421_U0;
    StreamingDataWidthCo_6* StreamingDataWidthCo_6_U0;
    Conv1DBuffer_new423* Conv1DBuffer_new423_U0;
    Conv1DMac_new424* Conv1DMac_new424_U0;
    Relu1D425* Relu1D425_U0;
    StreamingDataWidthCo_5* StreamingDataWidthCo_5_U0;
    Conv1DBuffer_new* Conv1DBuffer_new_U0;
    Conv1DMac_new* Conv1DMac_new_U0;
    Relu1D* Relu1D_U0;
    StreamingDataWidthCo_8* StreamingDataWidthCo_8_U0;
    grouperPE* grouperPE_U0;
    ResizeStream* ResizeStream_U0;
    fifo_w8_d2_A* cnv_48_V_V_U;
    fifo_w8_d2_A* inStr_V_V_U;
    fifo_w8_d2_A* in_1_V_V_U;
    fifo_w8_d2_A* in_2_V_V_U;
    fifo_w8_d2_A* cnv_49_V_V_U;
    fifo_w8_d2_A* cnv_50_V_V_U;
    fifo_w32_d2_A* cnv_51PRL_V_V_U;
    fifo_w32_d2_A* cnv_52PRL_V_V_U;
    fifo_w8_d2_A* cnv_53_V_V_U;
    fifo_w8_d2_A* cnv_54_V_V_U;
    fifo_w32_d2_A* cnv_55PRL_V_V_U;
    fifo_w32_d2_A* cnv_56PRL_V_V_U;
    fifo_w8_d2_A* cnv_57_V_V_U;
    fifo_w8_d2_A* cnv_58_V_V_U;
    fifo_w32_d2_A* cnv_59PRL_V_V_U;
    fifo_w32_d2_A* cnv_60PRL_V_V_U;
    fifo_w8_d2_A* cnv_61_V_V_U;
    fifo_w8_d2_A* cnv_62_V_V_U;
    fifo_w32_d2_A* cnv_63PRL_V_V_U;
    fifo_w32_d2_A* cnv_64PRL_V_V_U;
    fifo_w8_d2_A* cnv_65_V_V_U;
    fifo_w8_d2_A* cnv_66_V_V_U;
    fifo_w32_d2_A* cnv_67PRL_V_V_U;
    fifo_w32_d2_A* cnv_68PRL_V_V_U;
    fifo_w8_d2_A* cnv_69_V_V_U;
    fifo_w8_d2_A* cnv_70_V_V_U;
    fifo_w8_d2_A* cnv_71_V_V_U;
    fifo_w32_d2_A* cnv_72PRL_V_V_U;
    fifo_w32_d2_A* cnv_73PRL_V_V_U;
    fifo_w8_d2_A* cnv_74_V_V_U;
    fifo_w8_d2_A* cnv_75_V_V_U;
    fifo_w32_d2_A* cnv_76PRL_V_V_U;
    fifo_w32_d2_A* cnv_77PRL_V_V_U;
    fifo_w8_d2_A* cnv_78_V_V_U;
    fifo_w8_d2_A* cnv_79_V_V_U;
    fifo_w32_d2_A* cnv_80PRL_V_V_U;
    fifo_w32_d2_A* cnv_81PRL_V_V_U;
    fifo_w8_d2_A* cnv_82_V_V_U;
    fifo_w8_d2_A* cnv_83_V_V_U;
    fifo_w32_d2_A* cnv_84PRL_V_V_U;
    fifo_w32_d2_A* cnv_85PRL_V_V_U;
    fifo_w8_d2_A* cnv_86_V_V_U;
    fifo_w8_d2_A* outStr_V_V_U;
    start_for_grouperbun* start_for_grouperbun_U;
    start_for_Conv1DBbvn* start_for_Conv1DBbvn_U;
    start_for_Conv1DMbwn* start_for_Conv1DMbwn_U;
    start_for_Relu1D4bxn* start_for_Relu1D4bxn_U;
    start_for_Streamibyn* start_for_Streamibyn_U;
    start_for_Conv1DBbzo* start_for_Conv1DBbzo_U;
    start_for_Conv1DMbAo* start_for_Conv1DMbAo_U;
    start_for_Relu1D4bBo* start_for_Relu1D4bBo_U;
    start_for_StreamibCo* start_for_StreamibCo_U;
    start_for_Conv1DBbDo* start_for_Conv1DBbDo_U;
    start_for_Conv1DMbEo* start_for_Conv1DMbEo_U;
    start_for_Relu1D4bFp* start_for_Relu1D4bFp_U;
    start_for_StreamibGp* start_for_StreamibGp_U;
    start_for_Conv1DBbHp* start_for_Conv1DBbHp_U;
    start_for_Conv1DMbIp* start_for_Conv1DMbIp_U;
    start_for_Relu1D4bJp* start_for_Relu1D4bJp_U;
    start_for_StreamibKp* start_for_StreamibKp_U;
    start_for_Conv1DBbLp* start_for_Conv1DBbLp_U;
    start_for_Conv1DMbMq* start_for_Conv1DMbMq_U;
    start_for_Relu1D_bNq* start_for_Relu1D_bNq_U;
    start_for_StreamibOq* start_for_StreamibOq_U;
    start_for_StreamibPq* start_for_StreamibPq_U;
    start_for_Conv1DBbQq* start_for_Conv1DBbQq_U;
    start_for_Conv1DMbRq* start_for_Conv1DMbRq_U;
    start_for_Relu1D4bSr* start_for_Relu1D4bSr_U;
    start_for_StreamibTr* start_for_StreamibTr_U;
    start_for_Conv1DBbUr* start_for_Conv1DBbUr_U;
    start_for_Conv1DMbVr* start_for_Conv1DMbVr_U;
    start_for_Relu1D4bWr* start_for_Relu1D4bWr_U;
    start_for_StreamibXr* start_for_StreamibXr_U;
    start_for_Conv1DBbYs* start_for_Conv1DBbYs_U;
    start_for_Conv1DMbZs* start_for_Conv1DMbZs_U;
    start_for_Relu1D4b0s* start_for_Relu1D4b0s_U;
    start_for_Streamib1s* start_for_Streamib1s_U;
    start_for_Conv1DBb2s* start_for_Conv1DBb2s_U;
    start_for_Conv1DMb3s* start_for_Conv1DMb3s_U;
    start_for_Relu1D_U0* start_for_Relu1D_U0_U;
    start_for_Streamib4t* start_for_Streamib4t_U;
    start_for_grouperb5t* start_for_grouperb5t_U;
    start_for_ResizeSb6t* start_for_ResizeSb6t_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_1_U0_start_out;
    sc_signal< sc_logic > ResizeStream_1_U0_start_write;
    sc_signal< sc_logic > ResizeStream_1_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_1_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_1_U0_out_V_V_write;
    sc_signal< sc_logic > loadPCL_U0_ap_start;
    sc_signal< sc_logic > loadPCL_U0_ap_done;
    sc_signal< sc_logic > loadPCL_U0_ap_continue;
    sc_signal< sc_logic > loadPCL_U0_ap_idle;
    sc_signal< sc_logic > loadPCL_U0_ap_ready;
    sc_signal< sc_lv<8> > loadPCL_U0_PCL_V_V_din;
    sc_signal< sc_logic > loadPCL_U0_PCL_V_V_write;
    sc_signal< sc_logic > CloneStream_U0_ap_start;
    sc_signal< sc_logic > CloneStream_U0_ap_done;
    sc_signal< sc_logic > CloneStream_U0_ap_continue;
    sc_signal< sc_logic > CloneStream_U0_ap_idle;
    sc_signal< sc_logic > CloneStream_U0_ap_ready;
    sc_signal< sc_logic > CloneStream_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStream_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out1_V_V_write;
    sc_signal< sc_lv<8> > CloneStream_U0_out2_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out2_V_V_write;
    sc_signal< sc_logic > grouperPE_1_U0_ap_start;
    sc_signal< sc_logic > grouperPE_1_U0_ap_done;
    sc_signal< sc_logic > grouperPE_1_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_1_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_1_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_1_U0_start_out;
    sc_signal< sc_logic > grouperPE_1_U0_start_write;
    sc_signal< sc_logic > grouperPE_1_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_1_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_1_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_1_U0_outStream_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new399_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new399_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new400_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new400_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new400_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new400_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new400_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new400_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new400_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new400_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new400_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new400_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D401_U0_ap_start;
    sc_signal< sc_logic > Relu1D401_U0_ap_done;
    sc_signal< sc_logic > Relu1D401_U0_ap_continue;
    sc_signal< sc_logic > Relu1D401_U0_ap_idle;
    sc_signal< sc_logic > Relu1D401_U0_ap_ready;
    sc_signal< sc_logic > Relu1D401_U0_start_out;
    sc_signal< sc_logic > Relu1D401_U0_start_write;
    sc_signal< sc_logic > Relu1D401_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D401_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D401_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_3_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new403_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new403_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new404_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new404_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new404_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new404_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new404_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new404_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new404_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new404_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new404_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new404_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D405_U0_ap_start;
    sc_signal< sc_logic > Relu1D405_U0_ap_done;
    sc_signal< sc_logic > Relu1D405_U0_ap_continue;
    sc_signal< sc_logic > Relu1D405_U0_ap_idle;
    sc_signal< sc_logic > Relu1D405_U0_ap_ready;
    sc_signal< sc_logic > Relu1D405_U0_start_out;
    sc_signal< sc_logic > Relu1D405_U0_start_write;
    sc_signal< sc_logic > Relu1D405_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D405_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D405_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_2_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new407_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new407_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new408_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new408_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new408_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new408_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new408_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new408_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new408_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new408_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new408_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new408_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D409_U0_ap_start;
    sc_signal< sc_logic > Relu1D409_U0_ap_done;
    sc_signal< sc_logic > Relu1D409_U0_ap_continue;
    sc_signal< sc_logic > Relu1D409_U0_ap_idle;
    sc_signal< sc_logic > Relu1D409_U0_ap_ready;
    sc_signal< sc_logic > Relu1D409_U0_start_out;
    sc_signal< sc_logic > Relu1D409_U0_start_write;
    sc_signal< sc_logic > Relu1D409_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D409_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D409_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new411_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new411_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new412_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new412_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new412_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new412_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new412_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new412_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new412_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new412_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new412_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new412_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D413_U0_ap_start;
    sc_signal< sc_logic > Relu1D413_U0_ap_done;
    sc_signal< sc_logic > Relu1D413_U0_ap_continue;
    sc_signal< sc_logic > Relu1D413_U0_ap_idle;
    sc_signal< sc_logic > Relu1D413_U0_ap_ready;
    sc_signal< sc_logic > Relu1D413_U0_start_out;
    sc_signal< sc_logic > Relu1D413_U0_start_write;
    sc_signal< sc_logic > Relu1D413_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D413_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D413_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_1_U0_ap_start;
    sc_signal< sc_logic > Relu1D_1_U0_ap_done;
    sc_signal< sc_logic > Relu1D_1_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_1_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_1_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_1_U0_start_out;
    sc_signal< sc_logic > Relu1D_1_U0_start_write;
    sc_signal< sc_logic > Relu1D_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_1_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_1_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_4_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_start;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_done;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_continue;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_idle;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_ready;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_out;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingMaxPool_Pre_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new415_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new415_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new416_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new416_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new416_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new416_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new416_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new416_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new416_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new416_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new416_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new416_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D417_U0_ap_start;
    sc_signal< sc_logic > Relu1D417_U0_ap_done;
    sc_signal< sc_logic > Relu1D417_U0_ap_continue;
    sc_signal< sc_logic > Relu1D417_U0_ap_idle;
    sc_signal< sc_logic > Relu1D417_U0_ap_ready;
    sc_signal< sc_logic > Relu1D417_U0_start_out;
    sc_signal< sc_logic > Relu1D417_U0_start_write;
    sc_signal< sc_logic > Relu1D417_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D417_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D417_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_7_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_7_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new419_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new419_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new420_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new420_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new420_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new420_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new420_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new420_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new420_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new420_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new420_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new420_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D421_U0_ap_start;
    sc_signal< sc_logic > Relu1D421_U0_ap_done;
    sc_signal< sc_logic > Relu1D421_U0_ap_continue;
    sc_signal< sc_logic > Relu1D421_U0_ap_idle;
    sc_signal< sc_logic > Relu1D421_U0_ap_ready;
    sc_signal< sc_logic > Relu1D421_U0_start_out;
    sc_signal< sc_logic > Relu1D421_U0_start_write;
    sc_signal< sc_logic > Relu1D421_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D421_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D421_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_6_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_6_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new423_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new423_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new424_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new424_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new424_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new424_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new424_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new424_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new424_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new424_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new424_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new424_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D425_U0_ap_start;
    sc_signal< sc_logic > Relu1D425_U0_ap_done;
    sc_signal< sc_logic > Relu1D425_U0_ap_continue;
    sc_signal< sc_logic > Relu1D425_U0_ap_idle;
    sc_signal< sc_logic > Relu1D425_U0_ap_ready;
    sc_signal< sc_logic > Relu1D425_U0_start_out;
    sc_signal< sc_logic > Relu1D425_U0_start_write;
    sc_signal< sc_logic > Relu1D425_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D425_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D425_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_5_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_5_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_U0_ap_start;
    sc_signal< sc_logic > Relu1D_U0_ap_done;
    sc_signal< sc_logic > Relu1D_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_U0_start_out;
    sc_signal< sc_logic > Relu1D_U0_start_write;
    sc_signal< sc_logic > Relu1D_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_8_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_8_U0_out_V_V_write;
    sc_signal< sc_logic > grouperPE_U0_ap_start;
    sc_signal< sc_logic > grouperPE_U0_ap_done;
    sc_signal< sc_logic > grouperPE_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_U0_start_out;
    sc_signal< sc_logic > grouperPE_U0_start_write;
    sc_signal< sc_logic > grouperPE_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_U0_outStream_V_V_write;
    sc_signal< sc_logic > ResizeStream_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_U0_out_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > cnv_48_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_48_V_V_dout;
    sc_signal< sc_logic > cnv_48_V_V_empty_n;
    sc_signal< sc_logic > inStr_V_V_full_n;
    sc_signal< sc_lv<8> > inStr_V_V_dout;
    sc_signal< sc_logic > inStr_V_V_empty_n;
    sc_signal< sc_logic > in_1_V_V_full_n;
    sc_signal< sc_lv<8> > in_1_V_V_dout;
    sc_signal< sc_logic > in_1_V_V_empty_n;
    sc_signal< sc_logic > in_2_V_V_full_n;
    sc_signal< sc_lv<8> > in_2_V_V_dout;
    sc_signal< sc_logic > in_2_V_V_empty_n;
    sc_signal< sc_logic > cnv_49_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_49_V_V_dout;
    sc_signal< sc_logic > cnv_49_V_V_empty_n;
    sc_signal< sc_logic > cnv_50_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_50_V_V_dout;
    sc_signal< sc_logic > cnv_50_V_V_empty_n;
    sc_signal< sc_logic > cnv_51PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_51PRL_V_V_dout;
    sc_signal< sc_logic > cnv_51PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_52PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_52PRL_V_V_dout;
    sc_signal< sc_logic > cnv_52PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_53_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_53_V_V_dout;
    sc_signal< sc_logic > cnv_53_V_V_empty_n;
    sc_signal< sc_logic > cnv_54_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_54_V_V_dout;
    sc_signal< sc_logic > cnv_54_V_V_empty_n;
    sc_signal< sc_logic > cnv_55PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_55PRL_V_V_dout;
    sc_signal< sc_logic > cnv_55PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_56PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_56PRL_V_V_dout;
    sc_signal< sc_logic > cnv_56PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_57_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_57_V_V_dout;
    sc_signal< sc_logic > cnv_57_V_V_empty_n;
    sc_signal< sc_logic > cnv_58_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_58_V_V_dout;
    sc_signal< sc_logic > cnv_58_V_V_empty_n;
    sc_signal< sc_logic > cnv_59PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_59PRL_V_V_dout;
    sc_signal< sc_logic > cnv_59PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_60PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_60PRL_V_V_dout;
    sc_signal< sc_logic > cnv_60PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_61_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_61_V_V_dout;
    sc_signal< sc_logic > cnv_61_V_V_empty_n;
    sc_signal< sc_logic > cnv_62_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_62_V_V_dout;
    sc_signal< sc_logic > cnv_62_V_V_empty_n;
    sc_signal< sc_logic > cnv_63PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_63PRL_V_V_dout;
    sc_signal< sc_logic > cnv_63PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_64PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_64PRL_V_V_dout;
    sc_signal< sc_logic > cnv_64PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_65_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_65_V_V_dout;
    sc_signal< sc_logic > cnv_65_V_V_empty_n;
    sc_signal< sc_logic > cnv_66_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_66_V_V_dout;
    sc_signal< sc_logic > cnv_66_V_V_empty_n;
    sc_signal< sc_logic > cnv_67PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_67PRL_V_V_dout;
    sc_signal< sc_logic > cnv_67PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_68PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_68PRL_V_V_dout;
    sc_signal< sc_logic > cnv_68PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_69_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_69_V_V_dout;
    sc_signal< sc_logic > cnv_69_V_V_empty_n;
    sc_signal< sc_logic > cnv_70_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_70_V_V_dout;
    sc_signal< sc_logic > cnv_70_V_V_empty_n;
    sc_signal< sc_logic > cnv_71_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_71_V_V_dout;
    sc_signal< sc_logic > cnv_71_V_V_empty_n;
    sc_signal< sc_logic > cnv_72PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_72PRL_V_V_dout;
    sc_signal< sc_logic > cnv_72PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_73PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_73PRL_V_V_dout;
    sc_signal< sc_logic > cnv_73PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_74_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_74_V_V_dout;
    sc_signal< sc_logic > cnv_74_V_V_empty_n;
    sc_signal< sc_logic > cnv_75_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_75_V_V_dout;
    sc_signal< sc_logic > cnv_75_V_V_empty_n;
    sc_signal< sc_logic > cnv_76PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_76PRL_V_V_dout;
    sc_signal< sc_logic > cnv_76PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_77PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_77PRL_V_V_dout;
    sc_signal< sc_logic > cnv_77PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_78_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_78_V_V_dout;
    sc_signal< sc_logic > cnv_78_V_V_empty_n;
    sc_signal< sc_logic > cnv_79_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_79_V_V_dout;
    sc_signal< sc_logic > cnv_79_V_V_empty_n;
    sc_signal< sc_logic > cnv_80PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_80PRL_V_V_dout;
    sc_signal< sc_logic > cnv_80PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_81PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_81PRL_V_V_dout;
    sc_signal< sc_logic > cnv_81PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_82_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_82_V_V_dout;
    sc_signal< sc_logic > cnv_82_V_V_empty_n;
    sc_signal< sc_logic > cnv_83_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_83_V_V_dout;
    sc_signal< sc_logic > cnv_83_V_V_empty_n;
    sc_signal< sc_logic > cnv_84PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_84PRL_V_V_dout;
    sc_signal< sc_logic > cnv_84PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_85PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_85PRL_V_V_dout;
    sc_signal< sc_logic > cnv_85PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_86_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_86_V_V_dout;
    sc_signal< sc_logic > cnv_86_V_V_empty_n;
    sc_signal< sc_logic > outStr_V_V_full_n;
    sc_signal< sc_lv<8> > outStr_V_V_dout;
    sc_signal< sc_logic > outStr_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_grouperPE_1_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_1_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_1_U0_empty_n;
    sc_signal< sc_logic > loadPCL_U0_start_full_n;
    sc_signal< sc_logic > loadPCL_U0_start_write;
    sc_signal< sc_logic > CloneStream_U0_start_full_n;
    sc_signal< sc_logic > CloneStream_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new399_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new399_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new399_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new399_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new400_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new400_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new400_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new400_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D401_U0_din;
    sc_signal< sc_logic > start_for_Relu1D401_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D401_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D401_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new403_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new403_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new403_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new403_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new404_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new404_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new404_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new404_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D405_U0_din;
    sc_signal< sc_logic > start_for_Relu1D405_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D405_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D405_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new407_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new407_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new407_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new407_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new408_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new408_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new408_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new408_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D409_U0_din;
    sc_signal< sc_logic > start_for_Relu1D409_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D409_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D409_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new411_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new411_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new411_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new411_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new412_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new412_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new412_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new412_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D413_U0_din;
    sc_signal< sc_logic > start_for_Relu1D413_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D413_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D413_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_din;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_dout;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new415_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new415_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new415_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new415_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new416_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new416_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new416_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new416_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D417_U0_din;
    sc_signal< sc_logic > start_for_Relu1D417_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D417_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D417_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_7_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_7_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_7_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_7_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new419_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new419_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new419_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new419_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new420_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new420_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new420_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new420_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D421_U0_din;
    sc_signal< sc_logic > start_for_Relu1D421_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D421_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D421_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_6_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_6_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new423_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new423_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new423_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new423_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new424_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new424_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new424_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new424_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D425_U0_din;
    sc_signal< sc_logic > start_for_Relu1D425_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D425_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D425_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_5_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_5_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_8_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_8_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_8_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_8_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_U0_empty_n;
    sc_signal< sc_logic > ResizeStream_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_CloneStream_U0_ap_continue();
    void thread_CloneStream_U0_start_full_n();
    void thread_CloneStream_U0_start_write();
    void thread_Conv1DBuffer_new399_U0_ap_continue();
    void thread_Conv1DBuffer_new399_U0_ap_start();
    void thread_Conv1DBuffer_new403_U0_ap_continue();
    void thread_Conv1DBuffer_new403_U0_ap_start();
    void thread_Conv1DBuffer_new407_U0_ap_continue();
    void thread_Conv1DBuffer_new407_U0_ap_start();
    void thread_Conv1DBuffer_new411_U0_ap_continue();
    void thread_Conv1DBuffer_new411_U0_ap_start();
    void thread_Conv1DBuffer_new415_U0_ap_continue();
    void thread_Conv1DBuffer_new415_U0_ap_start();
    void thread_Conv1DBuffer_new419_U0_ap_continue();
    void thread_Conv1DBuffer_new419_U0_ap_start();
    void thread_Conv1DBuffer_new423_U0_ap_continue();
    void thread_Conv1DBuffer_new423_U0_ap_start();
    void thread_Conv1DBuffer_new_1_U0_ap_continue();
    void thread_Conv1DBuffer_new_1_U0_ap_start();
    void thread_Conv1DBuffer_new_U0_ap_continue();
    void thread_Conv1DBuffer_new_U0_ap_start();
    void thread_Conv1DMac_new400_U0_ap_continue();
    void thread_Conv1DMac_new400_U0_ap_start();
    void thread_Conv1DMac_new404_U0_ap_continue();
    void thread_Conv1DMac_new404_U0_ap_start();
    void thread_Conv1DMac_new408_U0_ap_continue();
    void thread_Conv1DMac_new408_U0_ap_start();
    void thread_Conv1DMac_new412_U0_ap_continue();
    void thread_Conv1DMac_new412_U0_ap_start();
    void thread_Conv1DMac_new416_U0_ap_continue();
    void thread_Conv1DMac_new416_U0_ap_start();
    void thread_Conv1DMac_new420_U0_ap_continue();
    void thread_Conv1DMac_new420_U0_ap_start();
    void thread_Conv1DMac_new424_U0_ap_continue();
    void thread_Conv1DMac_new424_U0_ap_start();
    void thread_Conv1DMac_new_1_U0_ap_continue();
    void thread_Conv1DMac_new_1_U0_ap_start();
    void thread_Conv1DMac_new_U0_ap_continue();
    void thread_Conv1DMac_new_U0_ap_start();
    void thread_Relu1D401_U0_ap_continue();
    void thread_Relu1D401_U0_ap_start();
    void thread_Relu1D405_U0_ap_continue();
    void thread_Relu1D405_U0_ap_start();
    void thread_Relu1D409_U0_ap_continue();
    void thread_Relu1D409_U0_ap_start();
    void thread_Relu1D413_U0_ap_continue();
    void thread_Relu1D413_U0_ap_start();
    void thread_Relu1D417_U0_ap_continue();
    void thread_Relu1D417_U0_ap_start();
    void thread_Relu1D421_U0_ap_continue();
    void thread_Relu1D421_U0_ap_start();
    void thread_Relu1D425_U0_ap_continue();
    void thread_Relu1D425_U0_ap_start();
    void thread_Relu1D_1_U0_ap_continue();
    void thread_Relu1D_1_U0_ap_start();
    void thread_Relu1D_U0_ap_continue();
    void thread_Relu1D_U0_ap_start();
    void thread_ResizeStream_1_U0_ap_continue();
    void thread_ResizeStream_1_U0_ap_start();
    void thread_ResizeStream_U0_ap_continue();
    void thread_ResizeStream_U0_ap_start();
    void thread_ResizeStream_U0_start_full_n();
    void thread_ResizeStream_U0_start_write();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_2_U0_ap_continue();
    void thread_StreamingDataWidthCo_2_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_ap_continue();
    void thread_StreamingDataWidthCo_3_U0_ap_start();
    void thread_StreamingDataWidthCo_4_U0_ap_continue();
    void thread_StreamingDataWidthCo_4_U0_ap_start();
    void thread_StreamingDataWidthCo_5_U0_ap_continue();
    void thread_StreamingDataWidthCo_5_U0_ap_start();
    void thread_StreamingDataWidthCo_6_U0_ap_continue();
    void thread_StreamingDataWidthCo_6_U0_ap_start();
    void thread_StreamingDataWidthCo_7_U0_ap_continue();
    void thread_StreamingDataWidthCo_7_U0_ap_start();
    void thread_StreamingDataWidthCo_8_U0_ap_continue();
    void thread_StreamingDataWidthCo_8_U0_ap_start();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_StreamingMaxPool_Pre_U0_ap_continue();
    void thread_StreamingMaxPool_Pre_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_grouperPE_1_U0_ap_continue();
    void thread_grouperPE_1_U0_ap_start();
    void thread_grouperPE_U0_ap_continue();
    void thread_grouperPE_U0_ap_start();
    void thread_input1_V_V_TREADY();
    void thread_loadPCL_U0_ap_continue();
    void thread_loadPCL_U0_ap_start();
    void thread_loadPCL_U0_start_full_n();
    void thread_loadPCL_U0_start_write();
    void thread_s3_out_V_V_TDATA();
    void thread_s3_out_V_V_TVALID();
    void thread_start_for_Conv1DBuffer_new399_U0_din();
    void thread_start_for_Conv1DBuffer_new403_U0_din();
    void thread_start_for_Conv1DBuffer_new407_U0_din();
    void thread_start_for_Conv1DBuffer_new411_U0_din();
    void thread_start_for_Conv1DBuffer_new415_U0_din();
    void thread_start_for_Conv1DBuffer_new419_U0_din();
    void thread_start_for_Conv1DBuffer_new423_U0_din();
    void thread_start_for_Conv1DBuffer_new_1_U0_din();
    void thread_start_for_Conv1DBuffer_new_U0_din();
    void thread_start_for_Conv1DMac_new400_U0_din();
    void thread_start_for_Conv1DMac_new404_U0_din();
    void thread_start_for_Conv1DMac_new408_U0_din();
    void thread_start_for_Conv1DMac_new412_U0_din();
    void thread_start_for_Conv1DMac_new416_U0_din();
    void thread_start_for_Conv1DMac_new420_U0_din();
    void thread_start_for_Conv1DMac_new424_U0_din();
    void thread_start_for_Conv1DMac_new_1_U0_din();
    void thread_start_for_Conv1DMac_new_U0_din();
    void thread_start_for_Relu1D401_U0_din();
    void thread_start_for_Relu1D405_U0_din();
    void thread_start_for_Relu1D409_U0_din();
    void thread_start_for_Relu1D413_U0_din();
    void thread_start_for_Relu1D417_U0_din();
    void thread_start_for_Relu1D421_U0_din();
    void thread_start_for_Relu1D425_U0_din();
    void thread_start_for_Relu1D_1_U0_din();
    void thread_start_for_Relu1D_U0_din();
    void thread_start_for_ResizeStream_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_2_U0_din();
    void thread_start_for_StreamingDataWidthCo_3_U0_din();
    void thread_start_for_StreamingDataWidthCo_4_U0_din();
    void thread_start_for_StreamingDataWidthCo_5_U0_din();
    void thread_start_for_StreamingDataWidthCo_6_U0_din();
    void thread_start_for_StreamingDataWidthCo_7_U0_din();
    void thread_start_for_StreamingDataWidthCo_8_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_StreamingMaxPool_Pre_U0_din();
    void thread_start_for_grouperPE_1_U0_din();
    void thread_start_for_grouperPE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
