// Seed: 356034420
module module_0 (
    output wire id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply0 id_9
);
  assign id_4 = -1;
  parameter id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  wire  id_1;
  logic id_2;
  parameter id_3 = 1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  if (-1) begin : LABEL_0
    assign id_2[-1+:1] = 1;
  end
endmodule
