Test Case C: Mid-repeat blocks
==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=False, Tag=-1, MRU Counter=0
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=3, MRU Counter=3

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=3, MRU Counter=3

==================================================
Memory Access: 1
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=2
Cache Block 3: Valid=True, Tag=3, MRU Counter=3

==================================================
Memory Access: 2
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=3, MRU Counter=3

==================================================
Memory Access: 3
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=3, MRU Counter=7

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=4, MRU Counter=8

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=5, MRU Counter=9

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=6, MRU Counter=10

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=11

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=4, MRU Counter=12

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=5, MRU Counter=13

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=6, MRU Counter=14

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=15

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=4, MRU Counter=16

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=5, MRU Counter=17

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=6, MRU Counter=18

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=19

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=4, MRU Counter=20

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=5, MRU Counter=21

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=6, MRU Counter=22

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=4
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=24
Cache Block 1: Valid=True, Tag=1, MRU Counter=5
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 1
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=24
Cache Block 1: Valid=True, Tag=1, MRU Counter=25
Cache Block 2: Valid=True, Tag=2, MRU Counter=6
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 2
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=24
Cache Block 1: Valid=True, Tag=1, MRU Counter=25
Cache Block 2: Valid=True, Tag=2, MRU Counter=26
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=24
Cache Block 1: Valid=True, Tag=1, MRU Counter=25
Cache Block 2: Valid=True, Tag=3, MRU Counter=27
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=1, MRU Counter=25
Cache Block 2: Valid=True, Tag=3, MRU Counter=27
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 1
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=1, MRU Counter=29
Cache Block 2: Valid=True, Tag=3, MRU Counter=27
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=3, MRU Counter=27
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 3
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=3, MRU Counter=31
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=32
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=5, MRU Counter=33
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=34
Cache Block 3: Valid=True, Tag=7, MRU Counter=23

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=34
Cache Block 3: Valid=True, Tag=7, MRU Counter=35

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=34
Cache Block 3: Valid=True, Tag=4, MRU Counter=36

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=34
Cache Block 3: Valid=True, Tag=5, MRU Counter=37

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=38
Cache Block 3: Valid=True, Tag=5, MRU Counter=37

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=7, MRU Counter=39
Cache Block 3: Valid=True, Tag=5, MRU Counter=37

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=40
Cache Block 3: Valid=True, Tag=5, MRU Counter=37

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=40
Cache Block 3: Valid=True, Tag=5, MRU Counter=41

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=40
Cache Block 3: Valid=True, Tag=6, MRU Counter=42

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=40
Cache Block 3: Valid=True, Tag=7, MRU Counter=43

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=4, MRU Counter=44
Cache Block 3: Valid=True, Tag=7, MRU Counter=43

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=5, MRU Counter=45
Cache Block 3: Valid=True, Tag=7, MRU Counter=43

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=43

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=28
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=48
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=1, MRU Counter=49
Cache Block 1: Valid=True, Tag=2, MRU Counter=30
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 2
Cache Result: hit
Cache Block 0: Valid=True, Tag=1, MRU Counter=49
Cache Block 1: Valid=True, Tag=2, MRU Counter=50
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=1, MRU Counter=49
Cache Block 1: Valid=True, Tag=3, MRU Counter=51
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=1, MRU Counter=49
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 1
Cache Result: hit
Cache Block 0: Valid=True, Tag=1, MRU Counter=53
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=2, MRU Counter=54
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=55
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=4, MRU Counter=56
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=5, MRU Counter=57
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=46
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=57
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=58
Cache Block 3: Valid=True, Tag=7, MRU Counter=47

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=57
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=58
Cache Block 3: Valid=True, Tag=7, MRU Counter=59

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=5, MRU Counter=57
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=58
Cache Block 3: Valid=True, Tag=4, MRU Counter=60

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=61
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=58
Cache Block 3: Valid=True, Tag=4, MRU Counter=60

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=61
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=6, MRU Counter=62
Cache Block 3: Valid=True, Tag=4, MRU Counter=60

==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=5, MRU Counter=61
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=63
Cache Block 3: Valid=True, Tag=4, MRU Counter=60

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=61
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=63
Cache Block 3: Valid=True, Tag=4, MRU Counter=64

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=5, MRU Counter=65
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=63
Cache Block 3: Valid=True, Tag=4, MRU Counter=64

==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=66
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=63
Cache Block 3: Valid=True, Tag=4, MRU Counter=64

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=66
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=67
Cache Block 3: Valid=True, Tag=4, MRU Counter=64

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=66
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=67
Cache Block 3: Valid=True, Tag=4, MRU Counter=68

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=66
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=67
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=67
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=0, MRU Counter=52
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=0, MRU Counter=72
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=1, MRU Counter=73
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=2, MRU Counter=74
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=3, MRU Counter=75
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=0, MRU Counter=76
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=1, MRU Counter=77
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=2, MRU Counter=78
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=3, MRU Counter=79
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=4, MRU Counter=80
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=69

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=70
Cache Block 1: Valid=True, Tag=4, MRU Counter=80
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=81

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=82
Cache Block 1: Valid=True, Tag=4, MRU Counter=80
Cache Block 2: Valid=True, Tag=7, MRU Counter=71
Cache Block 3: Valid=True, Tag=5, MRU Counter=81

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=82
Cache Block 1: Valid=True, Tag=4, MRU Counter=80
Cache Block 2: Valid=True, Tag=7, MRU Counter=83
Cache Block 3: Valid=True, Tag=5, MRU Counter=81

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=82
Cache Block 1: Valid=True, Tag=4, MRU Counter=84
Cache Block 2: Valid=True, Tag=7, MRU Counter=83
Cache Block 3: Valid=True, Tag=5, MRU Counter=81

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=82
Cache Block 1: Valid=True, Tag=4, MRU Counter=84
Cache Block 2: Valid=True, Tag=7, MRU Counter=83
Cache Block 3: Valid=True, Tag=5, MRU Counter=85

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=86
Cache Block 1: Valid=True, Tag=4, MRU Counter=84
Cache Block 2: Valid=True, Tag=7, MRU Counter=83
Cache Block 3: Valid=True, Tag=5, MRU Counter=85

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=86
Cache Block 1: Valid=True, Tag=4, MRU Counter=84
Cache Block 2: Valid=True, Tag=7, MRU Counter=87
Cache Block 3: Valid=True, Tag=5, MRU Counter=85

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=86
Cache Block 1: Valid=True, Tag=4, MRU Counter=88
Cache Block 2: Valid=True, Tag=7, MRU Counter=87
Cache Block 3: Valid=True, Tag=5, MRU Counter=85

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=86
Cache Block 1: Valid=True, Tag=4, MRU Counter=88
Cache Block 2: Valid=True, Tag=7, MRU Counter=87
Cache Block 3: Valid=True, Tag=5, MRU Counter=89

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=90
Cache Block 1: Valid=True, Tag=4, MRU Counter=88
Cache Block 2: Valid=True, Tag=7, MRU Counter=87
Cache Block 3: Valid=True, Tag=5, MRU Counter=89

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=90
Cache Block 1: Valid=True, Tag=4, MRU Counter=88
Cache Block 2: Valid=True, Tag=7, MRU Counter=91
Cache Block 3: Valid=True, Tag=5, MRU Counter=89

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=90
Cache Block 1: Valid=True, Tag=4, MRU Counter=92
Cache Block 2: Valid=True, Tag=7, MRU Counter=91
Cache Block 3: Valid=True, Tag=5, MRU Counter=89

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=90
Cache Block 1: Valid=True, Tag=4, MRU Counter=92
Cache Block 2: Valid=True, Tag=7, MRU Counter=91
Cache Block 3: Valid=True, Tag=5, MRU Counter=93

==================================================
Memory Access: 6
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=94
Cache Block 1: Valid=True, Tag=4, MRU Counter=92
Cache Block 2: Valid=True, Tag=7, MRU Counter=91
Cache Block 3: Valid=True, Tag=5, MRU Counter=93

==================================================
Memory Access: 7
Cache Result: hit
Cache Block 0: Valid=True, Tag=6, MRU Counter=94
Cache Block 1: Valid=True, Tag=4, MRU Counter=92
Cache Block 2: Valid=True, Tag=7, MRU Counter=95
Cache Block 3: Valid=True, Tag=5, MRU Counter=93

==================================================
