#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 28 10:04:34 2024
# Process ID: 8864
# Current directory: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/FC_CIF_0_1/xsim_script.tcl}
# Log file: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1/sim/verilog/xsim.log
# Journal file: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1/sim/verilog\xsim.jou
# Running On: XoiXoi, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12766 MB
#-----------------------------------------------------------
source xsim.dir/FC_CIF_0_1/xsim_script.tcl
# xsim {FC_CIF_0_1} -autoloadwcfg -tclbatch {FC_CIF_0_1.tcl}
Time resolution is 1 ps
source FC_CIF_0_1.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 435 ns : File "D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1/sim/verilog/FC_CIF_0_1.autotb.v" Line 196
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 28 10:04:41 2024...
