#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Jan  3 18:49:51 2020
# Process ID: 22276
# Current directory: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.runs/synth_1
# Command line: vivado.exe -log timing_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timing_core.tcl
# Log file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.runs/synth_1/timing_core.vds
# Journal file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source timing_core.tcl -notrace
Command: synth_design -top timing_core -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 344.797 ; gain = 95.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'timing_core' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'timing_core' (1#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.879 ; gain = 137.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.879 ; gain = 137.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.879 ; gain = 137.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
WARNING: [Synth 8-3936] Found unconnected internal register 'evt_data_reg' and it is trimmed from '32' to '26' bits. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:89]
INFO: [Synth 8-5544] ROM "evt_addr_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "evt_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.879 ; gain = 137.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timing_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[31]
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[30]
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[29]
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[28]
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[27]
WARNING: [Synth 8-3331] design timing_core has unconnected port evt_data_in[26]
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[0]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[1]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[2]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[3]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[4]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[5]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[6]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[7]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[8]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[9]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[10]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[11]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[12]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[13]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[14]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[15]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[16]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[17]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[18]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[19]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[20]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[21]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[22]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[23]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[24]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[25]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[26]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[27]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[28]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[29]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'evt_addr_reg[30]' (FDRE) to 'evt_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\evt_addr_reg[31] )
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[31]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[30]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[29]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[28]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[27]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[26]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[25]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[24]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[23]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[22]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[21]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[20]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[19]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[18]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[17]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[16]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[15]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[14]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[13]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[12]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[11]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[10]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[9]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[8]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[7]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[6]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[5]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[4]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[3]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[2]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[1]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[0]) is unused and will be removed from module timing_core.
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[31]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[31]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[30]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[30]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[29]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[29]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[28]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[28]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[27]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[27]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[26]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[26]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[25]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[25]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[24]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[24]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[23]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[23]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[22]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[22]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[21]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[21]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[20]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[20]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[19]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[19]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[18]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[18]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[17]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[17]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[16]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[16]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[15]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[15]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[14]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[14]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[13]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[13]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[12]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[12]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[11]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[11]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[10]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[10]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[9]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[9]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[8]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[8]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[7]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[7]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[6]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[6]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[5]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[5]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[4]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[4]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[3]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[3]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[2]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[2]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[1]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[1]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_i_reg[0]__0) is unused and will be removed from module timing_core.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'evt_addr_i_reg[0]__0/Q' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd:71]
WARNING: [Synth 8-3332] Sequential element (evt_addr_reg[31]) is unused and will be removed from module timing_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 569.074 ; gain = 319.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 569.074 ; gain = 319.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     2|
|4     |FDRE |    54|
|5     |IBUF |    29|
|6     |OBUF |    90|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   177|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 578.781 ; gain = 329.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 72 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 658.086 ; gain = 420.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.runs/synth_1/timing_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timing_core_utilization_synth.rpt -pb timing_core_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 658.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 18:50:09 2020...
