{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582255685489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582255685493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 22:28:05 2020 " "Processing started: Thu Feb 20 22:28:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582255685493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255685493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255685493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582255685814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582255685814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "megaip/pll.v" "" { Text "D:/cinnabon_fpga/megaip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/lpm_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/lpm_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco " "Found entity 1: lpm_nco" {  } { { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255694965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255694965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco_nco_ii_0 " "Found entity 1: lpm_nco_nco_ii_0" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_add/lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_add/lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add " "Found entity 1: lpm_add" {  } { { "megaip/lpm_add/lpm_add.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon_fpga.v 2 2 " "Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga " "Found entity 1: cinnabon_fpga" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695457 ""} { "Info" "ISGN_ENTITY_NAME" "2 divclk10 " "Found entity 2: divclk10" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582255695457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_DA cinnabon_fpga.v(129) " "Verilog HDL Implicit Net warning at cinnabon_fpga.v(129): created implicit net for \"DAC_DA\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_DB cinnabon_fpga.v(130) " "Verilog HDL Implicit Net warning at cinnabon_fpga.v(130): created implicit net for \"DAC_DB\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cinnabon_fpga " "Elaborating entity \"cinnabon_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582255695461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_DA cinnabon_fpga.v(129) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(129): object \"DAC_DA\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582255695462 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_DB cinnabon_fpga.v(130) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(130): object \"DAC_DB\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582255695462 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 cinnabon_fpga.v(129) " "Verilog HDL assignment warning at cinnabon_fpga.v(129): truncated value with size 14 to match size of target (1)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582255695463 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 cinnabon_fpga.v(130) " "Verilog HDL assignment warning at cinnabon_fpga.v(130): truncated value with size 14 to match size of target (1)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582255695463 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG cinnabon_fpga.v(18) " "Output port \"LEDG\" at cinnabon_fpga.v(18) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR cinnabon_fpga.v(19) " "Output port \"LEDR\" at cinnabon_fpga.v(19) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 cinnabon_fpga.v(28) " "Output port \"HEX0\" at cinnabon_fpga.v(28) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 cinnabon_fpga.v(29) " "Output port \"HEX1\" at cinnabon_fpga.v(29) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 cinnabon_fpga.v(30) " "Output port \"HEX2\" at cinnabon_fpga.v(30) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 cinnabon_fpga.v(31) " "Output port \"HEX3\" at cinnabon_fpga.v(31) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cinnabon_fpga.v(32) " "Output port \"HEX4\" at cinnabon_fpga.v(32) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cinnabon_fpga.v(33) " "Output port \"HEX5\" at cinnabon_fpga.v(33) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 cinnabon_fpga.v(34) " "Output port \"HEX6\" at cinnabon_fpga.v(34) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 cinnabon_fpga.v(35) " "Output port \"HEX7\" at cinnabon_fpga.v(35) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR cinnabon_fpga.v(51) " "Output port \"DRAM_ADDR\" at cinnabon_fpga.v(51) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA cinnabon_fpga.v(52) " "Output port \"DRAM_BA\" at cinnabon_fpga.v(52) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM cinnabon_fpga.v(58) " "Output port \"DRAM_DQM\" at cinnabon_fpga.v(58) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR cinnabon_fpga.v(71) " "Output port \"FS_ADDR\" at cinnabon_fpga.v(71) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_DA cinnabon_fpga.v(97) " "Output port \"HSMC_DAC_DA\" at cinnabon_fpga.v(97) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_DB cinnabon_fpga.v(98) " "Output port \"HSMC_DAC_DB\" at cinnabon_fpga.v(98) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695464 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT cinnabon_fpga.v(15) " "Output port \"SMA_CLKOUT\" at cinnabon_fpga.v(15) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN cinnabon_fpga.v(39) " "Output port \"LCD_EN\" at cinnabon_fpga.v(39) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON cinnabon_fpga.v(40) " "Output port \"LCD_ON\" at cinnabon_fpga.v(40) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS cinnabon_fpga.v(41) " "Output port \"LCD_RS\" at cinnabon_fpga.v(41) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW cinnabon_fpga.v(42) " "Output port \"LCD_RW\" at cinnabon_fpga.v(42) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cinnabon_fpga.v(45) " "Output port \"SD_CLK\" at cinnabon_fpga.v(45) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N cinnabon_fpga.v(53) " "Output port \"DRAM_CAS_N\" at cinnabon_fpga.v(53) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE cinnabon_fpga.v(54) " "Output port \"DRAM_CKE\" at cinnabon_fpga.v(54) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK cinnabon_fpga.v(55) " "Output port \"DRAM_CLK\" at cinnabon_fpga.v(55) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N cinnabon_fpga.v(56) " "Output port \"DRAM_CS_N\" at cinnabon_fpga.v(56) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N cinnabon_fpga.v(59) " "Output port \"DRAM_RAS_N\" at cinnabon_fpga.v(59) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N cinnabon_fpga.v(60) " "Output port \"DRAM_WE_N\" at cinnabon_fpga.v(60) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N cinnabon_fpga.v(63) " "Output port \"FL_CE_N\" at cinnabon_fpga.v(63) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N cinnabon_fpga.v(64) " "Output port \"FL_OE_N\" at cinnabon_fpga.v(64) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N cinnabon_fpga.v(65) " "Output port \"FL_RESET_N\" at cinnabon_fpga.v(65) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N cinnabon_fpga.v(67) " "Output port \"FL_WE_N\" at cinnabon_fpga.v(67) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N cinnabon_fpga.v(68) " "Output port \"FL_WP_N\" at cinnabon_fpga.v(68) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCIE_WAKE_N cinnabon_fpga.v(79) " "Output port \"PCIE_WAKE_N\" at cinnabon_fpga.v(79) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SCL cinnabon_fpga.v(85) " "Output port \"HSMC_ADA_SCL\" at cinnabon_fpga.v(85) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADC_CLK_A cinnabon_fpga.v(87) " "Output port \"HSMC_ADC_CLK_A\" at cinnabon_fpga.v(87) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADC_CLK_B cinnabon_fpga.v(88) " "Output port \"HSMC_ADC_CLK_B\" at cinnabon_fpga.v(88) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADC_OEB_A cinnabon_fpga.v(91) " "Output port \"HSMC_ADC_OEB_A\" at cinnabon_fpga.v(91) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADC_OEB_B cinnabon_fpga.v(92) " "Output port \"HSMC_ADC_OEB_B\" at cinnabon_fpga.v(92) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_CLK_A cinnabon_fpga.v(95) " "Output port \"HSMC_DAC_CLK_A\" at cinnabon_fpga.v(95) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_CLK_B cinnabon_fpga.v(96) " "Output port \"HSMC_DAC_CLK_B\" at cinnabon_fpga.v(96) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_MODE cinnabon_fpga.v(99) " "Output port \"HSMC_DAC_MODE\" at cinnabon_fpga.v(99) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_WRT_A cinnabon_fpga.v(100) " "Output port \"HSMC_DAC_WRT_A\" at cinnabon_fpga.v(100) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_WRT_B cinnabon_fpga.v(101) " "Output port \"HSMC_DAC_WRT_B\" at cinnabon_fpga.v(101) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582255695465 "|cinnabon_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_nco lpm_nco:sin1 " "Elaborating entity \"lpm_nco\" for hierarchy \"lpm_nco:sin1\"" {  } { { "cinnabon_fpga.v" "sin1" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_nco_nco_ii_0 lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"lpm_nco_nco_ii_0\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\"" {  } { { "megaip/lpm_nco/synthesis/lpm_nco.v" "nco_ii_0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux000" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695570 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255695570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p8i " "Found entity 1: add_sub_p8i" {  } { { "db/add_sub_p8i.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_p8i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255695608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255695608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p8i lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated " "Elaborating entity \"add_sub_p8i\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux001" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux002" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux0219" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux008" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux0220" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255695974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lpm_nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"lpm_nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255695974 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255695974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk82 " "Found entity 1: altsyncram_vk82" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255696016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255696016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk82 lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated " "Elaborating entity \"altsyncram_vk82\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux0122" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lpm_nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"lpm_nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696097 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255696097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nca1 " "Found entity 1: altsyncram_nca1" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255696139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255696139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nca1 lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated " "Elaborating entity \"altsyncram_nca1\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux0123" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lpm_nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"lpm_nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696185 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255696185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ica1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ica1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ica1 " "Found entity 1: altsyncram_ica1" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255696228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255696228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ica1 lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated " "Elaborating entity \"altsyncram_ica1\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "m1" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "m0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux0136" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "blk0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696515 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255696515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_atk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_atk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_atk " "Found entity 1: add_sub_atk" {  } { { "db/add_sub_atk.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_atk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255696551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255696551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_atk lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated " "Elaborating entity \"add_sub_atk\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "ux710isdr" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255696671 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255696671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_40j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_40j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_40j " "Found entity 1: cntr_40j" {  } { { "db/cntr_40j.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_40j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255696708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255696708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_40j lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated " "Elaborating entity \"cntr_40j\" for hierarchy \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255696708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add lpm_add:lpm " "Elaborating entity \"lpm_add\" for hierarchy \"lpm_add:lpm\"" {  } { { "cinnabon_fpga.v" "lpm" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "megaip/lpm_add/lpm_add.v" "LPM_ADD_SUB_component" { Text "D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "megaip/lpm_add/lpm_add.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697216 ""}  } { { "megaip/lpm_add/lpm_add.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255697216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qkj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qkj " "Found entity 1: add_sub_qkj" {  } { { "db/add_sub_qkj.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_qkj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255697251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255697251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qkj lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qkj:auto_generated " "Elaborating entity \"add_sub_qkj\" for hierarchy \"lpm_add:lpm\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qkj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_100 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_100\"" {  } { { "cinnabon_fpga.v" "pll_100" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_100\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\"" {  } { { "megaip/pll.v" "altpll_component" { Text "D:/cinnabon_fpga/megaip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_100\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_100\|altpll:altpll_component\"" {  } { { "megaip/pll.v" "" { Text "D:/cinnabon_fpga/megaip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_100\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_100\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_USED " "Parameter \"port_pllena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697281 ""}  } { { "megaip/pll.v" "" { Text "D:/cinnabon_fpga/megaip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255697281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divclk10 divclk10:dct " "Elaborating entity \"divclk10\" for hierarchy \"divclk10:dct\"" {  } { { "cinnabon_fpga.v" "dct" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cinnabon_fpga.v(213) " "Verilog HDL assignment warning at cinnabon_fpga.v(213): truncated value with size 32 to match size of target (11)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582255697284 "|cinnabon_fpga|divclk10:dct"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[0\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[1\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[2\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[3\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[4\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[5\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[6\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[7\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_ica1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ica1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ica1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 404 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[0\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[1\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[2\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[3\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[4\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[5\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[6\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[7\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_nca1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nca1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_nca1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 392 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[0\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[1\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[2\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[3\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[4\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[5\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[6\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[7\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_nco:sin2\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vk82.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vk82.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } } { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 380 0 0 } } { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 24 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697481 "|cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582255697481 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582255697481 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "Mult1" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697715 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "Mult0" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255697715 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582255697715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1\"" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255697742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1 " "Instantiated megafunction \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255697742 ""}  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582255697742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r9t " "Found entity 1: mult_r9t" {  } { { "db/mult_r9t.tdf" "" { Text "D:/cinnabon_fpga/db/mult_r9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255697778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255697778 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582255698004 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1582255698024 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1582255698024 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_ADA_SDA " "bidirectional pin \"HSMC_ADA_SDA\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1582255698024 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1582255698024 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255698057 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1582255698057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N GND " "Pin \"PCIE_WAKE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_SCL GND " "Pin \"HSMC_ADA_SCL\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_ADA_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_CLK_A GND " "Pin \"HSMC_ADC_CLK_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_ADC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_CLK_B GND " "Pin \"HSMC_ADC_CLK_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_ADC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_A GND " "Pin \"HSMC_ADC_OEB_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_B GND " "Pin \"HSMC_ADC_OEB_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_CLK_A GND " "Pin \"HSMC_DAC_CLK_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_CLK_B GND " "Pin \"HSMC_DAC_CLK_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[0\] GND " "Pin \"HSMC_DAC_DA\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[1\] GND " "Pin \"HSMC_DAC_DA\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[2\] GND " "Pin \"HSMC_DAC_DA\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[3\] GND " "Pin \"HSMC_DAC_DA\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[4\] GND " "Pin \"HSMC_DAC_DA\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[5\] GND " "Pin \"HSMC_DAC_DA\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[6\] GND " "Pin \"HSMC_DAC_DA\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[7\] GND " "Pin \"HSMC_DAC_DA\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[8\] GND " "Pin \"HSMC_DAC_DA\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[9\] GND " "Pin \"HSMC_DAC_DA\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[10\] GND " "Pin \"HSMC_DAC_DA\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[11\] GND " "Pin \"HSMC_DAC_DA\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[12\] GND " "Pin \"HSMC_DAC_DA\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DA\[13\] GND " "Pin \"HSMC_DAC_DA\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[0\] GND " "Pin \"HSMC_DAC_DB\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[1\] GND " "Pin \"HSMC_DAC_DB\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[2\] GND " "Pin \"HSMC_DAC_DB\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[3\] GND " "Pin \"HSMC_DAC_DB\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[4\] GND " "Pin \"HSMC_DAC_DB\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[5\] GND " "Pin \"HSMC_DAC_DB\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[6\] GND " "Pin \"HSMC_DAC_DB\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[7\] GND " "Pin \"HSMC_DAC_DB\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[8\] GND " "Pin \"HSMC_DAC_DB\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[9\] GND " "Pin \"HSMC_DAC_DB\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[10\] GND " "Pin \"HSMC_DAC_DB\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[11\] GND " "Pin \"HSMC_DAC_DB\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[12\] GND " "Pin \"HSMC_DAC_DB\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[13\] GND " "Pin \"HSMC_DAC_DB\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_MODE GND " "Pin \"HSMC_DAC_MODE\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_WRT_A GND " "Pin \"HSMC_DAC_WRT_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_WRT_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_WRT_B GND " "Pin \"HSMC_DAC_WRT_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582255698058 "|cinnabon_fpga|HSMC_DAC_WRT_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582255698058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582255698143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582255698502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582255699759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255699759 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_100\|altpll:altpll_component\|pll\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "megaip/pll.v" "" { Text "D:/cinnabon_fpga/megaip/pll.v" 106 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 172 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1582255699805 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FS_ADDR\[0\] " "Ignored Virtual Pin assignment to \"FS_ADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1582255699811 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "61 " "Design contains 61 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_N " "No output dependent on input pin \"PCIE_PERST_N\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|PCIE_PERST_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_REFCLK_P " "No output dependent on input pin \"PCIE_REFCLK_P\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|PCIE_REFCLK_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[0\] " "No output dependent on input pin \"HSMC_ADC_DA\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[1\] " "No output dependent on input pin \"HSMC_ADC_DA\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[2\] " "No output dependent on input pin \"HSMC_ADC_DA\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[3\] " "No output dependent on input pin \"HSMC_ADC_DA\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[4\] " "No output dependent on input pin \"HSMC_ADC_DA\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[5\] " "No output dependent on input pin \"HSMC_ADC_DA\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[6\] " "No output dependent on input pin \"HSMC_ADC_DA\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[7\] " "No output dependent on input pin \"HSMC_ADC_DA\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[8\] " "No output dependent on input pin \"HSMC_ADC_DA\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[9\] " "No output dependent on input pin \"HSMC_ADC_DA\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[10\] " "No output dependent on input pin \"HSMC_ADC_DA\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[11\] " "No output dependent on input pin \"HSMC_ADC_DA\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[12\] " "No output dependent on input pin \"HSMC_ADC_DA\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[13\] " "No output dependent on input pin \"HSMC_ADC_DA\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[0\] " "No output dependent on input pin \"HSMC_ADC_DB\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[1\] " "No output dependent on input pin \"HSMC_ADC_DB\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[2\] " "No output dependent on input pin \"HSMC_ADC_DB\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[3\] " "No output dependent on input pin \"HSMC_ADC_DB\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[4\] " "No output dependent on input pin \"HSMC_ADC_DB\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[5\] " "No output dependent on input pin \"HSMC_ADC_DB\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[6\] " "No output dependent on input pin \"HSMC_ADC_DB\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[7\] " "No output dependent on input pin \"HSMC_ADC_DB\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[8\] " "No output dependent on input pin \"HSMC_ADC_DB\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[9\] " "No output dependent on input pin \"HSMC_ADC_DB\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[10\] " "No output dependent on input pin \"HSMC_ADC_DB\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[11\] " "No output dependent on input pin \"HSMC_ADC_DB\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[12\] " "No output dependent on input pin \"HSMC_ADC_DB\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DB\[13\] " "No output dependent on input pin \"HSMC_ADC_DB\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_DB[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_OTR_A " "No output dependent on input pin \"HSMC_ADC_OTR_A\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_OTR_B " "No output dependent on input pin \"HSMC_ADC_OTR_B\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_ADC_OTR_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_OSC_SMA_ADC4 " "No output dependent on input pin \"HSMC_OSC_SMA_ADC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_SMA_DAC4 " "No output dependent on input pin \"HSMC_SMA_DAC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255700033 "|cinnabon_fpga|HSMC_SMA_DAC4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582255700033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_OPINS" "184 " "Implemented 184 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_RAMS" "39 " "Implemented 39 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582255700037 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1582255700037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582255700037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 462 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 462 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582255700116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 22:28:20 2020 " "Processing ended: Thu Feb 20 22:28:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582255700116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582255700116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582255700116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255700116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582255701427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582255701430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 22:28:21 2020 " "Processing started: Thu Feb 20 22:28:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582255701430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582255701430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582255701431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582255701514 ""}
{ "Info" "0" "" "Project  = cinnabon_fpga" {  } {  } 0 0 "Project  = cinnabon_fpga" 0 0 "Fitter" 0 0 1582255701516 ""}
{ "Info" "0" "" "Revision = cinnabon_fpga" {  } {  } 0 0 "Revision = cinnabon_fpga" 0 0 "Fitter" 0 0 1582255701516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582255701601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582255701601 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cinnabon_fpga EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"cinnabon_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582255701626 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1582255701674 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1582255701674 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|ram_block1a0 " "Atom \"lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_vk82:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1582255701756 "|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1582255701756 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582255702062 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582255702151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582255702151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582255702151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582255702151 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582255702151 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 2136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582255702155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 2138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582255702155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 2140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582255702155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 2142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582255702155 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582255702155 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582255702160 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1582255702351 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2184 14176 15139 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1582255703524 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1582255703524 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_100\|altpll:altpll_component\|pll MPLL PLL " "Implemented PLL \"pll:pll_100\|altpll:altpll_component\|pll\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_100\|altpll:altpll_component\|_clk0 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_100\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582255703741 ""}  } { { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1582255703741 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582255704162 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|pll\|clk\[0\]\} \{pll_100\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|pll\|clk\[0\]\} \{pll_100\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582255704165 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1582255704165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1582255704166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Node: lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divclk10:dct\|ctr\[2\] lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Register divclk10:dct\|ctr\[2\] is being clocked by lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582255704167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1582255704167 "|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[7]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1582255704171 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582255704172 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_100\|altpll_component\|pll\|clk\[0\] " "   8.000 pll_100\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582255704172 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582255704172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_100\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_100\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582255704195 ""}  } { { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582255704195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\]  " "Automatically promoted node lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582255704196 ""}  } { { "db/add_sub_atk.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_atk.tdf" 33 15 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582255704196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582255704589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582255704590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582255704590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582255704592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582255704595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582255704596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582255704615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1582255704616 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582255704616 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[0\] " "Node \"PCIE_RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582255705197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582255705197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[0\] " "Node \"PCIE_TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582255705197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582255705197 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1582255705197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582255705198 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582255705206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582255708467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582255708644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582255708692 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582255712424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582255712424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582255712886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X70_Y11 X81_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X70_Y11 to location X81_Y22" {  } { { "loc" "" { Generic "D:/cinnabon_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X70_Y11 to location X81_Y22"} { { 12 { 0 ""} 70 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582255717014 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582255717014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582255717753 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582255717753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582255717756 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582255717913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582255717930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582255718280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582255718281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582255718613 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582255719168 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582255719964 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "119 Cyclone IV GX " "119 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582255720048 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1582255720048 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_ADA_SDA a permanently disabled " "Pin HSMC_ADA_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HSMC_ADA_SDA } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_ADA_SDA" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1582255720055 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1582255720055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.fit.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582255720197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5897 " "Peak virtual memory: 5897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582255720744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 22:28:40 2020 " "Processing ended: Thu Feb 20 22:28:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582255720744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582255720744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582255720744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582255720744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582255721802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582255721804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 22:28:41 2020 " "Processing started: Thu Feb 20 22:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582255721804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582255721804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582255721804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582255722090 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582255725405 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582255725530 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "D:/cinnabon_fpga/megaip/lpm_nco.sopcinfo " "The file, D:/cinnabon_fpga/megaip/lpm_nco.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1582255725536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582255725851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 22:28:45 2020 " "Processing ended: Thu Feb 20 22:28:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582255725851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582255725851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582255725851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582255725851 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582255726494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582255726997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582255727000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 22:28:46 2020 " "Processing started: Thu Feb 20 22:28:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582255727000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cinnabon_fpga -c cinnabon_fpga " "Command: quartus_sta cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1582255727090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727230 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727278 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727278 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727770 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|pll\|clk\[0\]\} \{pll_100\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|pll\|clk\[0\]\} \{pll_100\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582255727772 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727772 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Node: lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divclk10:dct\|ctr\[2\] lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Register divclk10:dct\|ctr\[2\] is being clocked by lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582255727778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727778 "|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[7]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727780 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1582255727780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1582255727795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1582255727811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.849 " "Worst-case setup slack is -0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849              -5.379 pll_100\|altpll_component\|pll\|clk\[0\]  " "   -0.849              -5.379 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    0.300               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.619 " "Worst-case minimum pulse width slack is 3.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    3.619               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 CLOCK_50  " "    9.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255727858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1582255727896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255727920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Node: lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divclk10:dct\|ctr\[2\] lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Register divclk10:dct\|ctr\[2\] is being clocked by lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582255728351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728351 "|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[7]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.002 " "Worst-case setup slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    0.002               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    0.304               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.611 " "Worst-case minimum pulse width slack is 3.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.611               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    3.611               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 CLOCK_50  " "    9.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1582255728440 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Node: lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divclk10:dct\|ctr\[2\] lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\] " "Register divclk10:dct\|ctr\[2\] is being clocked by lpm_nco:sin1\|lpm_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_atk:auto_generated\|pipeline_dffe\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1582255728527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728527 "|cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[7]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.601 " "Worst-case setup slack is 3.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.601               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    3.601               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    0.114               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.729 " "Worst-case minimum pulse width slack is 3.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.729               0.000 pll_100\|altpll_component\|pll\|clk\[0\]  " "    3.729               0.000 pll_100\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 CLOCK_50  " "    9.449               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582255728566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255728566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255729280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255729280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582255729428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 22:28:49 2020 " "Processing ended: Thu Feb 20 22:28:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582255729428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582255729428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582255729428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255729428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 483 s " "Quartus Prime Full Compilation was successful. 0 errors, 483 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1582255730161 ""}
