Weibo Mao , Jinzhao Wu, Application of Wu's method to symbolic model checking, Proceedings of the 2005 international symposium on Symbolic and algebraic computation, p.237-244, July 24-27, 2005, Beijing, China
Lu Yan, Formal verification of a ubiquitous hardware component, Proceedings of the First international conference on Embedded Software and Systems, December 09-10, 2004, Hangzhou, China
Jian Liu , Eugene Shragowitz, Transaction-based waveform analysis for IP selection, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan
Per Bjesse, What is formal verification?, ACM SIGDA Newsletter, v.35 n.24, December 15, 2005
A. A. Bayazit , S. Malik, Complementary use of runtime validation and model checking, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1052-1059, November 06-10, 2005, San Jose, CA
Brian Butka , Janusz Zalewski , Andrew J. Kornecki, Issues in Tool Qualification for Safety-Critical Hardware: What Formal Approaches Can and Cannot Do, Proceedings of the 28th International Conference on Computer Safety, Reliability, and Security, September 15-18, 2009, Hamburg, Germany
Qingwei Wu , Michael S. Hsiao, A New Simulation-Based Property Checking Algorithm Based on Partitioned Alternative Search Space Traversal, IEEE Transactions on Computers, v.55 n.11, p.1325-1334, November 2006
Giorgio Metta , Lorenzo Natale , Shashank Pathak , Luca Pulina , Armando Tacchella, Safe learning with real-time constraints: a case study, Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems, June 01-04, 2010, Cordoba, Spain
Fang Wang , Sofiène Tahar, Language emptiness checking using MDGs, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
Christian Schwarzl , Bernhard Peischl, Generation of executable test cases based on behavioral UML system models, Proceedings of the 5th Workshop on Automation of Software Test, p.31-34, May 03-04, 2010, Cape Town, South Africa
Andreas Griesmayer , Roderick Bloem , Martin Hautzendorfer , Franz Wotawa, Formal verification of control software: a case study, Proceedings of the 18th international conference on Innovations in Applied Artificial Intelligence, p.783-788, June 22-24, 2005, Bari, Italy
Mauricio Varea , Bashir M. Al-Hashimi , Luis A. Cortés , Petru Eles , Zebo Peng, Symbolic model checking of Dual Transition Petri Nets, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
M. Hasan Zobair , Sofiène Tahar, Formal Verification of a SONET Telecom System Block, Proceedings of the 4th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering, p.447-458, October 21-25, 2002
Leila Barakatain , Sofiène Tahar , Jean Lamarche , Jean-Marc Gendreau, Practical approaches to the verification of a telecom megacell using FormalCheck, Proceedings of the 11th Great Lakes symposium on VLSI, p.1-6, March 2001, West Lafayette, Indiana, USA
Hong-Zu Chou , I-Hui Lin , Ching-Sung Yang , Kai-Hui Chang , Sy-Yen Kuo, Enhancing bug hunting using high-level symbolic simulation, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
José M. Fernandes , Marcelino B. Santos , Arlindo L. Oliveira , João C. Teixeira, A Probabilistic Method for the Computation of Testability of RTL Constructs, Proceedings of the conference on Design, automation and test in Europe, p.10176, February 16-20, 2004
Amr T. Abdel-Hamid , Sofiène Tahar , John Harrison, Enabling Hardware Verification through Design Changes, Proceedings of the 4th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering, p.459-470, October 21-25, 2002
Luis Alejandro Cortés , Petru Eles , Zebo Peng, Verification of embedded systems using a petri net based representation, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
Abderahman Kriouile , Wendelin Serwe, Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip, Proceedings of the 18th International Workshop on Formal Methods for Industrial Critical Systems, p.108-122, September 23-24, 2013, Madrid, Spain
Yunja Choi , Christian Bunse, Towards Component-Based Design and Verification of a μ-Controller, Proceedings of the 11th International Symposium on Component-Based Software Engineering, October 14-17, 2008, Karlsruhe, Germany
Xun Li , Vineeth Kashyap , Jason K. Oberg , Mohit Tiwari , Vasanth Ram Rajarathinam , Ryan Kastner , Timothy Sherwood , Ben Hardekopf , Frederic T. Chong, Position paper: Sapper -- a language for provable hardware policy enforcement, Proceedings of the Eighth ACM SIGPLAN workshop on Programming languages and analysis for security, June 20-20, 2013, Seattle, Washington, USA
Sylvie Boldo , César Muñoz, Provably faithful evaluation of polynomials, Proceedings of the 2006 ACM symposium on Applied computing, April 23-27, 2006, Dijon, France
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study, Proceedings of the First International Symposium on Networks-on-Chip, p.127-136, May 07-09, 2007
Tsung-Hsi Chiang , Lan-Rong Dung, Verification method of dataflow algorithms in high-level synthesis, Journal of Systems and Software, v.80 n.8, p.1256-1270, August, 2007
A. Gawanmeh , S. Tahar , K. Winter, Formal verification of ASMs using MDGs, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.1-2, p.15-34, January, 2008
Gerd Ritter, Sequential Equivalence Checking by Symbolic Simulation, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.423-442, November 01-03, 2000
Leila Silva , Augusto Sampaio , Edna Barros, A Constructive Approach to Hardware/Software Partitioning, Formal Methods in System Design, v.24 n.1, p.45-90, January 2004
Mauricio Varea , Bashir M. Al-Hashimi , Luis A. CortéS , Petru Eles , Zebo Peng, Dual Flow Nets: Modeling the control/data-flow relation in embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.1, p.54-81, February 2006
Luis Alejandro Cortés , Petru Eles , Zebo Peng, Modeling and formal verification of embedded systems based on a Petri net representation, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.571-598, December 2003
Kusum Lata , Subir K. Roy, Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces, Journal of Electronic Testing: Theory and Applications, v.29 n.5, p.715-740, October   2013
Manuel Gesell , Klaus Schneider, A hoare calculus for the verification of synchronous languages, Proceedings of the sixth workshop on Programming languages meets program verification, January 24-24, 2012, Philadelphia, Pennsylvania, USA
Dipankar Das , P. P. Chakrabarti , Rajeev Kumar, Functional verification of task partitioning for multiprocessor embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.44-es, September 2007
Tibor Bosse , Catholijn m. Jonker , Jan Treur, Formal analysis of design process dynamics, Artificial Intelligence for Engineering Design, Analysis and Manufacturing, v.24 n.3, p.397-423, August 2010
Yunja Choi , Christian Bunse, Design verification in model-based μ-controller development using an abstract component, Software and Systems Modeling (SoSyM), v.10 n.1, p.91-115, February  2011
Sandip Ray , Rob Sumners, Specification and Verification of Concurrent Programs Through Refinements, Journal of Automated Reasoning, v.51 n.3, p.241-280, October   2013
Bruce Wile , John Goss , Wolfgang Roesner, Comprehensive Functional Verification: The Complete Industry Cycle, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Hubert Kaeslin, Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2014
