{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637200510537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637200510538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 22:55:10 2021 " "Processing started: Wed Nov 17 22:55:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637200510538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637200510538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637200510538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637200510938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637200510938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-Behavior " "Found design unit 1: Mux2x1-Behavior" {  } { { "Multiplexer.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521471 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Multiplexer.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Multiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-Behavior " "Found design unit 1: Reg8-Behavior" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-Behavior " "Found design unit 1: RegisterFile-Behavior" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521475 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521477 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-Behavior " "Found design unit 1: InstructionRegister-Behavior" {  } { { "Instruction Register.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Instruction Register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521479 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "Instruction Register.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Instruction Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_ARCH " "Found design unit 1: ALU-ALU_ARCH" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BEHAVIOR " "Found design unit 1: adder-BEHAVIOR" {  } { { "Adder.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521483 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Adder.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-behavior " "Found design unit 1: InstructionMemory-behavior" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521485 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521488 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ControlUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521490 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637200521490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637200521490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637200521532 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WriteReg CPU.vhd(13) " "Output port \"WriteReg\" at CPU.vhd(13) has no driver" {  } { { "CPU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1637200521537 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:Mux1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:Mux1\"" {  } { { "CPU.vhd" "Mux1" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521545 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EndBranch Multiplexer.vhd(21) " "VHDL Process Statement warning at Multiplexer.vhd(21): signal \"EndBranch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Multiplexer.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521547 "|CPU|Mux2x1:Mux1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpAddr Multiplexer.vhd(23) " "VHDL Process Statement warning at Multiplexer.vhd(23): signal \"JumpAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Multiplexer.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521547 "|CPU|Mux2x1:Mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8 Reg8:ARegister " "Elaborating entity \"Reg8\" for hierarchy \"Reg8:ARegister\"" {  } { { "CPU.vhd" "ARegister" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521547 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteReg 8bitRegister.vhd(19) " "VHDL Process Statement warning at 8bitRegister.vhd(19): signal \"WriteReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521548 "|CPU|Reg8:ARegister"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputData 8bitRegister.vhd(20) " "VHDL Process Statement warning at 8bitRegister.vhd(20): signal \"InputData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521548 "|CPU|Reg8:ARegister"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutputData 8bitRegister.vhd(16) " "VHDL Process Statement warning at 8bitRegister.vhd(16): inferring latch(es) for signal or variable \"OutputData\", which holds its previous value in one or more paths through the process" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637200521548 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[0\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[0\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521548 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[1\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[1\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521548 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[2\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[2\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521549 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[3\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[3\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521549 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[4\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[4\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521549 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[5\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[5\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521551 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[6\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[6\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521551 "|CPU|Reg8:ARegister"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputData\[7\] 8bitRegister.vhd(16) " "Inferred latch for \"OutputData\[7\]\" at 8bitRegister.vhd(16)" {  } { { "8bitRegister.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521551 "|CPU|Reg8:ARegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "CPU.vhd" "RegFile" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521552 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData0 RegisterFile.vhd(50) " "VHDL Process Statement warning at RegisterFile.vhd(50): signal \"OutputData0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData1 RegisterFile.vhd(52) " "VHDL Process Statement warning at RegisterFile.vhd(52): signal \"OutputData1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData2 RegisterFile.vhd(54) " "VHDL Process Statement warning at RegisterFile.vhd(54): signal \"OutputData2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData3 RegisterFile.vhd(56) " "VHDL Process Statement warning at RegisterFile.vhd(56): signal \"OutputData3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData0 RegisterFile.vhd(60) " "VHDL Process Statement warning at RegisterFile.vhd(60): signal \"OutputData0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData1 RegisterFile.vhd(62) " "VHDL Process Statement warning at RegisterFile.vhd(62): signal \"OutputData1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData2 RegisterFile.vhd(64) " "VHDL Process Statement warning at RegisterFile.vhd(64): signal \"OutputData2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OutputData3 RegisterFile.vhd(66) " "VHDL Process Statement warning at RegisterFile.vhd(66): signal \"OutputData3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutputReg1 RegisterFile.vhd(46) " "VHDL Process Statement warning at RegisterFile.vhd(46): inferring latch(es) for signal or variable \"OutputReg1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutputReg2 RegisterFile.vhd(46) " "VHDL Process Statement warning at RegisterFile.vhd(46): inferring latch(es) for signal or variable \"OutputReg2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[0\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[0\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[1\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[1\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[2\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[2\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[3\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[3\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[4\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[4\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[5\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[5\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521554 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[6\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[6\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg2\[7\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg2\[7\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[0\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[0\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[1\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[1\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[2\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[2\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[3\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[3\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[4\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[4\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[5\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[5\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[6\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[6\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputReg1\[7\] RegisterFile.vhd(46) " "Inferred latch for \"OutputReg1\[7\]\" at RegisterFile.vhd(46)" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521555 "|CPU|RegisterFile:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:CPU_PC " "Elaborating entity \"PC\" for hierarchy \"PC:CPU_PC\"" {  } { { "CPU.vhd" "CPU_PC" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:IR " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:IR\"" {  } { { "CPU.vhd" "IR" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "CPU.vhd" "ALU" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM\"" {  } { { "CPU.vhd" "IM" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead Memory.vhd(28) " "VHDL Process Statement warning at Memory.vhd(28): signal \"MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ReadData Memory.vhd(26) " "VHDL Process Statement warning at Memory.vhd(26): inferring latch(es) for signal or variable \"ReadData\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[0\] Memory.vhd(26) " "Inferred latch for \"ReadData\[0\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[1\] Memory.vhd(26) " "Inferred latch for \"ReadData\[1\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[2\] Memory.vhd(26) " "Inferred latch for \"ReadData\[2\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[3\] Memory.vhd(26) " "Inferred latch for \"ReadData\[3\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[4\] Memory.vhd(26) " "Inferred latch for \"ReadData\[4\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[5\] Memory.vhd(26) " "Inferred latch for \"ReadData\[5\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[6\] Memory.vhd(26) " "Inferred latch for \"ReadData\[6\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[7\] Memory.vhd(26) " "Inferred latch for \"ReadData\[7\]\" at Memory.vhd(26)" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637200521562 "|CPU|InstructionMemory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CPU_UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CPU_UC\"" {  } { { "CPU.vhd" "CPU_UC" { Text "E:/intelFPGA_lite/20.1/Projeto/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637200521563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637200521713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 22:55:21 2021 " "Processing ended: Wed Nov 17 22:55:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637200521713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637200521713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637200521713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637200521713 ""}
