

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_Vd3aYE
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OROnBj"
Running: cat _ptx_OROnBj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Spug10
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Spug10 --output-file  /dev/null 2> _ptx_OROnBjinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OROnBj _ptx2_Spug10 _ptx_OROnBjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 23040 (ipc=46.1) sim_rate=3291 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:46:25 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 50496 (ipc=50.5) sim_rate=5610 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:46:27 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(12,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2343,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2344,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2353,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2366,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2382,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2387,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2388,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2388,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2389,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2393,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2394,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2410,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2411,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2418,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2419,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2426,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2427,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2432,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2433,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2434,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2435,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2440,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2441,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2455,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2456,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2459,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2460,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 322784 (ipc=129.1) sim_rate=32278 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:46:28 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(17,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3430,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3431,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3451,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3452,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3453,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3454,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3467,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3468,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3473,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3474,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3479,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3480,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3480,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3481,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3496,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3497,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3500,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3501,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3503,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3504,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3514,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3526,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3527,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3532,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3533,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3550,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3551,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3552,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3553,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(41,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 736288 (ipc=184.1) sim_rate=66935 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(42,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4490,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4491,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4543,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4544,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4545,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4550,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4550,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4551,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4551,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4559,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4560,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4562,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4563,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4568,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4569,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4574,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4587,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4588,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4597,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4598,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4612,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4613,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4617,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4618,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4630,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4631,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4631,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4632,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(53,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(53,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1122528 (ipc=204.1) sim_rate=93544 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:46:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5548,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5549,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5610,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5611,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5618,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5619,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5622,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5622,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5623,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5623,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5639,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5640,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5642,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5644,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5648,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5649,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5650,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5671,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5686,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5687,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5700,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5710,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5711,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5711,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(64,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(69,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(64,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6623,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6624,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6679,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6680,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6691,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6692,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6697,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6698,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6699,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6700,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6703,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6704,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6718,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6719,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6722,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6725,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6726,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6728,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6729,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6751,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6752,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6758,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6759,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6777,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6778,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6784,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6785,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6785,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6786,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(86,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1481952 (ipc=211.7) sim_rate=113996 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(87,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(82,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7684,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7685,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7732,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7733,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7756,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7757,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7761,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7762,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7767,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7768,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7782,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7783,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7788,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7791,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7792,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7794,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7795,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7797,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7798,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7825,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7825,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7826,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7826,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7842,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7843,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7849,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7850,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7862,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7863,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(90,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(104,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1856672 (ipc=218.4) sim_rate=132619 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(96,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8739,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8740,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8797,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8818,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8819,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8821,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8822,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8836,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8837,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8857,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8858,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8860,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8861,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8863,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8866,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8867,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8870,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8871,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8876,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8877,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8889,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8890,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8906,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8907,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8919,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8921,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8922,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(116,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2123072 (ipc=223.5) sim_rate=141538 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:46:33 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(105,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(115,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9794,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9795,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9847,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9848,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9879,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9880,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9882,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9883,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9907,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9908,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9926,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9927,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9933,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9934,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9935,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9939,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9941,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9942,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9943,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9968,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9969,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9976,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9977,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9978,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9979,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9993,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9994,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(129,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2396512 (ipc=228.2) sim_rate=149782 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:46:34 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(122,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10870,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10871,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(148,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10924,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10925,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10946,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10946,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10947,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10947,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10967,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10968,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11003,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11004,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11011,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11011,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11012,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11017,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11018,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11023,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11024,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11025,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11026,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11029,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11031,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11032,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11056,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11057,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11059,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11060,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(146,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(145,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11939,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11979,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11980,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2806176 (ipc=233.8) sim_rate=165069 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:46:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12020,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12021,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12028,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12029,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12061,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12062,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12067,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12075,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12076,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12081,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12082,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12083,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12084,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12104,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12110,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12111,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12112,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12113,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12118,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12120,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12121,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12132,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12133,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(150,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(159,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(161,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12987,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12988,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3063680 (ipc=235.7) sim_rate=170204 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:46:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13028,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13029,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13076,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13077,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13083,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13084,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13115,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13135,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13136,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13137,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13138,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13144,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13148,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13149,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13155,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13156,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13156,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13157,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13177,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13178,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13183,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13184,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13190,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13191,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13197,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13198,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(167,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(178,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(186,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3308864 (ipc=236.3) sim_rate=174150 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:46:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14047,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14048,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14099,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14100,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14148,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14149,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14157,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14158,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14189,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14190,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14205,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14206,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14208,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14209,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14217,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14217,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14218,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14218,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14223,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14224,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14225,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14226,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14229,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14250,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14251,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14270,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14275,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14276,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(184,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(190,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(198,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15102,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15103,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15170,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15215,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15216,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15228,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15229,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15257,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15258,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15277,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15278,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15279,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15282,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15283,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15288,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15289,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15296,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15297,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15302,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15303,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15303,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15316,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15317,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15337,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15338,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15343,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15344,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3674432 (ipc=237.1) sim_rate=183721 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(202,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(198,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16168,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16169,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(204,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16231,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16281,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16285,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16286,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16332,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16333,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16357,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16358,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16361,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16365,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16366,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16369,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16370,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16375,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16376,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16380,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16381,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16386,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16387,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16404,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16405,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16419,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16420,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3932096 (ipc=238.3) sim_rate=187242 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:46:39 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(215,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(221,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17218,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17219,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17289,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17290,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(234,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17359,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17361,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17362,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17389,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17390,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17410,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17411,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17419,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17426,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17427,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17428,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17428,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17429,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17438,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17439,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17441,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17460,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17461,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17471,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17472,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4199328 (ipc=240.0) sim_rate=190878 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:46:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17525,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17526,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(231,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(236,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18284,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18285,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18343,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18344,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18416,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18417,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18438,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18456,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18457,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(240,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18474,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18475,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18486,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18487,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18492,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18502,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18503,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18507,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18507,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18508,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18508,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18510,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18533,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18534,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18546,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18591,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18592,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(244,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4607040 (ipc=242.5) sim_rate=200306 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(259,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19360,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19361,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19409,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19459,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19460,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19491,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19492,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19523,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19547,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19548,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19556,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19557,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19568,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19568,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19569,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19569,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19574,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19582,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19583,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19599,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19600,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19604,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19605,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19611,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19612,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19664,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19665,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(259,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(265,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4873888 (ipc=243.7) sim_rate=203078 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:46:42 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(269,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20423,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20424,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20467,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20468,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20531,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20532,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20544,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20545,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20596,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20597,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20602,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20603,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20615,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20616,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20627,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20628,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20630,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20631,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20639,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20640,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20658,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20658,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20659,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20659,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20661,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20662,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20675,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20676,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20740,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20741,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(271,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5128640 (ipc=244.2) sim_rate=205145 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:46:43 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(277,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21479,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21480,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(276,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21521,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21522,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21584,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21646,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21647,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21659,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21660,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21661,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21689,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21690,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21695,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21696,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21703,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21704,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21710,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21711,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21725,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21726,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21729,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21730,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21734,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21735,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21737,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21738,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21792,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21793,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(293,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(288,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 5497920 (ipc=244.4) sim_rate=211458 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:46:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22537,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22538,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22580,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22581,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(304,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22627,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22628,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22711,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22712,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22717,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22718,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22735,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22739,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22740,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22764,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22765,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22769,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22770,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22786,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22787,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22797,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22798,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22805,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22806,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22810,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22811,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22838,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22839,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22860,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22861,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(306,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(306,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 5751808 (ipc=244.8) sim_rate=213029 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:46:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23598,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23599,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23651,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23660,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23661,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(310,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23768,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23769,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23769,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23770,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23789,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23790,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23808,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23827,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23828,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23832,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23833,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23864,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23877,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23878,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23884,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23885,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23887,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23888,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23909,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23924,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23925,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(321,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(319,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24653,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24654,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24721,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24722,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24741,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24742,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24827,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24828,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(343,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24846,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24847,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24848,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24849,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24860,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24861,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24893,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24894,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24906,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24907,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24938,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24947,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24952,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24953,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24953,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24954,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24980,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24995,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24996,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 6144704 (ipc=245.8) sim_rate=219453 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:46:46 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(336,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(336,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25712,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25713,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25784,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25785,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25788,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25789,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25884,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25885,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25890,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25891,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25908,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25909,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25927,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25928,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25957,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25958,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25970,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25971,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 6413152 (ipc=246.7) sim_rate=221143 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:46:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26004,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26010,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26011,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26011,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26012,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(347,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26022,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26044,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26045,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26078,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26079,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(354,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(351,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26783,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26784,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26827,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26828,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26836,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26940,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26954,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26955,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26962,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26963,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26989,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26990,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 6682080 (ipc=247.5) sim_rate=222736 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:46:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27011,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27012,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27038,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27039,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27061,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27062,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27074,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27075,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27075,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27076,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27082,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27083,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27113,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27114,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27132,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27133,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(362,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(372,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27840,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27841,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27873,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27874,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(368,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27910,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27999,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28000,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28002,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28003,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28016,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28017,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28044,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28045,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28069,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28070,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28113,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28114,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28127,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28148,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28149,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28160,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28161,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28171,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28172,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28178,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28179,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28200,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28201,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(378,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 7066368 (ipc=247.9) sim_rate=227947 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(386,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28920,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28921,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28930,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28931,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28962,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28963,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(388,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29055,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29056,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29070,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29071,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29094,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29095,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29113,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29114,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29150,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29151,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29174,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29175,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29263,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29272,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29273,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29287,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29288,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29291,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29292,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29312,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29313,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29333,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29334,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(395,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 7310752 (ipc=247.8) sim_rate=228461 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(392,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30041,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30042,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30054,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30055,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30123,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30124,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(415,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30176,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30177,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30216,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30217,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30225,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30226,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30269,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30270,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30287,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30288,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30288,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30289,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30352,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30353,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30359,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30360,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30387,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30388,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30399,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30425,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30426,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30481,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30482,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 7554592 (ipc=247.7) sim_rate=228927 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:46:51 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(414,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(408,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31119,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31149,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31205,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31291,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31327,0), 2 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(434,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31414,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31572,0), 2 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(429,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 7941056 (ipc=248.2) sim_rate=233560 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:46:52 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(426,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32207,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32240,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32287,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32386,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32394,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32465,0), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(433,0,0) tid=(435,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32543,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32543,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32576,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32600,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32612,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32660,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32667,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32682,0), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(443,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32985,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33281,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33321,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(444,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33589,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33635,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33647,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33664,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33699,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33732,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33788,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33789,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 33790
gpu_sim_insn = 8281816
gpu_ipc =     245.0966
gpu_tot_sim_cycle = 33790
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     245.0966
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 332
gpu_stall_icnt2sh    = 654
gpu_total_sim_rate=236623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 720
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135885
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1273	W0_Idle:29378	W0_Scoreboard:709338	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 65 
maxdqlatency = 0 
maxmflatency = 352 
averagemflatency = 206 
max_icnt2mem_latency = 80 
max_icnt2sh_latency = 33789 
mrq_lat_table:5862 	566 	292 	353 	848 	307 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7193 	7192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12856 	1488 	79 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6140 	967 	93 	0 	0 	0 	0 	120 	479 	852 	1902 	3628 	204 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     13849     13871     12978     13492     13904     13888     14454     14456     13870     13520     13898     13990     13837     13868     13888     13381 
dram[1]:     13845     13863     12980     13491     13884     13888     14481     14475     13902     13502     13885     13963     13847     13847     13905     13361 
dram[2]:     13882     13879     12982     13741     13903     13885     14504     14421     13896     13760     13895     13910     13851     13734     13899     13006 
dram[3]:     13869     13838     12962     13721     13899     13892     14526     14449     13906     13750     13886     13935     13840     13737     13900     12986 
dram[4]:     13865     13842     13490     13706     13900     13887     14418     14488     13531     13747     13940     13989     13844     13731     13350     12992 
dram[5]:     13875     13839     13500     13687     13885     13894     14434     14501     13504     13762     13982     13975     13847     13763     13347     12987 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  6.000000  6.461538  3.200000  3.047619  2.560000  2.666667  4.500000  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  7.000000  7.636364  2.909091  2.782609  2.666667  2.782609  4.400000  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  6.000000  5.500000  3.121951  3.047619  2.560000  2.666667  5.176471  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  6.000000  4.888889  3.047619  3.121951  2.782609  2.560000  5.176471  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  6.000000  5.500000  3.047619  3.200000  2.909091  2.560000  5.500000  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  6.461538  6.285714  2.782609  3.200000  2.782609  2.666667  5.500000  5.500000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/1557 = 5.285806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        447       406       406       406       362       367       313       316       310       312       351       355       407       408       407       408
dram[1]:        400       408       404       406       363       368       314       316       312       312       354       355       406       407       404       407
dram[2]:        406       406       405       408       364       360       317       317       311       312       354       355       406       408       405       407
dram[3]:        408       407       406       406       366       358       317       315       311       311       354       354       406       407       406       407
dram[4]:        407       407       406       406       362       363       312       318       311       312       354       355       406       407       406       406
dram[5]:        405       407       406       408       364       364       315       319       311       311       353       354       406       407       406       407
maximum mf latency per bank:
dram[0]:        281       284       283       277       324       335       316       348       315       318       294       307       278       285       278       290
dram[1]:        291       281       277       282       318       329       330       348       332       332       311       317       281       282       278       285
dram[2]:        278       280       277       294       324       331       336       338       324       321       313       330       286       279       278       283
dram[3]:        277       279       280       279       310       305       336       348       336       308       313       324       279       278       277       278
dram[4]:        289       284       283       280       320       326       315       352       325       329       326       314       280       279       312       278
dram[5]:        279       280       288       278       327       325       344       352       329       327       294       296       278       278       287       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41344 n_act=264 n_pre=248 n_req=1373 n_rd=2400 n_write=346 bw_util=0.1231
n_activity=17451 dram_eff=0.3147
bk0: 134a 44186i bk1: 128a 44226i bk2: 128a 44282i bk3: 128a 44244i bk4: 148a 43856i bk5: 148a 43792i bk6: 192a 42728i bk7: 192a 42520i bk8: 192a 42531i bk9: 192a 42460i bk10: 154a 43484i bk11: 152a 43558i bk12: 128a 44194i bk13: 128a 44174i bk14: 128a 44245i bk15: 128a 44260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.185754
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41356 n_act=262 n_pre=246 n_req=1369 n_rd=2394 n_write=344 bw_util=0.1228
n_activity=17186 dram_eff=0.3186
bk0: 130a 44252i bk1: 128a 44186i bk2: 128a 44292i bk3: 128a 44239i bk4: 148a 43933i bk5: 148a 43783i bk6: 192a 42694i bk7: 192a 42396i bk8: 192a 42456i bk9: 192a 42582i bk10: 152a 43524i bk11: 152a 43597i bk12: 128a 44216i bk13: 128a 44210i bk14: 128a 44277i bk15: 128a 44234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.176405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41350 n_act=262 n_pre=246 n_req=1372 n_rd=2396 n_write=348 bw_util=0.123
n_activity=17608 dram_eff=0.3117
bk0: 128a 44267i bk1: 128a 44245i bk2: 128a 44276i bk3: 128a 44218i bk4: 148a 43824i bk5: 152a 43680i bk6: 192a 42743i bk7: 192a 42539i bk8: 192a 42497i bk9: 192a 42377i bk10: 152a 43565i bk11: 152a 43529i bk12: 128a 44232i bk13: 128a 44186i bk14: 128a 44264i bk15: 128a 44185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.190014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41354 n_act=260 n_pre=244 n_req=1372 n_rd=2396 n_write=348 bw_util=0.123
n_activity=17355 dram_eff=0.3162
bk0: 128a 44261i bk1: 128a 44200i bk2: 128a 44269i bk3: 128a 44211i bk4: 148a 43834i bk5: 152a 43599i bk6: 192a 42699i bk7: 192a 42527i bk8: 192a 42518i bk9: 192a 42321i bk10: 152a 43583i bk11: 152a 43625i bk12: 128a 44235i bk13: 128a 44201i bk14: 128a 44270i bk15: 128a 44236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.182391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41366 n_act=254 n_pre=238 n_req=1372 n_rd=2396 n_write=348 bw_util=0.123
n_activity=17362 dram_eff=0.3161
bk0: 128a 44270i bk1: 128a 44210i bk2: 128a 44291i bk3: 128a 44250i bk4: 148a 43868i bk5: 152a 43653i bk6: 192a 42730i bk7: 192a 42509i bk8: 192a 42690i bk9: 192a 42481i bk10: 152a 43601i bk11: 152a 43682i bk12: 128a 44235i bk13: 128a 44238i bk14: 128a 44217i bk15: 128a 44227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.18692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44602 n_nop=41364 n_act=255 n_pre=239 n_req=1372 n_rd=2396 n_write=348 bw_util=0.123
n_activity=17174 dram_eff=0.3196
bk0: 128a 44273i bk1: 128a 44209i bk2: 128a 44274i bk3: 128a 44248i bk4: 148a 43838i bk5: 152a 43691i bk6: 192a 42508i bk7: 192a 42554i bk8: 192a 42547i bk9: 192a 42474i bk10: 152a 43662i bk11: 152a 43644i bk12: 128a 44221i bk13: 128a 44206i bk14: 128a 44241i bk15: 128a 44199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.187346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 321
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 421
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.10967
	minimum = 6
	maximum = 56
Network latency average = 8.88801
	minimum = 6
	maximum = 48
Slowest packet = 186
Flit latency average = 7.06201
	minimum = 6
	maximum = 48
Slowest flit = 1686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0316333
	minimum = 0.0276413 (at node 3)
	maximum = 0.036786 (at node 15)
Accepted packet rate average = 0.0316333
	minimum = 0.0276413 (at node 3)
	maximum = 0.036786 (at node 15)
Injected flit rate average = 0.094867
	minimum = 0.0826872 (at node 3)
	maximum = 0.112134 (at node 15)
Accepted flit rate average= 0.094867
	minimum = 0.0831015 (at node 3)
	maximum = 0.107695 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.10967 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 8.88801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 48 (1 samples)
Flit latency average = 7.06201 (1 samples)
	minimum = 6 (1 samples)
	maximum = 48 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0316333 (1 samples)
	minimum = 0.0276413 (1 samples)
	maximum = 0.036786 (1 samples)
Accepted packet rate average = 0.0316333 (1 samples)
	minimum = 0.0276413 (1 samples)
	maximum = 0.036786 (1 samples)
Injected flit rate average = 0.094867 (1 samples)
	minimum = 0.0826872 (1 samples)
	maximum = 0.112134 (1 samples)
Accepted flit rate average = 0.094867 (1 samples)
	minimum = 0.0831015 (1 samples)
	maximum = 0.107695 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 236623 (inst/sec)
gpgpu_simulation_rate = 965 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33790)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,33790)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,33790)
GPGPU-Sim uArch: cycles simulated: 34290  inst.: 8331736 (ipc=99.8) sim_rate=231437 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:46:54 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(7,0,0) tid=(267,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1913,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1914,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1926,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1927,33790)
GPGPU-Sim uArch: cycles simulated: 35790  inst.: 8508952 (ipc=113.6) sim_rate=229971 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:46:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2085,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2086,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2149,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2150,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2268,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2268,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2269,33790)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2269,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2350,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2351,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2409,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2410,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2413,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2414,33790)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(28,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2478,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2479,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2525,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2526,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2551,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2552,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2563,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2564,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2569,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2570,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2727,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2728,33790)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(37,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3366,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3367,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3380,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3381,33790)
GPGPU-Sim uArch: cycles simulated: 37290  inst.: 8683768 (ipc=114.8) sim_rate=228520 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:46:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3514,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3515,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3585,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3586,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3641,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3642,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3769,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3770,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3786,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3787,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3798,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3799,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3831,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3832,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3928,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3929,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3940,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3941,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3992,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3993,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4056,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4057,33790)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(30,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4073,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4074,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4125,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4126,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4814,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4815,33790)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(46,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4941,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4942,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4992,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4993,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5023,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5024,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5172,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5173,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5174,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5175,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5185,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5186,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5216,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5217,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5314,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5315,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5359,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5360,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5376,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5377,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5405,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5406,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5499,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5500,33790)
GPGPU-Sim uArch: cycles simulated: 39290  inst.: 8904696 (ipc=113.3) sim_rate=228325 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:46:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5531,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5532,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5538,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5539,33790)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(67,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6353,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6354,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6458,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6459,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6501,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6502,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6503,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6504,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6568,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6569,33790)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(69,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6667,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6668,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6691,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6692,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6750,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6751,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6768,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6769,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6819,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6820,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6822,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6823,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6936,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6937,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6957,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6958,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7014,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7015,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7167,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7168,33790)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(89,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 41290  inst.: 9137784 (ipc=114.1) sim_rate=228444 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:46:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7698,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7699,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7811,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7812,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7947,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7948,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7978,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7979,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7991,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7992,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8006,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8007,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8039,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8040,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8067,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8068,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8128,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8129,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8137,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8138,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8177,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8178,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8203,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8204,33790)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(87,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8243,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8244,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8315,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8316,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8369,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8370,33790)
GPGPU-Sim uArch: cycles simulated: 42790  inst.: 9303896 (ipc=113.6) sim_rate=226924 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:46:59 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(96,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9111,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9112,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9476,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9477,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9491,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9492,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9520,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9521,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9521,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9522,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9525,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9526,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9594,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9595,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9595,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9596,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9604,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9605,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9653,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9654,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9745,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9746,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9835,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9836,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9864,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9865,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9925,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9926,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9941,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9942,33790)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(93,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10709,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10710,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10730,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10731,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10770,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10771,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10823,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10824,33790)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(117,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10943,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10944,33790)
GPGPU-Sim uArch: cycles simulated: 44790  inst.: 9519352 (ipc=112.5) sim_rate=226651 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:47:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11019,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11020,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11047,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11048,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11070,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11071,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11173,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11174,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11188,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11189,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11247,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11248,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11253,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11254,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11326,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11327,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11361,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11362,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11417,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11418,33790)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(131,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12185,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12186,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12229,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12230,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12293,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12294,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12299,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12300,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12454,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12455,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12466,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12467,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12467,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12468,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12495,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12496,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12562,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12563,33790)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(139,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12569,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12570,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12582,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12583,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12631,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12632,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12690,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12691,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12735,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12736,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12744,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12745,33790)
GPGPU-Sim uArch: cycles simulated: 46790  inst.: 9756504 (ipc=113.4) sim_rate=226895 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:47:01 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(145,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13478,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13479,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13510,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13511,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13622,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13623,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13624,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13625,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13627,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13628,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13697,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13698,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13710,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13711,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13716,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13717,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13740,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13741,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13744,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13745,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13783,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13784,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13819,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13820,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13837,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13838,33790)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(157,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13887,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13888,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13977,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13978,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14423,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14424,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14474,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14475,33790)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(150,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 48290  inst.: 9985016 (ipc=117.5) sim_rate=226932 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:47:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14509,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14510,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14574,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14575,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14645,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14646,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14695,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14696,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14715,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14716,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14735,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14736,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14760,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14761,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14785,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14786,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14811,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14812,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14841,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14842,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14862,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14863,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14920,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14921,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14966,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14967,33790)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(174,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15509,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15510,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15519,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15520,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15534,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15535,33790)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(173,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15603,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15604,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15683,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15684,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15693,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15694,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15711,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15712,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15716,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15717,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15734,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15735,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15749,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15750,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15781,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15782,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15817,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15818,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15877,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15878,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15919,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15920,33790)
GPGPU-Sim uArch: cycles simulated: 49790  inst.: 10236632 (ipc=122.2) sim_rate=227480 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:47:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16029,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16030,33790)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(187,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16607,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16608,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16634,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16635,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16637,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16638,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16689,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16690,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16691,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16692,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16744,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16745,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16805,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16806,33790)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(205,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16903,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16904,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16922,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16923,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16966,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16967,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16970,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16971,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16984,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16985,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17024,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17025,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17039,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17040,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17107,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17108,33790)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(200,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17464,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17465,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17477,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17478,33790)
GPGPU-Sim uArch: cycles simulated: 51290  inst.: 10476408 (ipc=125.4) sim_rate=227748 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:47:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17592,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17593,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17618,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17619,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17626,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17627,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17720,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17721,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17726,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17727,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17750,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17751,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17788,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17789,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17800,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17801,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17803,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17804,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17874,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17875,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17882,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17883,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17932,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17933,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17937,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17938,33790)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(218,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18498,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18499,33790)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(221,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18571,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18572,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18577,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18578,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18646,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18647,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18675,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18676,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18711,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18712,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18770,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18771,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18771,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18772,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18806,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18807,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18819,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18820,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18849,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18850,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18858,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18859,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18918,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18919,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18922,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18923,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18999,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19000,33790)
GPGPU-Sim uArch: cycles simulated: 52790  inst.: 10735128 (ipc=129.1) sim_rate=228406 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:47:05 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(235,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19238,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19239,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19377,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19378,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19486,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19487,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19569,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19570,33790)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(249,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19651,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19652,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19662,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19663,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19678,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19679,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19732,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19733,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19740,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19741,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19762,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19763,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19798,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19799,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19805,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19806,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19811,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19812,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19972,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19973,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20087,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20088,33790)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(243,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20257,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20258,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20354,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20355,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20397,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20398,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20402,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20403,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20488,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20489,33790)
GPGPU-Sim uArch: cycles simulated: 54290  inst.: 10995576 (ipc=132.4) sim_rate=229074 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:47:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20536,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20537,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20587,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20588,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20597,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20598,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20644,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20645,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20651,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20652,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20654,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20655,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20700,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20701,33790)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(266,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20710,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20711,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20758,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20759,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20762,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20763,33790)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(268,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21278,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21279,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21295,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21296,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21372,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21373,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21385,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21386,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21479,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21480,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21484,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21485,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21509,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21510,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21586,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21587,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21639,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21640,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21691,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21692,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21696,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21697,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21704,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21705,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21762,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21763,33790)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(275,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21884,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21885,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21956,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21957,33790)
GPGPU-Sim uArch: cycles simulated: 55790  inst.: 11249272 (ipc=134.9) sim_rate=229576 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:47:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22019,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22020,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22244,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22245,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22359,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22360,33790)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(287,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22475,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22476,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22486,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22487,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22491,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22492,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22495,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22496,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22526,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22527,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22585,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22586,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22625,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22626,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22628,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22629,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22710,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22711,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22761,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22762,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22934,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(22935,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23023,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23024,33790)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(299,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23166,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23167,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23316,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23317,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23449,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23450,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23503,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23503,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23504,33790)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23504,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23506,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23507,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23536,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23537,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23554,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23555,33790)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(312,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23588,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23589,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23603,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23604,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23625,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23626,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23648,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23649,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23682,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23683,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23747,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23748,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23789,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23790,33790)
GPGPU-Sim uArch: cycles simulated: 57790  inst.: 11578168 (ipc=137.3) sim_rate=231563 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:47:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24064,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24065,33790)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(303,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24228,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24229,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24235,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24236,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24345,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24346,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24442,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24443,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24478,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24479,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24504,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24505,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24541,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24542,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24557,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24558,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24586,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24587,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24645,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24646,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24660,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24661,33790)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(319,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24807,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24808,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24877,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24878,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24960,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24961,33790)
GPGPU-Sim uArch: cycles simulated: 58790  inst.: 11748920 (ipc=138.7) sim_rate=230370 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:47:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25000,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25001,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25260,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25261,33790)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(341,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25279,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25280,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25284,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25285,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25332,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25333,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25356,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25357,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25358,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25359,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25369,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25370,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25419,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25420,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25424,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25425,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25481,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25482,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25510,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25511,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25544,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25545,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25727,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25728,33790)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(335,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25847,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25848,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25955,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25956,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26184,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26185,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26209,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26210,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26288,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26289,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26342,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26343,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26369,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26370,33790)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(344,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26399,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26400,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26418,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26419,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26452,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26453,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26465,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26466,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26490,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26491,33790)
GPGPU-Sim uArch: cycles simulated: 60290  inst.: 12006712 (ipc=140.6) sim_rate=230898 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:47:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26561,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26562,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26590,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26591,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26636,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26637,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26671,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26672,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26869,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26870,33790)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(359,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26963,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26964,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27112,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27113,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27220,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27221,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27284,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27285,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27333,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27334,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27363,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27364,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27485,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27486,33790)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(360,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27534,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27535,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27538,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27539,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27585,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27586,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27682,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27683,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27741,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27742,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27784,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27785,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27788,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27789,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27857,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27858,33790)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(367,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28178,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28179,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28188,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28189,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28234,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28235,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28261,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28262,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28266,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28267,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28270,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28271,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28275,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28276,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28283,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28284,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28346,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28347,33790)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28349,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28350,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28397,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28398,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28419,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28420,33790)
GPGPU-Sim uArch: cycles simulated: 62290  inst.: 12334392 (ipc=142.2) sim_rate=232724 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:47:11 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28553,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28554,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28672,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28673,33790)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(384,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28896,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28897,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29175,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29176,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29230,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29231,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29306,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29307,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29350,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29351,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29358,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29359,33790)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(375,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29391,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29392,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29477,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29478,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29478,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29479,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29489,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29490,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29509,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29510,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29545,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29546,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29603,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29604,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29659,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29660,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29693,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29694,33790)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(395,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 63790  inst.: 12564600 (ipc=142.8) sim_rate=232677 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:47:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30153,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30154,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30162,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30163,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30196,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30197,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30213,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30214,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30273,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30274,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30283,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30284,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30387,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30388,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30423,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30424,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30468,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30469,33790)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(411,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30539,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30540,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30590,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30591,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30632,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30633,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30650,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30651,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30697,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30698,33790)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30772,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30773,33790)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30912,33790), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30913,33790)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(413,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31115,33790), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31116,33790)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31144,33790), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31145,33790)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31153,33790), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31154,33790)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31156,33790), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31157,33790)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31252,33790), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31253,33790)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31302,33790), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31303,33790)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31309,33790), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31310,33790)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31315,33790), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31316,33790)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31317,33790), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31318,33790)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31362,33790), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31363,33790)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31380,33790), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31381,33790)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31381,33790), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31382,33790)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31451,33790), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31452,33790)
GPGPU-Sim uArch: cycles simulated: 65290  inst.: 12832504 (ipc=144.5) sim_rate=233318 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:47:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31546,33790), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31547,33790)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(422,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31820,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32007,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32019,33790), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(437,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32150,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32157,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32174,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32218,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32230,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32252,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32254,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32323,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32351,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32418,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32485,33790), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32634,33790), 2 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(445,0,0) tid=(347,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32748,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32875,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32917,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32923,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32936,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32981,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32986,33790), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 66790  inst.: 13085996 (ipc=145.6) sim_rate=233678 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:47:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33090,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33093,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33096,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33105,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33160,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33165,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33212,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33274,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33314,33790), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33644,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33675,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33782,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33786,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33808,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33830,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33844,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33902,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33906,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33933,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33938,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33986,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34008,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34030,33790), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 34031
gpu_sim_insn = 4833076
gpu_ipc =     142.0198
gpu_tot_sim_cycle = 67821
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     193.3751
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 34781
gpu_stall_icnt2sh    = 909
gpu_total_sim_rate=230085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 840
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[1]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2850, Miss = 1905, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[4]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2820, Miss = 1875, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 105
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43020
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 214890
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3238	W0_Idle:54397	W0_Scoreboard:1538488	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1825 
maxdqlatency = 0 
maxmflatency = 1088 
averagemflatency = 371 
max_icnt2mem_latency = 360 
max_icnt2sh_latency = 67820 
mrq_lat_table:16759 	1212 	1447 	2038 	4885 	6350 	8663 	7612 	1099 	205 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7258 	20098 	8576 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27821 	5916 	1013 	756 	462 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12560 	1703 	122 	0 	0 	0 	0 	120 	479 	852 	1902 	3628 	13522 	1052 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	45 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13849     13871     12978     13492     13904     13888     14454     14456     13870     13520     13898     13990     13837     13868     13888     13381 
dram[1]:     13845     13863     12980     13491     13884     13888     14481     14475     13902     13502     13885     13963     13847     13847     13905     13361 
dram[2]:     13882     13879     12982     13741     13903     13885     14504     14421     13896     13760     13895     13910     13851     13734     13899     13006 
dram[3]:     13869     13838     12962     13721     13899     13892     14526     14449     13906     13750     13886     13935     13840     13737     13900     12986 
dram[4]:     13865     13842     13490     13706     13900     13887     14418     14488     13531     13747     13940     13989     13844     13731     13350     12992 
dram[5]:     13875     13839     13500     13687     13885     13894     14434     14501     13504     13762     13982     13975     13847     13763     13347     12987 
average row accesses per activate:
dram[0]: 20.600000 18.285715 13.473684 14.628572 13.219512 12.558140 10.074074  9.066667  6.634146  6.974359  5.988372  6.168674 13.128205 15.515152 22.260870 22.260870 
dram[1]: 18.962963 16.000000 13.837838 15.515152 14.648648 16.303030  8.000000  8.500000  6.974359  6.974359  7.211267  6.481013 15.515152 15.515152 26.947369 24.380953 
dram[2]: 16.000000 19.692308 12.487804 10.893617 12.604651 13.948718  8.500000  9.066667  7.157895  6.634146  7.013699  6.649351 16.516129 15.515152 20.480000 20.480000 
dram[3]: 19.692308 15.058824 10.893617 12.487804 14.648648 13.948718  8.500000  8.774194  6.974359  6.325582  6.023530  6.531646 17.655172 15.515152 24.380953 34.133335 
dram[4]: 19.692308 19.692308 11.636364 11.906977 13.219512 12.651163  9.714286  9.379311  7.771429  6.476191  6.826667  7.068493 14.628572 15.515152 26.947369 26.947369 
dram[5]: 17.066668 21.333334 11.906977 11.377778 13.219512 12.088889  8.242424  8.774194  7.351351  6.974359  7.013699  6.370370 16.516129 12.487804 26.947369 39.384617 
average row locality = 50300/4575 = 10.994535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        245       229       237       235       231       242       239       245       244       245       229       240       236       238       238       237
dram[1]:        262       254       257       254       259       258       268       261       275       266       258       262       256       256       268       255
dram[2]:        243       246       249       240       246       258       256       256       258       254       246       249       245       247       247       254
dram[3]:        267       286       262       292       265       290       270       302       271       302       262       287       257       291       265       288
dram[4]:        254       240       259       242       253       241       261       254       268       251       260       247       259       242       260       248
dram[5]:        299       316       306       308       302       315       309       315       313       319       300       314       309       311       317       325
maximum mf latency per bank:
dram[0]:        936       781       765       795       788       810       823       864       808       731       718       745       811       768       796       883
dram[1]:       1023       852       852       844       841       759       768       868       768       817       754       702       903       793       863       712
dram[2]:        857      1045       926       823       764       835       895       945       913       809       867       756       772       749       801       798
dram[3]:        942       967       809       994       746       977       842      1088       739       916       726       931       728      1035       780       956
dram[4]:        906       955       922       786       888       793       972       847       887      1064       791       822       858       816       978       805
dram[5]:        966      1011      1059       886       890       876       952       846      1003       847       835       950       970       886       985       884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71228 n_act=771 n_pre=755 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.3746
n_activity=61122 dram_eff=0.5487
bk0: 582a 74982i bk1: 576a 74432i bk2: 576a 74605i bk3: 576a 74396i bk4: 616a 74016i bk5: 614a 72959i bk6: 640a 73923i bk7: 640a 72771i bk8: 640a 74212i bk9: 640a 73696i bk10: 592a 74879i bk11: 588a 73871i bk12: 576a 73561i bk13: 576a 73389i bk14: 576a 73358i bk15: 576a 73576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71300 n_act=743 n_pre=727 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.3743
n_activity=60967 dram_eff=0.5495
bk0: 578a 74634i bk1: 576a 74178i bk2: 576a 74568i bk3: 576a 74455i bk4: 616a 74036i bk5: 612a 73179i bk6: 640a 73705i bk7: 640a 72999i bk8: 640a 73981i bk9: 640a 73733i bk10: 588a 74987i bk11: 588a 74447i bk12: 576a 73615i bk13: 576a 73812i bk14: 576a 73346i bk15: 576a 73632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.72367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71226 n_act=774 n_pre=758 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.3745
n_activity=61256 dram_eff=0.5473
bk0: 576a 74128i bk1: 576a 73913i bk2: 576a 73885i bk3: 576a 74201i bk4: 616a 73395i bk5: 620a 72476i bk6: 640a 73570i bk7: 640a 73093i bk8: 640a 74299i bk9: 640a 73609i bk10: 588a 75129i bk11: 588a 74208i bk12: 576a 74676i bk13: 576a 73932i bk14: 576a 73342i bk15: 576a 73055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.51986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71214 n_act=776 n_pre=760 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.3747
n_activity=61090 dram_eff=0.5491
bk0: 576a 74987i bk1: 576a 73903i bk2: 576a 73854i bk3: 576a 73585i bk4: 616a 73355i bk5: 620a 73087i bk6: 640a 73208i bk7: 640a 72654i bk8: 640a 74234i bk9: 640a 73337i bk10: 588a 74538i bk11: 592a 74348i bk12: 576a 73936i bk13: 576a 72868i bk14: 576a 73406i bk15: 576a 72918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.76249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71276 n_act=745 n_pre=729 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.3747
n_activity=60971 dram_eff=0.5502
bk0: 576a 74978i bk1: 576a 74512i bk2: 576a 74324i bk3: 576a 74366i bk4: 616a 73584i bk5: 620a 73047i bk6: 640a 73246i bk7: 640a 72822i bk8: 640a 74309i bk9: 640a 73548i bk10: 588a 74905i bk11: 592a 74284i bk12: 576a 73636i bk13: 576a 73619i bk14: 576a 73172i bk15: 576a 72555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.45489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x802a2180, atomic=0 1 entries : 0x7fbcd6930110 :  mf: uid=327780, sid13:w47, part=5, addr=0x802a2180, load , size=128, unknown  status = IN_PARTITION_DRAM (67818), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89522 n_nop=71234 n_act=766 n_pre=750 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.3747
n_activity=61190 dram_eff=0.5482
bk0: 576a 74476i bk1: 576a 73814i bk2: 576a 74140i bk3: 576a 74108i bk4: 616a 73448i bk5: 620a 73114i bk6: 640a 72871i bk7: 640a 72652i bk8: 640a 74444i bk9: 640a 74137i bk10: 588a 74763i bk11: 592a 74484i bk12: 576a 73911i bk13: 576a 73702i bk14: 576a 73138i bk15: 576a 73240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.83015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 337
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 178
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 444
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2023
	minimum = 6
	maximum = 301
Network latency average = 10.6504
	minimum = 6
	maximum = 299
Slowest packet = 37364
Flit latency average = 8.81459
	minimum = 6
	maximum = 295
Slowest flit = 112295
Fragmentation average = 0.139592
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0469507
	minimum = 0.0410214 (at node 12)
	maximum = 0.0531868 (at node 17)
Accepted packet rate average = 0.0469507
	minimum = 0.0410214 (at node 12)
	maximum = 0.0531868 (at node 17)
Injected flit rate average = 0.140852
	minimum = 0.123005 (at node 18)
	maximum = 0.155182 (at node 0)
Accepted flit rate average= 0.140852
	minimum = 0.095795 (at node 12)
	maximum = 0.193882 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.156 (2 samples)
	minimum = 6 (2 samples)
	maximum = 178.5 (2 samples)
Network latency average = 9.76919 (2 samples)
	minimum = 6 (2 samples)
	maximum = 173.5 (2 samples)
Flit latency average = 7.9383 (2 samples)
	minimum = 6 (2 samples)
	maximum = 171.5 (2 samples)
Fragmentation average = 0.069796 (2 samples)
	minimum = 0 (2 samples)
	maximum = 144.5 (2 samples)
Injected packet rate average = 0.039292 (2 samples)
	minimum = 0.0343314 (2 samples)
	maximum = 0.0449864 (2 samples)
Accepted packet rate average = 0.039292 (2 samples)
	minimum = 0.0343314 (2 samples)
	maximum = 0.0449864 (2 samples)
Injected flit rate average = 0.117859 (2 samples)
	minimum = 0.102846 (2 samples)
	maximum = 0.133658 (2 samples)
Accepted flit rate average = 0.117859 (2 samples)
	minimum = 0.0894483 (2 samples)
	maximum = 0.150788 (2 samples)
Injected packet size average = 2.99958 (2 samples)
Accepted packet size average = 2.99958 (2 samples)
Hops average = 1 (2 samples)
