

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_158_12'
================================================================
* Date:           Fri Jun  2 02:54:14 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  8.695 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.390 us|  0.390 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_12  |       11|       11|         3|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 6 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_idx = alloca i32 1"   --->   Operation 7 'alloca' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'max_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %max_idx_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %max_idx"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -999.9, i32 %max_val"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %max_idx_1" [DNN.cpp:158]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln158 = icmp_eq  i4 %i, i4 10" [DNN.cpp:158]   --->   Operation 15 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln158 = add i4 %i, i4 1" [DNN.cpp:158]   --->   Operation 17 'add' 'add_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %.exitStub" [DNN.cpp:158]   --->   Operation 18 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln159_cast = zext i4 %i" [DNN.cpp:158]   --->   Operation 19 'zext' 'trunc_ln159_cast' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %trunc_ln159_cast" [DNN.cpp:159]   --->   Operation 20 'getelementptr' 'output_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%max_val_1 = load i4 %output_addr" [DNN.cpp:159]   --->   Operation 21 'load' 'max_val_1' <Predicate = (!icmp_ln158)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln158 = store i4 %add_ln158, i4 %max_idx_1" [DNN.cpp:158]   --->   Operation 22 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.75>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val" [DNN.cpp:159]   --->   Operation 23 'load' 'max_val_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%max_val_1 = load i4 %output_addr" [DNN.cpp:159]   --->   Operation 24 'load' 'max_val_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 25 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 25 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%max_idx_load = load i32 %max_idx"   --->   Operation 49 'load' 'max_idx_load' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_idx_out, i32 %max_idx_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%max_idx_load_1 = load i32 %max_idx" [DNN.cpp:159]   --->   Operation 26 'load' 'max_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [DNN.cpp:157]   --->   Operation 27 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln159 = bitcast i32 %max_val_1" [DNN.cpp:159]   --->   Operation 28 'bitcast' 'bitcast_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159, i32 23, i32 30" [DNN.cpp:159]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %bitcast_ln159" [DNN.cpp:159]   --->   Operation 30 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln159_1 = bitcast i32 %max_val_load" [DNN.cpp:159]   --->   Operation 31 'bitcast' 'bitcast_ln159_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_1, i32 23, i32 30" [DNN.cpp:159]   --->   Operation 32 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %bitcast_ln159_1" [DNN.cpp:159]   --->   Operation 33 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln159 = icmp_ne  i8 %tmp_s, i8 255" [DNN.cpp:159]   --->   Operation 34 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln159_1 = icmp_eq  i23 %trunc_ln159, i23 0" [DNN.cpp:159]   --->   Operation 35 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%or_ln159 = or i1 %icmp_ln159_1, i1 %icmp_ln159" [DNN.cpp:159]   --->   Operation 36 'or' 'or_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.55ns)   --->   "%icmp_ln159_2 = icmp_ne  i8 %tmp_22, i8 255" [DNN.cpp:159]   --->   Operation 37 'icmp' 'icmp_ln159_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.44ns)   --->   "%icmp_ln159_3 = icmp_eq  i23 %trunc_ln159_1, i23 0" [DNN.cpp:159]   --->   Operation 38 'icmp' 'icmp_ln159_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%or_ln159_1 = or i1 %icmp_ln159_3, i1 %icmp_ln159_2" [DNN.cpp:159]   --->   Operation 39 'or' 'or_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 40 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%and_ln159 = and i1 %tmp_23, i1 %or_ln159" [DNN.cpp:159]   --->   Operation 41 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln159_1 = and i1 %and_ln159, i1 %or_ln159_1" [DNN.cpp:159]   --->   Operation 42 'and' 'and_ln159_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%max_val_2 = select i1 %and_ln159_1, i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 43 'select' 'max_val_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i4 %i" [DNN.cpp:159]   --->   Operation 44 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%max_idx_4 = select i1 %and_ln159_1, i32 %zext_ln159, i32 %max_idx_load_1" [DNN.cpp:159]   --->   Operation 45 'select' 'max_idx_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 %max_idx_4, i32 %max_idx" [DNN.cpp:159]   --->   Operation 46 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 %max_val_2, i32 %max_val" [DNN.cpp:159]   --->   Operation 47 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('max_idx') [5]  (0 ns)
	'load' operation ('i', DNN.cpp:158) on local variable 'max_idx' [11]  (0 ns)
	'add' operation ('add_ln158', DNN.cpp:158) [15]  (1.74 ns)
	'store' operation ('store_ln158', DNN.cpp:158) of variable 'add_ln158', DNN.cpp:158 on local variable 'max_idx' [42]  (1.59 ns)

 <State 2>: 7.75ns
The critical path consists of the following:
	'load' operation ('max_val', DNN.cpp:159) on array 'output_r' [23]  (2.32 ns)
	'fcmp' operation ('tmp_23', DNN.cpp:159) [36]  (5.43 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', DNN.cpp:159) [36]  (5.43 ns)
	'and' operation ('and_ln159', DNN.cpp:159) [37]  (0 ns)
	'and' operation ('and_ln159_1', DNN.cpp:159) [38]  (0.978 ns)
	'select' operation ('max_idx', DNN.cpp:159) [41]  (0.698 ns)
	'store' operation ('store_ln159', DNN.cpp:159) of variable 'max_idx', DNN.cpp:159 on local variable 'max_idx' [43]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
