

================================================================
== Vitis HLS Report for 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249'
================================================================
* Date:           Wed Jul 31 17:05:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17036|    17036|  0.170 ms|  0.170 ms|  17036|  17036|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset  |    17034|    17034|         8|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1369|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     407|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     407|    1477|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln245_1_fu_237_p2      |         +|   0|  0|   22|          15|           1|
    |add_ln245_fu_249_p2        |         +|   0|  0|   13|           6|           1|
    |add_ln247_1_fu_450_p2      |         +|   0|  0|   18|          11|           1|
    |add_ln247_fu_315_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln249_fu_444_p2        |         +|   0|  0|   10|           3|           1|
    |add_ln252_1_fu_429_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln252_2_fu_500_p2      |         +|   0|  0|   12|           5|           5|
    |add_ln252_3_fu_347_p2      |         +|   0|  0|   22|          15|          15|
    |add_ln252_fu_225_p2        |         +|   0|  0|   22|          15|          15|
    |and_ln245_fu_301_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln245_fu_231_p2       |      icmp|   0|  0|   12|          15|          15|
    |icmp_ln247_fu_255_p2       |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln249_fu_295_p2       |      icmp|   0|  0|    9|           3|           4|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln247_fu_321_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln245_1_fu_281_p3   |    select|   0|  0|   15|           1|          15|
    |select_ln245_2_fu_307_p3   |    select|   0|  0|    6|           1|           6|
    |select_ln245_3_fu_395_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln245_fu_261_p3     |    select|   0|  0|    8|           1|           1|
    |select_ln247_1_fu_353_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln247_2_fu_403_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln247_3_fu_456_p3   |    select|   0|  0|   10|           1|           1|
    |select_ln247_fu_327_p3     |    select|   0|  0|    3|           1|           1|
    |shl_ln252_1_fu_527_p2      |       shl|   0|  0|  950|         256|         256|
    |shl_ln252_fu_509_p2        |       shl|   0|  0|   96|          16|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln245_fu_289_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1369|         457|         487|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |attn_stream_blk_n        |   9|          2|    1|          2|
    |indvar_flatten19_fu_130  |   9|          2|   15|         30|
    |indvar_flatten_fu_122    |   9|          2|   11|         22|
    |inout1_blk_n_AW          |   9|          2|    1|          2|
    |inout1_blk_n_B           |   9|          2|    1|          2|
    |inout1_blk_n_W           |   9|          2|    1|          2|
    |k_patch_fu_118           |   9|          2|    8|         16|
    |q_patch_block_fu_126     |   9|          2|    6|         12|
    |q_patch_offset_fu_114    |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |indvar_flatten19_fu_130           |   15|   0|   15|          0|
    |indvar_flatten_fu_122             |   11|   0|   11|          0|
    |k_patch_fu_118                    |    8|   0|    8|          0|
    |q_patch_block_fu_126              |    6|   0|    6|          0|
    |q_patch_offset_fu_114             |    3|   0|    3|          0|
    |shl_ln252_1_reg_607               |  256|   0|  256|          0|
    |shl_ln252_reg_602                 |   32|   0|   32|          0|
    |trunc_ln252_2_reg_592             |    1|   0|    1|          0|
    |trunc_ln252_8_reg_597             |   59|   0|   59|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  407|   0|  407|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|attn_stream_dout            |   in|  128|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_num_data_valid  |   in|    2|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_fifo_cap        |   in|    2|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_empty_n         |   in|    1|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_read            |  out|    1|     ap_fifo|                                                                       attn_stream|       pointer|
|m_axi_inout1_AWVALID        |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWREADY        |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWADDR         |  out|   64|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWID           |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWLEN          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWSIZE         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWBURST        |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWLOCK         |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWCACHE        |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWPROT         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWQOS          |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWREGION       |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWUSER         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WVALID         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WREADY         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WDATA          |  out|  256|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WSTRB          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WLAST          |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WID            |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WUSER          |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARVALID        |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARREADY        |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARADDR         |  out|   64|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARID           |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARLEN          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARSIZE         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARBURST        |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARLOCK         |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARCACHE        |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARPROT         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARQOS          |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARREGION       |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARUSER         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RVALID         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RREADY         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RDATA          |   in|  256|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RLAST          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RID            |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RFIFONUM       |   in|    9|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RUSER          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RRESP          |   in|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BVALID         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BREADY         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BRESP          |   in|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BID            |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BUSER          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|attn_load                   |   in|   64|     ap_none|                                                                         attn_load|        scalar|
|trunc_ln252_1               |   in|    5|     ap_none|                                                                     trunc_ln252_1|        scalar|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

