library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity adder_half_bit1 is
    Port ( data1_in : in  STD_LOGIC;
           data2_in : in  STD_LOGIC;
           sum_out : out  STD_LOGIC;
           c_out : out  STD_LOGIC);
end adder_half_bit1;

architecture Behavioral of adder_half_bit1 is

begin

sum_out<=data1_in xor data2_in;
c_out<=data1_in and data2_in;

end Behavioral;

