INFO: [VRFC 10-2263] Analyzing Verilog file "C:/esempiVIVADO/1_MUX/1_MUX.sim/sim_1/synth/timing/xsim/mux2_1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module glbl
