Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 20:45:40 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                             Instance                                            |                                               Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                                    |                                                                                             (top) |       2052 |       2000 |       0 |   52 | 1716 |     32 |      0 |    0 |          4 |
|   bd_0_i                                                                                        |                                                                                              bd_0 |       2052 |       2000 |       0 |   52 | 1716 |     32 |      0 |    0 |          4 |
|     hls_inst                                                                                    |                                                                                   bd_0_hls_inst_0 |       2052 |       2000 |       0 |   52 | 1716 |     32 |      0 |    0 |          4 |
|       (hls_inst)                                                                                |                                                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                                      |                                                                        bd_0_hls_inst_0_corr_accel |       2052 |       2000 |       0 |   52 | 1716 |     32 |      0 |    0 |          4 |
|         (inst)                                                                                  |                                                                        bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 |  140 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                         |                                                          bd_0_hls_inst_0_corr_accel_control_s_axi |         66 |         66 |       0 |    0 |  183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                                      |                                                                bd_0_hls_inst_0_corr_accel_compute |       1537 |       1485 |       0 |   52 | 1147 |      0 |      0 |    0 |          4 |
|           (grp_compute_fu_291)                                                                  |                                                                bd_0_hls_inst_0_corr_accel_compute |          6 |          6 |       0 |    0 |   76 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                           |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         18 |         18 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94)                                       |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_111 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         50 |         50 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_118)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         11 |         11 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_110 |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130                                          |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         38 |         30 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_154_4_fu_130)                                      |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         16 |          8 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_108 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U45                                                                   |                                                      bd_0_hls_inst_0_corr_accel_mux_21_16_1_1_109 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102                                          |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_5_fu_102)                                      |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_107 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |         43 |         43 |       0 |    0 |  101 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_140)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |         11 |         11 |       0 |    0 |   99 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_106 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |         71 |         71 |       0 |    0 |   55 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_152)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |         27 |         27 |       0 |    0 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_104 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U59                                                                   |                                                      bd_0_hls_inst_0_corr_accel_mux_21_16_1_1_105 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |         91 |         91 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_164)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |         44 |         44 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_103 |         47 |         47 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         45 |         37 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_204_12_fu_176)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         32 |         24 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_102 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |        163 |        155 |       0 |    8 |  117 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_215_13_fu_185)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |         13 |          5 |       0 |    8 |   43 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_88 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U76                                                        |                                               bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |        128 |        128 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U76)                                                    |                                               bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                                          |                                            bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip |        128 |        128 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U77                                                                   |                                                       bd_0_hls_inst_0_corr_accel_mux_21_16_1_1_89 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_227_14 |        120 |        112 |       0 |    8 |  112 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_227_14_fu_193)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_227_14 |         19 |         11 |       0 |    8 |   91 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U81                                                     |                                            bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |         63 |         63 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U81)                                                 |                                            bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                                       |                                         bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_81 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U82                                                       |                                              bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                                         |                                           bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U83                                                                   |                                                       bd_0_hls_inst_0_corr_accel_mux_21_16_1_1_82 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_235_15 |         39 |         39 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_235_15_fu_201)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_235_15 |         21 |         21 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_80 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 |         95 |         84 |       0 |   11 |   55 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_215)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 |         56 |         45 |       0 |   11 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_79 |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19 |         39 |         39 |       0 |    0 |   27 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19_fu_110)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19 |          2 |          2 |       0 |    0 |   25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_78 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21 |         46 |         46 |       0 |    0 |   41 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21_fu_227)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21 |          8 |          8 |       0 |    0 |   39 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_77 |         38 |         38 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 |        147 |        138 |       0 |    9 |  128 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_fu_239) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 |        136 |        127 |       0 |    9 |  126 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_76 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U113                                                                  |                                                          bd_0_hls_inst_0_corr_accel_mux_21_16_1_1 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_292_25 |         27 |         27 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_292_25_fu_255)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_292_25 |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_75 |         27 |         27 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U122                                                   |                                         bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        130 |        130 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U122)                                               |                                         bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                                      |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        130 |        130 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)                                  |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |         98 |         98 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U123                                                     |                                           bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        284 |        284 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U123)                                                 |                                           bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                                        |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        284 |        284 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                                    |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |         80 |         80 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U124                                                    |                                          bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         64 |         64 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U124)                                                |                                          bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                                       |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         64 |         64 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                                   |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_221                                                              |                                                        bd_0_hls_inst_0_corr_accel_recv_data_burst |         69 |         69 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                                          |                                                        bd_0_hls_inst_0_corr_accel_recv_data_burst |         61 |         61 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                              |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_307                                                              |                                                        bd_0_hls_inst_0_corr_accel_send_data_burst |        331 |        331 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_307)                                                          |                                                        bd_0_hls_inst_0_corr_accel_send_data_burst |        325 |        325 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                              |                                 bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          6 |          6 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                                           |                                             bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                                            |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |         17 |         17 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |         16 |         16 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                                              |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


