FILE_TYPE=VERILOG_MAP;
PRIMITIVE '10H131';
    DEFAULT_MODEL=ECL31;
    UPPER_CASE=TRUE;
    MODEL 'ECL31';
        PROPERTY
            PORT_ORDER = '(CC,CE1,CE2,D1,D2,Q1,Q1N,Q2,Q2N,R1,R2,S1,S2)';
            COMPONENT='MC10H131';
            RANGE;
        END_PROPERTY;
        PIN_MAP
            'S'='(S2,S1)';
            'R'='(R2,R1)';
            'Q'<0>='(Q2,Q1)';
            'D'<0>='(D2,D1)';
            'CPN'='(CE2,CE1)';
            'CPC'='(CC,CC)';
            '-Q'<0>='(Q2N,Q1N)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
