{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:04:43 2024 " "Info: Processing started: Sat Mar 23 14:04:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Info: Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:04:43 2024 " "Info: Processing ended: Sat Mar 23 14:04:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:04:44 2024 " "Info: Processing started: Sat Mar 23 14:04:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "Warning: No exact pin location assignment(s) for 6 pins of 6 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name9 " "Info: Pin pin_name9 not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name9 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { -24 952 1128 -8 "pin_name9" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name10 " "Info: Pin pin_name10 not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name10 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 8 952 1128 24 "pin_name10" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name11 " "Info: Pin pin_name11 not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name11 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 256 952 1128 272 "pin_name11" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name12 " "Info: Pin pin_name12 not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name12 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 296 952 1128 312 "pin_name12" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name8 " "Info: Pin pin_name8 not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name8 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 224 32 200 240 "pin_name8" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 136 32 200 152 "pin_name" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name8 (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node pin_name8 (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/dell/appdata/quartus/bin/pin_planner.ppl" { pin_name8 } } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 224 32 200 240 "pin_name8" "" } } } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.629 ns register register " "Info: Estimated most critical path is register to register delay of 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LAB_X9_Y16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y16; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.016 ns) + CELL(0.537 ns) 0.521 ns inst3~2 2 COMB LAB_X9_Y16 1 " "Info: 2: + IC(-0.016 ns) + CELL(0.537 ns) = 0.521 ns; Loc. = LAB_X9_Y16; Fanout = 1; COMB Node = 'inst3~2'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { inst3 inst3~2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.629 ns inst3 3 REG LAB_X9_Y16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.629 ns; Loc. = LAB_X9_Y16; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns  " "Info: Total cell delay = 0.645 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "-0.016 ns  " "Info: Total interconnect delay = -0.016 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { inst3 inst3~2 inst3 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Info: Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Info: Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name11 0 " "Info: Pin \"pin_name11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Info: Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:04:45 2024 " "Info: Processing ended: Sat Mar 23 14:04:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:04:46 2024 " "Info: Processing started: Sat Mar 23 14:04:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:04:47 2024 " "Info: Processing ended: Sat Mar 23 14:04:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:04:48 2024 " "Info: Processing started: Sat Mar 23 14:04:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 136 32 200 152 "pin_name" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name register register inst3 inst3 360.1 MHz Internal " "Info: Clock \"pin_name\" Internal fmax is restricted to 360.1 MHz between source register \"inst3\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X9_Y16_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst3~2 2 COMB LCCOMB_X9_Y16_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 1; COMB Node = 'inst3~2'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst3 inst3~2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst3 3 REG LCFF_X9_Y16_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst3 inst3~2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst3 {} inst3~2 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 9.725 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 9.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns pin_name 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'pin_name'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 136 32 200 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.970 ns) 3.616 ns inst 2 REG LCFF_X26_Y4_N27 3 " "Info: 2: + IC(1.651 ns) + CELL(0.970 ns) = 3.616 ns; Loc. = LCFF_X26_Y4_N27; Fanout = 3; REG Node = 'inst'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { pin_name inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.979 ns inst1 3 REG LCFF_X26_Y4_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.979 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 8.666 ns inst2 4 REG LCFF_X9_Y16_N27 3 " "Info: 4: + IC(2.717 ns) + CELL(0.970 ns) = 8.666 ns; Loc. = LCFF_X9_Y16_N27; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { inst1 inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 9.725 ns inst3 5 REG LCFF_X9_Y16_N17 2 " "Info: 5: + IC(0.393 ns) + CELL(0.666 ns) = 9.725 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.571 ns ( 47.00 % ) " "Info: Total cell delay = 4.571 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 53.00 % ) " "Info: Total interconnect delay = 5.154 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 9.725 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 9.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns pin_name 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'pin_name'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 136 32 200 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.970 ns) 3.616 ns inst 2 REG LCFF_X26_Y4_N27 3 " "Info: 2: + IC(1.651 ns) + CELL(0.970 ns) = 3.616 ns; Loc. = LCFF_X26_Y4_N27; Fanout = 3; REG Node = 'inst'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { pin_name inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.979 ns inst1 3 REG LCFF_X26_Y4_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.979 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 8.666 ns inst2 4 REG LCFF_X9_Y16_N27 3 " "Info: 4: + IC(2.717 ns) + CELL(0.970 ns) = 8.666 ns; Loc. = LCFF_X9_Y16_N27; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { inst1 inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 9.725 ns inst3 5 REG LCFF_X9_Y16_N17 2 " "Info: 5: + IC(0.393 ns) + CELL(0.666 ns) = 9.725 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.571 ns ( 47.00 % ) " "Info: Total cell delay = 4.571 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 53.00 % ) " "Info: Total interconnect delay = 5.154 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst3 inst3~2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst3 {} inst3~2 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name pin_name9 inst3 14.845 ns register " "Info: tco from clock \"pin_name\" to destination pin \"pin_name9\" through register \"inst3\" is 14.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 9.725 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 9.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns pin_name 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'pin_name'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 136 32 200 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.970 ns) 3.616 ns inst 2 REG LCFF_X26_Y4_N27 3 " "Info: 2: + IC(1.651 ns) + CELL(0.970 ns) = 3.616 ns; Loc. = LCFF_X26_Y4_N27; Fanout = 3; REG Node = 'inst'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { pin_name inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.979 ns inst1 3 REG LCFF_X26_Y4_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.979 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 8.666 ns inst2 4 REG LCFF_X9_Y16_N27 3 " "Info: 4: + IC(2.717 ns) + CELL(0.970 ns) = 8.666 ns; Loc. = LCFF_X9_Y16_N27; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { inst1 inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 9.725 ns inst3 5 REG LCFF_X9_Y16_N17 2 " "Info: 5: + IC(0.393 ns) + CELL(0.666 ns) = 9.725 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.571 ns ( 47.00 % ) " "Info: Total cell delay = 4.571 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 53.00 % ) " "Info: Total interconnect delay = 5.154 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.816 ns + Longest register pin " "Info: + Longest register to pin delay is 4.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X9_Y16_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y16_N17; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(3.106 ns) 4.816 ns pin_name9 2 PIN PIN_12 0 " "Info: 2: + IC(1.710 ns) + CELL(3.106 ns) = 4.816 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'pin_name9'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { inst3 pin_name9 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/projects/counter.bdf" { { -24 952 1128 -8 "pin_name9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 64.49 % ) " "Info: Total cell delay = 3.106 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.710 ns ( 35.51 % ) " "Info: Total interconnect delay = 1.710 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { inst3 pin_name9 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "4.816 ns" { inst3 {} pin_name9 {} } { 0.000ns 1.710ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { pin_name inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.725 ns" { pin_name {} pin_name~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.651ns 0.393ns 2.717ns 0.393ns } { 0.000ns 0.995ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { inst3 pin_name9 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "4.816 ns" { inst3 {} pin_name9 {} } { 0.000ns 1.710ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:04:48 2024 " "Info: Processing ended: Sat Mar 23 14:04:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
