

================================================================
== Vitis HLS Report for 'lu'
================================================================
* Date:           Tue May  6 11:35:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max   |   Type  |
    +---------+---------+----------+----------+-----+---------+---------+
    |      201|  1028561|  1.005 us|  5.143 ms|  202|  1028562|       no|
    +---------+---------+----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1   |      200|  1028560|  5 ~ 25714|          -|          -|      40|        no|
        | + VITIS_LOOP_11_2  |        0|    17901|   29 ~ 459|          -|          -|  0 ~ 39|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 30 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv3 = alloca i32 1"   --->   Operation 32 'alloca' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:3]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 40, i6 %indvars_iv3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 36 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 37 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 38 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_2 = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 39 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp_eq  i6 %j_2, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 40 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln10 = add i6 %j_2, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 42 'add' 'add_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_11_2.split, void %for.end56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_2, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_2, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 46 'zext' 'zext_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%add_ln15 = add i11 %tmp, i11 %zext_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 47 'add' 'add_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8]   --->   Operation 48 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 49 'br' 'br_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:23]   --->   Operation 50 'ret' 'ret_ln23' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln11, void %VITIS_LOOP_12_3.split, i6 0, void %VITIS_LOOP_11_2.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 51 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln11_1, void %VITIS_LOOP_12_3.split, i12 0, void %VITIS_LOOP_11_2.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 52 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i12 %phi_mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 53 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.74ns)   --->   "%add_ln11_1 = add i12 %phi_mul, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 54 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp_eq  i6 %j, i6 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 55 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 56 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln11 = add i6 %j, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_3.split, void %VITIS_LOOP_18_5.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 58 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 59 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.73ns)   --->   "%add_ln15_1 = add i11 %add_ln15, i11 %zext_ln15_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 60 'add' 'add_ln15_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln15 = call void @lu_Pipeline_VITIS_LOOP_12_3, i64 %A, i11 %add_ln15_1, i6 %j, i11 %add_ln15, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 61 'call' 'call_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv3_load = load i6 %indvars_iv3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 62 'load' 'indvars_iv3_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %indvars_iv3_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 63 'zext' 'zext_ln17' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 64 'zext' 'zext_ln17_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "%mul_ln17 = mul i11 %zext_ln17, i11 %zext_ln17_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 65 'mul' 'mul_ln17' <Predicate = (icmp_ln11)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (0.38ns)   --->   "%call_ln17 = call void @lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5, i6 %j_2, i11 %mul_ln17, i6 %j_2, i11 %add_ln15, i64 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 66 'call' 'call_ln17' <Predicate = (icmp_ln11)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln10_1 = add i6 %indvars_iv3_load, i6 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 67 'add' 'add_ln10_1' <Predicate = (icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 %add_ln10_1, i6 %indvars_iv3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 68 'store' 'store_ln10' <Predicate = (icmp_ln11)> <Delay = 0.38>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 69 'store' 'store_ln10' <Predicate = (icmp_ln11)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln15 = call void @lu_Pipeline_VITIS_LOOP_12_3, i64 %A, i11 %add_ln15_1, i6 %j, i11 %add_ln15, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 70 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i11 %add_ln15_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 71 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 72 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 73 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 74 'load' 'A_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_5 : Operation 75 [2/2] (1.64ns)   --->   "%A_load_1 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 75 'load' 'A_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 76 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 76 'load' 'A_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_6 : Operation 77 [1/2] (1.64ns)   --->   "%A_load_1 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 77 'load' 'A_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 78 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 79 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [22/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 81 [21/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 81 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 82 [20/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 82 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 83 [19/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 83 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 84 [18/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 84 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 85 [17/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 85 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 86 [16/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 86 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 87 [15/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 87 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 88 [14/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 88 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 89 [13/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 89 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 90 [12/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 90 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 91 [11/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 91 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 92 [10/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 92 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 93 [9/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 93 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 94 [8/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 94 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 95 [7/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 95 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 96 [6/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 96 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 97 [5/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 97 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 98 [4/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 98 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 99 [3/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 99 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 100 [2/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 100 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 101 [1/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln15_1, i64 %bitcast_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 101 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.64>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8]   --->   Operation 102 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln15_2 = bitcast i64 %div" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 103 'bitcast' 'bitcast_ln15_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (1.64ns)   --->   "%store_ln15 = store i64 %bitcast_ln15_2, i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 104 'store' 'store_ln15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11]   --->   Operation 105 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>
ST_30 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln17 = call void @lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5, i6 %j_2, i11 %mul_ln17, i6 %j_2, i11 %add_ln15, i64 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 106 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10]   --->   Operation 107 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv3') [3]  (0 ns)
	'store' operation ('store_ln10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10) of constant 40 on local variable 'indvars_iv3' [7]  (0.387 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [20]  (0.735 ns)

 <State 3>: 1.62ns
The critical path consists of the following:
	'load' operation ('indvars_iv3_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17) on local variable 'indvars_iv3' [49]  (0 ns)
	'mul' operation ('mul_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17) [52]  (1.23 ns)
	'call' operation ('call_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17) to 'lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5' [53]  (0.387 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [37]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) on array 'A' [40]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) on array 'A' [40]  (1.65 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) [44]  (3.32 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15) of variable 'bitcast_ln15_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15 on array 'A' [46]  (1.65 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
