Timing Analyzer report for bus_dual
Wed Dec 10 10:30:11 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 16. Slow 1200mV 85C Model Recovery: 'clk'
 17. Slow 1200mV 85C Model Removal: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 29. Slow 1200mV 0C Model Recovery: 'clk'
 30. Slow 1200mV 0C Model Removal: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 39. Fast 1200mV 0C Model Hold: 'clk'
 40. Fast 1200mV 0C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'
 41. Fast 1200mV 0C Model Recovery: 'clk'
 42. Fast 1200mV 0C Model Removal: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; bus_dual                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processors 3-14        ;   1.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en } ;
; clk                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 271.52 MHz  ; 250.0 MHz       ; clk                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -2.683 ; -597.420      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.318  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; clk                                                 ; 0.342 ; 0.000         ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.385 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.771 ; -568.969              ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.884 ; 0.000                 ;
+-------+-------+-----------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -410.000      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.683 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.966      ;
; -2.663 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.946      ;
; -2.638 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[0]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 3.235      ;
; -2.551 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.834      ;
; -2.541 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.287      ; 3.823      ;
; -2.531 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.814      ;
; -2.523 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.806      ;
; -2.495 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.778      ;
; -2.483 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.766      ;
; -2.471 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.292      ; 3.758      ;
; -2.461 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 3.058      ;
; -2.432 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.715      ;
; -2.425 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.708      ;
; -2.412 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.695      ;
; -2.407 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.399     ; 3.003      ;
; -2.406 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.287      ; 3.688      ;
; -2.405 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.399     ; 3.001      ;
; -2.405 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.287      ; 3.687      ;
; -2.405 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.688      ;
; -2.405 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.688      ;
; -2.391 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.674      ;
; -2.379 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[4]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.976      ;
; -2.363 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.646      ;
; -2.354 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.399     ; 2.950      ;
; -2.351 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.634      ;
; -2.350 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.399     ; 2.946      ;
; -2.346 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.288      ; 3.629      ;
; -2.344 ; bus:bus_a|s3_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 3.264      ;
; -2.340 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[14]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                    ; clk          ; clk         ; 1.000        ; -0.403     ; 2.932      ;
; -2.336 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.292      ; 3.623      ;
; -2.334 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.399     ; 2.930      ;
; -2.332 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.399     ; 2.928      ;
; -2.306 ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                          ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.434     ; 2.867      ;
; -2.304 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.236      ;
; -2.304 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.236      ;
; -2.304 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.236      ;
; -2.304 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.236      ;
; -2.304 ; bus:bus_a|s2_owner.INIT_1                                                         ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.287      ; 3.586      ;
; -2.303 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.235      ;
; -2.303 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.235      ;
; -2.303 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.235      ;
; -2.303 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.063     ; 3.235      ;
; -2.290 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.287      ; 3.572      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.287 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.398     ; 2.884      ;
; -2.283 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.287      ; 3.565      ;
; -2.281 ; bus:bus_a|s2_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.287      ; 3.563      ;
; -2.273 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.287      ; 3.555      ;
; -2.273 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.288      ; 3.556      ;
; -2.272 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.555      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.271 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.398     ; 2.868      ;
; -2.265 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.548      ;
; -2.249 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.076     ; 3.168      ;
; -2.247 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.530      ;
; -2.247 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.530      ;
; -2.246 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.076     ; 3.165      ;
; -2.245 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.076     ; 3.164      ;
; -2.245 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 3.164      ;
; -2.245 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 3.164      ;
; -2.244 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.527      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.240 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.423     ; 2.812      ;
; -2.237 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.520      ;
; -2.233 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.109     ; 3.119      ;
; -2.232 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.515      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[0]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[1]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[2]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[4]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[5]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[6]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.231 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[7]                                     ; clk          ; clk         ; 1.000        ; -0.069     ; 3.157      ;
; -2.230 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 3.116      ;
; -2.229 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.109     ; 3.115      ;
; -2.229 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.109     ; 3.115      ;
; -2.229 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.109     ; 3.115      ;
; -2.227 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.510      ;
; -2.227 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                              ; clk          ; clk         ; 1.000        ; 0.288      ; 3.510      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.318 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 1.000        ; -0.038     ; 0.659      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|s3_expect_data                                                                              ; bus:bus_a|s3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|last_bus_rw                                                                                 ; bus:bus_a|last_bus_rw                                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|active_split                                                                        ; master:u_master_1|active_split                                                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|ack_resume_split                                                                    ; master:u_master_1|ack_resume_split                                                                    ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|rw_reg                                                                              ; master:u_master_1|rw_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|sent_addr                                                                           ; master:u_master_1|sent_addr                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|s3_release_pending                                                                          ; bus:bus_a|s3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_response_pending                                                                      ; bus:bus_a|split_response_pending                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|address_out_reg[15]                                                                 ; master:u_master_1|address_out_reg[15]                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master:u_master_1|current_state.STATE_IDLE                                                            ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; master:u_master_1|ptr_write[1]                                                                        ; master:u_master_1|ptr_write[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; master:u_master_1|ptr_write[0]                                                                        ; master:u_master_1|ptr_write[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 0.580      ;
; 0.347 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk          ; clk         ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; slave:u_s_1|write_pending                                                                             ; slave:u_s_1|write_pending                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus:bus_a|s1_expect_data                                                                              ; bus:bus_a|s1_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; slave:u_s_2|write_pending                                                                             ; slave:u_s_2|write_pending                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus:bus_a|s1_release_pending                                                                          ; bus:bus_a|s1_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; bus:bus_a|s2_expect_data                                                                              ; bus:bus_a|s2_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|active_init.INIT_1                                                                          ; bus:bus_a|active_init.INIT_1                                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|active_init.INIT_NONE                                                                       ; bus:bus_a|active_init.INIT_NONE                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s3_select_hold                                                                              ; bus:bus_a|s3_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|split_owner.INIT_NONE                                                                       ; bus:bus_a|split_owner.INIT_NONE                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ff1_trigger_sync                                                                                      ; ff2_trigger_sync                                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; bus:bus_a|s2_select_hold                                                                              ; bus:bus_a|s2_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s2_release_pending                                                                          ; bus:bus_a|s2_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_STOP        ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_STOP        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]                  ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.580      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.385 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.000        ; 0.038      ; 0.580      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                    ;
+--------+----------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_data                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|is_read_addr                                                 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.679      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|expected_read_data                                           ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|address_pending[15]                                          ; clk          ; clk         ; 1.000        ; -0.087     ; 2.679      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[0]                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[1]                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[2]                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[3]                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[4]                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.771 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|active_tx                                                    ; clk          ; clk         ; 1.000        ; -0.086     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[0]                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[1]                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[2]                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[3]                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[4]                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; slave:u_s_1|s_data_out_valid                                                             ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; slave:u_s_1|write_pending                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s1_release_pending                                                             ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s1_data_seen                                                                   ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s1_expect_data                                                                 ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.681      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[2]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.681      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[3]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.681      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_address_in_valid                                           ; clk          ; clk         ; 1.000        ; -0.088     ; 2.677      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_data_in_valid                                              ; clk          ; clk         ; 1.000        ; -0.088     ; 2.677      ;
; -1.770 ; ff2_reset_sync ; slave:u_s_2|write_pending                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[15]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[14]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[13]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[12]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[11]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[10]                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[9]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[8]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[7]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[6]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[5]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[4]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[3]                                              ; clk          ; clk         ; 1.000        ; -0.087     ; 2.678      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[3]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[2]                                              ; clk          ; clk         ; 1.000        ; -0.087     ; 2.678      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[2]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[1]                                              ; clk          ; clk         ; 1.000        ; -0.087     ; 2.678      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[1]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[0]                                              ; clk          ; clk         ; 1.000        ; -0.087     ; 2.678      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[0]                                                  ; clk          ; clk         ; 1.000        ; -0.086     ; 2.679      ;
; -1.770 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                        ; clk          ; clk         ; 1.000        ; -0.085     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en                                      ; clk          ; clk         ; 1.000        ; -0.087     ; 2.677      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_INIT1                                 ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out_valid                                           ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|load_pending                                 ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_address_in_valid                                           ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[0]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[2]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[3]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|active_transmit                                              ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|bus_data_out_valid                                           ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s1_select_hold                                                                 ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_data_in_valid                                              ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; slave:u_s_1|s_ack                                                                        ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s1_decoder_release                                                             ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_decoder_release                                                             ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|active_hold                                  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                               ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; slave:u_s_2|s_data_out_valid                                                             ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|active_transmit                                              ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; slave:u_s_2|s_ack                                                                        ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_release_pending                                                             ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_expect_data                                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|bus_data_out_valid                                           ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_data_seen                                                                   ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_select_hold                                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s3_select_hold                                                                 ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|active_init.INIT_NONE                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_NONE                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.682      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                    ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|uses_split_path_current  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.683      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                             ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[0]                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.678      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.678      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[2]                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.678      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[3]                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.678      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                    ; clk          ; clk         ; 1.000        ; -0.086     ; 2.678      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                                 ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                               ; clk          ; clk         ; 1.000        ; -0.089     ; 2.675      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s1_owner.INIT_NONE                                                             ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_owner.INIT_1                                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s2_owner.INIT_NONE                                                             ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|s1_owner.INIT_1                                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 2.680      ;
; -1.769 ; ff2_reset_sync ; master:u_master_1|req_reg                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus:bus_a|active_init.INIT_1                                                             ; clk          ; clk         ; 1.000        ; -0.085     ; 2.679      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|req_valid                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.683      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.write_data[6]                       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.682      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[6]                             ; clk          ; clk         ; 1.000        ; -0.082     ; 2.682      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.683      ;
; -1.769 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[14]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.683      ;
+--------+----------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                 ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.884 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk          ; clk         ; 0.000        ; 0.476      ; 2.517      ;
; 1.884 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk          ; clk         ; 0.000        ; 0.476      ; 2.517      ;
; 1.884 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk          ; clk         ; 0.000        ; 0.476      ; 2.517      ;
; 1.884 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_address_in_valid                                              ; clk          ; clk         ; 0.000        ; 0.476      ; 2.517      ;
; 1.884 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk          ; clk         ; 0.000        ; 0.476      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_1                                                                          ; clk          ; clk         ; 0.000        ; 0.465      ; 2.517      ;
; 1.895 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_data_out_valid                      ; clk          ; clk         ; 0.000        ; 0.466      ; 2.518      ;
; 1.895 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_WR_DATA  ; clk          ; clk         ; 0.000        ; 0.466      ; 2.518      ;
; 1.895 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_SEND_REQUEST  ; clk          ; clk         ; 0.000        ; 0.466      ; 2.518      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[15]                                                 ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[14]                                                 ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[12]                                                 ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[11]                                                 ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[6]                                                  ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[4]                                                  ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.898 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[3]                                                  ; clk          ; clk         ; 0.000        ; 0.465      ; 2.520      ;
; 1.909 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_split_ack                           ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.909 ; ff2_reset_sync ; bus:bus_a|split_response_pending                                                                      ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.909 ; ff2_reset_sync ; bus:bus_a|s3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.909 ; ff2_reset_sync ; bus:bus_a|s3_data_seen                                                                                ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.909 ; ff2_reset_sync ; bus:bus_a|s3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.909 ; ff2_reset_sync ; bus:bus_a|s3_decoder_release                                                                          ; clk          ; clk         ; 0.000        ; 0.450      ; 2.516      ;
; 1.910 ; ff2_reset_sync ; prev_trigger_sync                                                                                     ; clk          ; clk         ; 0.000        ; 0.444      ; 2.511      ;
; 1.910 ; ff2_reset_sync ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk          ; clk         ; 0.000        ; 0.444      ; 2.511      ;
; 1.910 ; ff2_reset_sync ; master:u_master_1|active_split                                                                        ; clk          ; clk         ; 0.000        ; 0.444      ; 2.511      ;
; 1.910 ; ff2_reset_sync ; master:u_master_1|ack_resume_split                                                                    ; clk          ; clk         ; 0.000        ; 0.444      ; 2.511      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[6]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[5]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[4]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[7]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[2]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[1]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.911 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[0]                                                  ; clk          ; clk         ; 0.000        ; 0.444      ; 2.512      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_tx_busy_d                                               ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk          ; clk         ; 0.000        ; 0.449      ; 2.518      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_addr                                                    ; clk          ; clk         ; 0.000        ; 0.449      ; 2.518      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.444      ; 2.513      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.444      ; 2.513      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk          ; clk         ; 0.000        ; 0.443      ; 2.512      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk          ; clk         ; 0.000        ; 0.443      ; 2.512      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_data                                                    ; clk          ; clk         ; 0.000        ; 0.449      ; 2.518      ;
; 1.912 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_data_in_valid                                                 ; clk          ; clk         ; 0.000        ; 0.449      ; 2.518      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[6]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[5]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[4]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[7]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[2]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[1]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[3]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[0]                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.519      ;
; 1.912 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.516      ;
; 1.913 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                                              ; clk          ; clk         ; 0.000        ; 0.447      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_clr                                               ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_q                                                 ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk          ; clk         ; 0.000        ; 0.441      ; 2.517      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[15]                                            ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[14]                                            ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[13]                                            ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[12]                                            ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[0]                                     ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[1]                                     ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[3]                                     ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[4]                                     ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[2]                                     ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|sent_data                                                                           ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|data_valid_reg                                                                      ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|rw_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|address_valid_reg                                                                   ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|sent_addr                                                                           ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; master:u_master_1|address_out_reg[15]                                                                 ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.919 ; ff2_reset_sync ; bus:bus_a|last_bus_rw                                                                                 ; clk          ; clk         ; 0.000        ; 0.438      ; 2.514      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|ready_rx_byte                                                             ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                                          ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                                           ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.920 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                              ; clk          ; clk         ; 0.000        ; 0.436      ; 2.513      ;
; 1.921 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk          ; clk         ; 0.000        ; 0.439      ; 2.517      ;
; 1.921 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.435      ; 2.513      ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 305.25 MHz  ; 250.0 MHz       ; clk                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -2.276 ; -498.011      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.398  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; clk                                                 ; 0.297 ; 0.000         ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.341 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.464 ; -466.370             ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.681 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -410.000      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.276 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.530      ;
; -2.270 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[0]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.909      ;
; -2.256 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.510      ;
; -2.190 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.444      ;
; -2.174 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.257      ; 3.426      ;
; -2.170 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.424      ;
; -2.138 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.392      ;
; -2.117 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.371      ;
; -2.113 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.262      ; 3.370      ;
; -2.112 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.751      ;
; -2.101 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.355      ;
; -2.092 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.356     ; 2.731      ;
; -2.091 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.356     ; 2.730      ;
; -2.088 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.257      ; 3.340      ;
; -2.073 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.259      ; 3.327      ;
; -2.071 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.325      ;
; -2.055 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[4]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.694      ;
; -2.053 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.259      ; 3.307      ;
; -2.052 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.306      ;
; -2.051 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.305      ;
; -2.038 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.257      ; 3.290      ;
; -2.031 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.285      ;
; -2.030 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.259      ; 3.284      ;
; -2.029 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.356     ; 2.668      ;
; -2.028 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.356     ; 2.667      ;
; -2.020 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[14]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                    ; clk          ; clk         ; 1.000        ; -0.360     ; 2.655      ;
; -2.019 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.262      ; 3.276      ;
; -2.015 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.269      ;
; -1.988 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.355     ; 2.628      ;
; -1.985 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.355     ; 2.625      ;
; -1.983 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.258      ; 3.236      ;
; -1.974 ; bus:bus_a|s3_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; -0.067     ; 2.902      ;
; -1.971 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.257      ; 3.223      ;
; -1.969 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.257      ; 3.221      ;
; -1.959 ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                          ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.389     ; 2.565      ;
; -1.952 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.257      ; 3.204      ;
; -1.949 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.889      ;
; -1.949 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.889      ;
; -1.949 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.889      ;
; -1.949 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.889      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.379     ; 2.563      ;
; -1.947 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.887      ;
; -1.947 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.887      ;
; -1.947 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.887      ;
; -1.947 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.887      ;
; -1.944 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.259      ; 3.198      ;
; -1.937 ; bus:bus_a|s2_owner.INIT_1                                                         ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.257      ; 3.189      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.936 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.356     ; 2.575      ;
; -1.935 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.189      ;
; -1.935 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.259      ; 3.189      ;
; -1.933 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.187      ;
; -1.933 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.187      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.923 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.356     ; 2.562      ;
; -1.918 ; bus:bus_a|s2_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.257      ; 3.170      ;
; -1.916 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.068     ; 2.843      ;
; -1.916 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.068     ; 2.843      ;
; -1.916 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.068     ; 2.843      ;
; -1.915 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.068     ; 2.842      ;
; -1.915 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.068     ; 2.842      ;
; -1.915 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.169      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[0]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[1]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[2]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[4]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[5]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[6]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus:bus_a|m_port:u_m_port_1|bus_mode                                              ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[7]                                     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.847      ;
; -1.914 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.259      ; 3.168      ;
; -1.913 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.167      ;
; -1.912 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.166      ;
; -1.902 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.262      ; 3.159      ;
; -1.900 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.262      ; 3.157      ;
; -1.898 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.259      ; 3.152      ;
; -1.897 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.258      ; 3.150      ;
; -1.896 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.259      ; 3.150      ;
; -1.888 ; bus:bus_a|s3_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; -0.067     ; 2.816      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.398 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 1.000        ; -0.034     ; 0.583      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s3_expect_data                                                                              ; bus:bus_a|s3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master:u_master_1|active_split                                                                        ; master:u_master_1|active_split                                                                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master:u_master_1|ack_resume_split                                                                    ; master:u_master_1|ack_resume_split                                                                    ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|s3_release_pending                                                                          ; bus:bus_a|s3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|split_response_pending                                                                      ; bus:bus_a|split_response_pending                                                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master:u_master_1|current_state.STATE_IDLE                                                            ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|last_bus_rw                                                                                 ; bus:bus_a|last_bus_rw                                                                                 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|ptr_write[1]                                                                        ; master:u_master_1|ptr_write[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|rw_reg                                                                              ; master:u_master_1|rw_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|sent_addr                                                                           ; master:u_master_1|sent_addr                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; master:u_master_1|address_out_reg[15]                                                                 ; master:u_master_1|address_out_reg[15]                                                                 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; master:u_master_1|ptr_write[0]                                                                        ; master:u_master_1|ptr_write[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 0.519      ;
; 0.312 ; slave:u_s_1|write_pending                                                                             ; slave:u_s_1|write_pending                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s1_expect_data                                                                              ; bus:bus_a|s1_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:u_s_2|write_pending                                                                             ; slave:u_s_2|write_pending                                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s2_expect_data                                                                              ; bus:bus_a|s2_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|active_init.INIT_1                                                                          ; bus:bus_a|active_init.INIT_1                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|active_init.INIT_NONE                                                                       ; bus:bus_a|active_init.INIT_NONE                                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s3_select_hold                                                                              ; bus:bus_a|s3_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|split_owner.INIT_NONE                                                                       ; bus:bus_a|split_owner.INIT_NONE                                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s2_select_hold                                                                              ; bus:bus_a|s2_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s2_release_pending                                                                          ; bus:bus_a|s2_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s1_release_pending                                                                          ; bus:bus_a|s1_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_STOP        ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_STOP        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[0]                                            ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[0]                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; bus:bus_a|m_port:u_m_port_1|active_tx                                                                 ; bus:bus_a|m_port:u_m_port_1|active_tx                                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.341 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.000        ; 0.034      ; 0.519      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                         ;
+--------+----------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.464 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; slave:u_s_1|s_data_out_valid                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[0]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[2]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[3]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                  ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s1_select_hold                                                                     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; slave:u_s_1|write_pending                                                                    ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s1_release_pending                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s1_data_seen                                                                       ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s1_expect_data                                                                     ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; slave:u_s_2|s_data_out_valid                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[2]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[3]                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                  ; clk          ; clk         ; 1.000        ; -0.075     ; 2.384      ;
; -1.464 ; ff2_reset_sync ; slave:u_s_2|write_pending                                                                    ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|s3_select_hold                                                                     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|active_init.INIT_NONE                                                              ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_NONE                                                              ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[14]                                                     ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[13]                                                     ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[12]                                                     ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[11]                                                     ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[10]                                                     ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[9]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[8]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[7]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[6]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[5]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[4]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[3]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[2]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[1]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[0]                                                      ; clk          ; clk         ; 1.000        ; -0.079     ; 2.380      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                        ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 2.383      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[0]                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[2]                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[3]                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                                     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.382      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|req_valid                    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.write_data[5] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.write_data[5]                           ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[5]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[5]                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[15]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[15]                                ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[7]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[7]                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                        ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[10]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[2]                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[9]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[11]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[11]                                ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[0]                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                         ; clk          ; clk         ; 1.000        ; -0.074     ; 2.385      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[8]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.write_data[0] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.464 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|is_write_current             ; clk          ; clk         ; 1.000        ; -0.073     ; 2.386      ;
; -1.463 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en                                          ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_INIT1                                     ; clk          ; clk         ; 1.000        ; -0.076     ; 2.382      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out_valid                                               ; clk          ; clk         ; 1.000        ; -0.076     ; 2.382      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|load_pending                                     ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[0]                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[1]                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[2]                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[3]                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[4]                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_address_in_valid                                               ; clk          ; clk         ; 1.000        ; -0.075     ; 2.383      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|bus_data_out_valid                                               ; clk          ; clk         ; 1.000        ; -0.076     ; 2.382      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_data_in_valid                                                  ; clk          ; clk         ; 1.000        ; -0.075     ; 2.383      ;
; -1.463 ; ff2_reset_sync ; slave:u_s_1|s_ack                                                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 2.382      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s1_decoder_release                                                                 ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s2_decoder_release                                                                 ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|active_hold                                      ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                   ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_address_in_valid                                               ; clk          ; clk         ; 1.000        ; -0.079     ; 2.379      ;
; -1.463 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_data_in_valid                                                  ; clk          ; clk         ; 1.000        ; -0.079     ; 2.379      ;
; -1.463 ; ff2_reset_sync ; slave:u_s_2|s_ack                                                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 2.382      ;
+--------+----------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.681 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk          ; clk         ; 0.000        ; 0.427      ; 2.252      ;
; 1.681 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk          ; clk         ; 0.000        ; 0.427      ; 2.252      ;
; 1.681 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk          ; clk         ; 0.000        ; 0.427      ; 2.252      ;
; 1.681 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_address_in_valid                                              ; clk          ; clk         ; 0.000        ; 0.427      ; 2.252      ;
; 1.681 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk          ; clk         ; 0.000        ; 0.427      ; 2.252      ;
; 1.690 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_data_out_valid                      ; clk          ; clk         ; 0.000        ; 0.419      ; 2.253      ;
; 1.690 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_WR_DATA  ; clk          ; clk         ; 0.000        ; 0.419      ; 2.253      ;
; 1.690 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_SEND_REQUEST  ; clk          ; clk         ; 0.000        ; 0.419      ; 2.253      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.691 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_1                                                                          ; clk          ; clk         ; 0.000        ; 0.417      ; 2.252      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[15]                                                 ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[14]                                                 ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[12]                                                 ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[11]                                                 ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[6]                                                  ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[4]                                                  ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.696 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[3]                                                  ; clk          ; clk         ; 0.000        ; 0.414      ; 2.254      ;
; 1.706 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_split_ack                           ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.706 ; ff2_reset_sync ; bus:bus_a|split_response_pending                                                                      ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.706 ; ff2_reset_sync ; bus:bus_a|s3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.706 ; ff2_reset_sync ; bus:bus_a|s3_data_seen                                                                                ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.706 ; ff2_reset_sync ; bus:bus_a|s3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.706 ; ff2_reset_sync ; bus:bus_a|s3_decoder_release                                                                          ; clk          ; clk         ; 0.000        ; 0.402      ; 2.252      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; prev_trigger_sync                                                                                     ; clk          ; clk         ; 0.000        ; 0.395      ; 2.246      ;
; 1.707 ; ff2_reset_sync ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk          ; clk         ; 0.000        ; 0.395      ; 2.246      ;
; 1.707 ; ff2_reset_sync ; master:u_master_1|active_split                                                                        ; clk          ; clk         ; 0.000        ; 0.395      ; 2.246      ;
; 1.707 ; ff2_reset_sync ; master:u_master_1|ack_resume_split                                                                    ; clk          ; clk         ; 0.000        ; 0.395      ; 2.246      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[6]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[5]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[4]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[7]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[2]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[1]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.707 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[0]                                                  ; clk          ; clk         ; 0.000        ; 0.396      ; 2.247      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_tx_busy_d                                               ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk          ; clk         ; 0.000        ; 0.401      ; 2.253      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_addr                                                    ; clk          ; clk         ; 0.000        ; 0.401      ; 2.253      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk          ; clk         ; 0.000        ; 0.395      ; 2.247      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk          ; clk         ; 0.000        ; 0.395      ; 2.247      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_data                                                    ; clk          ; clk         ; 0.000        ; 0.401      ; 2.253      ;
; 1.708 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_data_in_valid                                                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.253      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.708 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.251      ;
; 1.709 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                                              ; clk          ; clk         ; 0.000        ; 0.399      ; 2.252      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[6]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[5]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[4]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[7]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[2]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[1]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[3]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.709 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[0]                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.254      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_clr                                               ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_q                                                 ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk          ; clk         ; 0.000        ; 0.394      ; 2.252      ;
; 1.714 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.389      ; 2.247      ;
; 1.714 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.389      ; 2.247      ;
; 1.714 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.389      ; 2.247      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk          ; clk         ; 0.000        ; 0.393      ; 2.252      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|ready_rx_byte                                                             ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|sent_data                                                                           ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|data_valid_reg                                                                      ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|rw_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                                           ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|address_valid_reg                                                                   ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|sent_addr                                                                           ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; master:u_master_1|address_out_reg[15]                                                                 ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                              ; clk          ; clk         ; 0.000        ; 0.389      ; 2.248      ;
; 1.715 ; ff2_reset_sync ; bus:bus_a|last_bus_rw                                                                                 ; clk          ; clk         ; 0.000        ; 0.390      ; 2.249      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[15]                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[14]                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[13]                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[12]                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[0]                                     ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
; 1.716 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[1]                                     ; clk          ; clk         ; 0.000        ; 0.390      ; 2.250      ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -1.072 ; -172.064      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.626  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; clk                                                 ; 0.178 ; 0.000         ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.208 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.638 ; -193.587             ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.098 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -530.210      ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.072 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.211      ;
; -1.069 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[0]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.837      ;
; -1.060 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.199      ;
; -1.010 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 2.149      ;
; -0.998 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 2.137      ;
; -0.995 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.132      ;
; -0.979 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.118      ;
; -0.958 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.097      ;
; -0.957 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.156      ; 2.100      ;
; -0.956 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.724      ;
; -0.954 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.093      ;
; -0.941 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.079      ;
; -0.939 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 2.078      ;
; -0.934 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.152      ; 2.073      ;
; -0.933 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.150      ; 2.070      ;
; -0.927 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 2.066      ;
; -0.922 ; bus:bus_a|split_s_port:u_split_s_port|bus_data_out_valid                          ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.152      ; 2.061      ;
; -0.917 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 2.056      ;
; -0.907 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.152      ; 2.046      ;
; -0.903 ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                          ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.237     ; 1.653      ;
; -0.901 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[4]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.669      ;
; -0.896 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.219     ; 1.664      ;
; -0.896 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 2.035      ;
; -0.895 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[2]                        ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.156      ; 2.038      ;
; -0.894 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.219     ; 1.662      ;
; -0.892 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack             ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 2.031      ;
; -0.889 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.027      ;
; -0.887 ; bus:bus_a|s2_owner.INIT_1                                                         ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.025      ;
; -0.883 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.044     ; 1.826      ;
; -0.882 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.044     ; 1.825      ;
; -0.881 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.044     ; 1.824      ;
; -0.880 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.044     ; 1.823      ;
; -0.880 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.044     ; 1.823      ;
; -0.880 ; bus:bus_a|s3_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; -0.043     ; 1.824      ;
; -0.879 ; bus:bus_a|s2_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.151      ; 2.017      ;
; -0.879 ; bus:bus_a|s2_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.017      ;
; -0.872 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[14]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                    ; clk          ; clk         ; 1.000        ; -0.222     ; 1.637      ;
; -0.871 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[13]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.218     ; 1.640      ;
; -0.871 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[15] ; clk          ; clk         ; 1.000        ; -0.218     ; 1.640      ;
; -0.863 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.814      ;
; -0.863 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.814      ;
; -0.863 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.814      ;
; -0.863 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.814      ;
; -0.862 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.150      ; 1.999      ;
; -0.862 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[1]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.813      ;
; -0.862 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[0]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.813      ;
; -0.862 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.813      ;
; -0.862 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3] ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]     ; clk          ; clk         ; 1.000        ; -0.036     ; 1.813      ;
; -0.857 ; bus:bus_a|s1_owner.INIT_NONE                                                      ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.150      ; 1.994      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.855 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[14] ; clk          ; clk         ; 1.000        ; -0.219     ; 1.623      ;
; -0.853 ; bus:bus_a|split_s_port:u_split_s_port|s_address_in[12]                            ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ; clk          ; clk         ; 1.000        ; -0.219     ; 1.621      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[3]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[4]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[6]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[15]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[14]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[12]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.852 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[2]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[11]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.824      ;
; -0.849 ; master:u_master_1|sent_addr                                                       ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.050     ; 1.786      ;
; -0.848 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_COMPLETE                                           ; clk          ; clk         ; 1.000        ; -0.062     ; 1.773      ;
; -0.848 ; master:u_master_1|sent_addr                                                       ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.785      ;
; -0.847 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_RD_WAIT                                            ; clk          ; clk         ; 1.000        ; -0.062     ; 1.772      ;
; -0.847 ; master:u_master_1|sent_addr                                                       ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.050     ; 1.784      ;
; -0.846 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 1.985      ;
; -0.846 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_RD_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.062     ; 1.771      ;
; -0.846 ; master:u_master_1|sent_addr                                                       ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.050     ; 1.783      ;
; -0.846 ; master:u_master_1|sent_addr                                                       ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.783      ;
; -0.845 ; bus:bus_a|s3_select_hold                                                          ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.152      ; 1.984      ;
; -0.845 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                        ; clk          ; clk         ; 1.000        ; -0.062     ; 1.770      ;
; -0.845 ; bus:bus_a|split_owner.INIT_1                                                      ; master:u_master_1|current_state.STATE_WR_HOLD                                            ; clk          ; clk         ; 1.000        ; -0.062     ; 1.770      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[8]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[0]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[9]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[1]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[2]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[10]                                    ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[5]                                     ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.843 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                    ; clk          ; clk         ; 1.000        ; -0.219     ; 1.611      ;
; -0.841 ; bus:bus_a|active_init.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                              ; clk          ; clk         ; 1.000        ; 0.152      ; 1.980      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[3]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[4]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[6]                                     ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[15]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[14]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[12]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.840 ; bus:bus_a|split_s_port:u_split_s_port|count_address_bits[3]                       ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[11]                                    ; clk          ; clk         ; 1.000        ; -0.015     ; 1.812      ;
; -0.839 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                              ; clk          ; clk         ; 1.000        ; 0.152      ; 1.978      ;
; -0.838 ; bus:bus_a|split_owner.INIT_NONE                                                   ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                              ; clk          ; clk         ; 1.000        ; 0.152      ; 1.977      ;
; -0.835 ; master:u_master_1|current_state.STATE_RD_REQUEST                                  ; master:u_master_1|current_state.STATE_WR_REQUEST                                         ; clk          ; clk         ; 1.000        ; -0.044     ; 1.778      ;
; -0.830 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[7]                                     ; clk          ; clk         ; 1.000        ; -0.035     ; 1.782      ;
; -0.827 ; bus:bus_a|active_init.INIT_1                                                      ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                             ; clk          ; clk         ; 1.000        ; 0.151      ; 1.965      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.626 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s3_expect_data                                                                              ; bus:bus_a|s3_expect_data                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|last_bus_rw                                                                                 ; bus:bus_a|last_bus_rw                                                                                 ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master:u_master_1|rw_reg                                                                              ; master:u_master_1|rw_reg                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master:u_master_1|sent_addr                                                                           ; master:u_master_1|sent_addr                                                                           ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|s3_release_pending                                                                          ; bus:bus_a|s3_release_pending                                                                          ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_response_pending                                                                      ; bus:bus_a|split_response_pending                                                                      ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; master:u_master_1|address_out_reg[15]                                                                 ; master:u_master_1|address_out_reg[15]                                                                 ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk                                                 ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[0]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[3]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[1]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[2]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[4]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[5]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[6]                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[1]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; bus:bus_a|s_port:u_s_port_2|count_data_bits[2]                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; bus:bus_a|s_port:u_s_port_2|pending_data                                                              ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|active_split                                                                        ; master:u_master_1|active_split                                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; master:u_master_1|current_state.STATE_RD_REQUEST                                                      ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; master:u_master_1|current_state.STATE_WR_WAIT_ACK                                                     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; master:u_master_1|current_state.STATE_WR_HOLD                                                         ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; master:u_master_1|current_state.STATE_COMPLETE                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; master:u_master_1|current_state.STATE_RD_WAIT                                                         ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; master:u_master_1|current_state.STATE_WR_REQUEST                                                      ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|ack_resume_split                                                                    ; master:u_master_1|ack_resume_split                                                                    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|ptr_write[1]                                                                        ; master:u_master_1|ptr_write[1]                                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master:u_master_1|current_state.STATE_IDLE                                                            ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1                      ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag2                      ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; clk         ; 0.000        ; 0.762      ; 1.050      ;
; 0.185 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1                      ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; clk         ; 0.000        ; 0.763      ; 1.052      ;
; 0.186 ; slave:u_s_1|write_pending                                                                             ; slave:u_s_1|write_pending                                                                             ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|s1_expect_data                                                                              ; bus:bus_a|s1_expect_data                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:u_s_2|write_pending                                                                             ; slave:u_s_2|write_pending                                                                             ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|active_init.INIT_1                                                                          ; bus:bus_a|active_init.INIT_1                                                                          ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                                          ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                                     ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master:u_master_1|ptr_write[0]                                                                        ; master:u_master_1|ptr_write[0]                                                                        ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; bus:bus_a|split_s_port:u_split_s_port|active_transmit                                                 ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                                            ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ff1_trigger_sync                                                                                      ; ff2_trigger_sync                                                                                      ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                                      ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_2|active_transmit                                                           ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|s1_release_pending                                                                          ; bus:bus_a|s1_release_pending                                                                          ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; bus:bus_a|s_port:u_s_port_1|active_transmit                                                           ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                                      ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]                 ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[2]                 ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[0]                 ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bus:bus_a|s2_expect_data                                                                              ; bus:bus_a|s2_expect_data                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|active_init.INIT_NONE                                                                       ; bus:bus_a|active_init.INIT_NONE                                                                       ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                              ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; bus:bus_a|m_port:u_m_port_1|pending_data                                                              ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|s3_select_hold                                                                              ; bus:bus_a|s3_select_hold                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|split_owner.INIT_NONE                                                                       ; bus:bus_a|split_owner.INIT_NONE                                                                       ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|s2_select_hold                                                                              ; bus:bus_a|s2_select_hold                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|s2_release_pending                                                                          ; bus:bus_a|s2_release_pending                                                                          ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                                            ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|data[0]                       ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|scratch[0]                    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[3]                     ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[2]                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state.RX_STATE_DATA           ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]                     ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[1]                     ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[0]                     ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state.TX_STATE_START       ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.208 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag1 ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.000        ; 0.022      ; 0.314      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                    ;
+--------+----------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.638 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_address_in_valid                                          ; clk          ; clk         ; 1.000        ; -0.057     ; 1.568      ;
; -0.638 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|s_data_in_valid                                             ; clk          ; clk         ; 1.000        ; -0.057     ; 1.568      ;
; -0.638 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|is_read_addr                                                ; clk          ; clk         ; 1.000        ; -0.055     ; 1.570      ;
; -0.638 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|address_pending[15]                                         ; clk          ; clk         ; 1.000        ; -0.055     ; 1.570      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[14] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[14]                           ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[13] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[13]                           ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[12] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[12]                           ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[10] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[1]  ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[1]                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[9]  ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[9]                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[3]  ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[3]                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.addr[8]  ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_pending.addr[8]                            ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.638 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|buffer_request.is_write ; clk          ; clk         ; 1.000        ; -0.050     ; 1.575      ;
; -0.637 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en                                     ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_INIT1                                ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out_valid                                          ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|load_pending                                ; clk          ; clk         ; 1.000        ; -0.057     ; 1.567      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[0]                                       ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[1]                                       ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[2]                                       ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[3]                                       ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_address_bits[4]                                       ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[0]                              ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_address_in_valid                                          ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_1|s_data_out_valid                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[0]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[2]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[3]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|active_transmit                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|bus_data_out_valid                                          ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s1_select_hold                                                                ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|s_data_in_valid                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_1|write_pending                                                               ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_1|s_ack                                                                       ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s1_release_pending                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s1_data_seen                                                                  ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s1_expect_data                                                                ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s1_decoder_release                                                            ; clk          ; clk         ; 1.000        ; -0.057     ; 1.567      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s2_decoder_release                                                            ; clk          ; clk         ; 1.000        ; -0.057     ; 1.567      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|active_hold                                 ; clk          ; clk         ; 1.000        ; -0.057     ; 1.567      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|valids_held[1]                              ; clk          ; clk         ; 1.000        ; -0.057     ; 1.567      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_2|s_data_out_valid                                                            ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[2]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[3]                                        ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|active_transmit                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_2|write_pending                                                               ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; slave:u_s_2|s_ack                                                                       ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s2_release_pending                                                            ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s2_expect_data                                                                ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|bus_data_out_valid                                          ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s2_data_seen                                                                  ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s2_select_hold                                                                ; clk          ; clk         ; 1.000        ; -0.052     ; 1.572      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|s3_select_hold                                                                ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|active_init.INIT_NONE                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_NONE                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_data                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|expected_read_data                                          ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[15]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[14]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[13]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[12]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[11]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[10]                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[9]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[8]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[7]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[6]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[5]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[4]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[3]                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[3]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[2]                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[2]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[1]                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[1]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|data_pending[0]                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|shift_tx[0]                                                 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[13]                                   ; clk          ; clk         ; 1.000        ; -0.051     ; 1.573      ;
; -0.637 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_ack                   ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_addr                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[0]                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[1]                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[2]                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[3]                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[4]                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|active_tx                                                   ; clk          ; clk         ; 1.000        ; -0.054     ; 1.570      ;
; -0.637 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|uses_split_path_current ; clk          ; clk         ; 1.000        ; -0.049     ; 1.575      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_IDLE                                       ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_SPLIT_TGT                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.571      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[0]                              ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
; -0.637 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[1]                              ; clk          ; clk         ; 1.000        ; -0.055     ; 1.569      ;
+--------+----------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.098 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RD_GRANT ; clk          ; clk         ; 0.000        ; 0.257      ; 1.439      ;
; 1.098 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_RESP     ; clk          ; clk         ; 0.000        ; 0.257      ; 1.439      ;
; 1.098 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_IDLE          ; clk          ; clk         ; 0.000        ; 0.257      ; 1.439      ;
; 1.098 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_address_in_valid                                              ; clk          ; clk         ; 0.000        ; 0.257      ; 1.439      ;
; 1.098 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|split_req                             ; clk          ; clk         ; 0.000        ; 0.257      ; 1.439      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[15]                                                 ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[14]                                                 ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[12]                                                 ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[11]                                                 ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[6]                                                  ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[4]                                                  ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.102 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_addr[3]                                                  ; clk          ; clk         ; 0.000        ; 0.255      ; 1.441      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[1]                                                        ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|count_data_bits[2]                                                        ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_data                                                              ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_1|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus:bus_a|split_owner.INIT_1                                                                          ; clk          ; clk         ; 0.000        ; 0.250      ; 1.438      ;
; 1.104 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_data_out_valid                      ; clk          ; clk         ; 0.000        ; 0.251      ; 1.439      ;
; 1.104 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_WAIT_WR_DATA  ; clk          ; clk         ; 0.000        ; 0.251      ; 1.439      ;
; 1.104 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state.STATE_TGT_SEND_REQUEST  ; clk          ; clk         ; 0.000        ; 0.251      ; 1.439      ;
; 1.108 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|s_split_ack                           ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.108 ; ff2_reset_sync ; prev_trigger_sync                                                                                     ; clk          ; clk         ; 0.000        ; 0.240      ; 1.432      ;
; 1.108 ; ff2_reset_sync ; master:u_master_1|current_state.STATE_IDLE                                                            ; clk          ; clk         ; 0.000        ; 0.240      ; 1.432      ;
; 1.108 ; ff2_reset_sync ; master:u_master_1|active_split                                                                        ; clk          ; clk         ; 0.000        ; 0.240      ; 1.432      ;
; 1.108 ; ff2_reset_sync ; master:u_master_1|ack_resume_split                                                                    ; clk          ; clk         ; 0.000        ; 0.240      ; 1.432      ;
; 1.108 ; ff2_reset_sync ; bus:bus_a|split_response_pending                                                                      ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.108 ; ff2_reset_sync ; bus:bus_a|s3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.108 ; ff2_reset_sync ; bus:bus_a|s3_data_seen                                                                                ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.108 ; ff2_reset_sync ; bus:bus_a|s3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.108 ; ff2_reset_sync ; bus:bus_a|s3_decoder_release                                                                          ; clk          ; clk         ; 0.000        ; 0.246      ; 1.438      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_tx_busy_d                                               ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|expect_data_addr                                                ; clk          ; clk         ; 0.000        ; 0.246      ; 1.439      ;
; 1.109 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_addr                                                    ; clk          ; clk         ; 0.000        ; 0.246      ; 1.439      ;
; 1.109 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|pending_data                                                    ; clk          ; clk         ; 0.000        ; 0.246      ; 1.439      ;
; 1.109 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|s_data_in_valid                                                 ; clk          ; clk         ; 0.000        ; 0.246      ; 1.439      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_IDLE                                     ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_L                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_ADDR_H                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_DATA                                ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_WAIT_DATA                                ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state.REQ_TX_SEND_FLAGS                               ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.109 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[0]                                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.436      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|expect_data_addr                                                          ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|pending_addr                                                              ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[1]                                              ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|count_data_bits[2]                                              ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[6]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[5]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[4]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[7]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[2]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[1]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.110 ; ff2_reset_sync ; bus:bus_a|split_s_port:u_split_s_port|buffer_data[0]                                                  ; clk          ; clk         ; 0.000        ; 0.239      ; 1.433      ;
; 1.112 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|bus_data_out                                                              ; clk          ; clk         ; 0.000        ; 0.243      ; 1.439      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[6]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[5]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[4]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[7]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[2]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[1]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[3]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.112 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[0]                 ; clk          ; clk         ; 0.000        ; 0.244      ; 1.440      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_WAIT_FLAGS                             ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_HOLD                                   ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_clr                                               ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_ready_q                                                 ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_valid_reg                                               ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_pending.is_write                                        ; clk          ; clk         ; 0.000        ; 0.241      ; 1.438      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[0]                                                           ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[1]                                                           ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|count_rx_bit[2]                                                           ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|ready_rx_byte                                                             ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_ack_read                                                          ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|pending_read_data                                                         ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|m_data_in_valid                                                           ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.113 ; ff2_reset_sync ; bus:bus_a|m_port:u_m_port_1|reg_ack_init                                                              ; clk          ; clk         ; 0.000        ; 0.236      ; 1.433      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[15]                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[14]                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[13]                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|shift_addr[12]                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[0]                                     ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[1]                                     ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[3]                                     ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[4]                                     ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|address_decoder:u_address_decoder|count_address_bits[2]                                     ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|sent_data                                                                           ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|data_valid_reg                                                                      ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|rw_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|address_valid_reg                                                                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|sent_addr                                                                           ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; master:u_master_1|address_out_reg[15]                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.114 ; ff2_reset_sync ; bus:bus_a|last_bus_rw                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 1.436      ;
; 1.115 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[0]                                                      ; clk          ; clk         ; 0.000        ; 0.239      ; 1.438      ;
; 1.115 ; ff2_reset_sync ; bus:bus_a|s_port:u_s_port_2|count_data_bits[0]                                                        ; clk          ; clk         ; 0.000        ; 0.234      ; 1.433      ;
+-------+----------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -2.683   ; 0.178 ; -1.771   ; 1.098   ; -3.000              ;
;  bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.318    ; 0.208 ; N/A      ; N/A     ; -1.000              ;
;  clk                                                 ; -2.683   ; 0.178 ; -1.771   ; 1.098   ; -3.000              ;
; Design-wide TNS                                      ; -597.42  ; 0.0   ; -568.969 ; 0.0     ; -531.21             ;
;  bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 0.000    ; 0.000 ; N/A      ; N/A     ; -1.000              ;
;  clk                                                 ; -597.420 ; 0.000 ; -568.969 ; 0.000   ; -530.210            ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_a_tx     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; btn_reset               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; uart_a_rx               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_trigger             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_a_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_a_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_a_tx     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 1        ; 0        ; 0        ; 0        ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; clk                                                 ; 14       ; 0        ; 0        ; 0        ;
; clk                                                 ; clk                                                 ; 5139     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; 1        ; 0        ; 0        ; 0        ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; clk                                                 ; 14       ; 0        ; 0        ; 0        ;
; clk                                                 ; clk                                                 ; 5139     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 357      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 357      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; Target                                              ; Clock                                               ; Type ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en ; Base ; Constrained ;
; clk                                                 ; clk                                                 ; Base ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; btn_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_trigger ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_a_rx   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_a_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; btn_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_trigger ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_a_rx   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_a_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Dec 10 10:30:08 2025
Info: Command: quartus_sta bus_dual -c bus_dual
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bus_dual.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.683            -597.420 clk 
    Info (332119):     0.318               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk 
    Info (332119):     0.385               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case recovery slack is -1.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.771            -568.969 clk 
Info (332146): Worst-case removal slack is 1.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.884               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -410.000 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.276            -498.011 clk 
    Info (332119):     0.398               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 clk 
    Info (332119):     0.341               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case recovery slack is -1.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.464            -466.370 clk 
Info (332146): Worst-case removal slack is 1.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.681               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -410.000 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.072            -172.064 clk 
    Info (332119):     0.626               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
    Info (332119):     0.208               0.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332146): Worst-case recovery slack is -0.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.638            -193.587 clk 
Info (332146): Worst-case removal slack is 1.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.098               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -530.210 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_s_uart_wrapper:u_bridge_slave|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Wed Dec 10 10:30:11 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


