<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="MNIST/src/convolution.cpp:18:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 15 has been inferred" BundleName="gmem0" VarName="input" LoopLoc="MNIST/src/convolution.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="convolution(ap_int&lt;8&gt; (*) [5], ap_int&lt;8&gt; (*) [3], ap_int&lt;8&gt; (*) [3])" Length="15" Direction="read" AccessID="scevgepseq" OrigID="islist VITIS_LOOP_20_2.load.23 VITIS_LOOP_20_2.load.33 VITIS_LOOP_20_2.load.45 VITIS_LOOP_20_2.load.144 VITIS_LOOP_20_2.load.223 VITIS_LOOP_20_2.load.57 VITIS_LOOP_20_2.load.69 VITIS_LOOP_20_2.load.81 VITIS_LOOP_20_2.load.170 VITIS_LOOP_20_2.load.249 VITIS_LOOP_20_2.load.93 VITIS_LOOP_20_2.load.105 VITIS_LOOP_20_2.load.117 VITIS_LOOP_20_2.load.196 VITIS_LOOP_20_2.load.275" OrigAccess-DebugLoc="isList MNIST/src/convolution.cpp:25:40 MNIST/src/convolution.cpp:26:40 MNIST/src/convolution.cpp:27:40 MNIST/src/convolution.cpp:27:40 MNIST/src/convolution.cpp:27:40 MNIST/src/convolution.cpp:28:40 MNIST/src/convolution.cpp:29:40 MNIST/src/convolution.cpp:30:40 MNIST/src/convolution.cpp:30:40 MNIST/src/convolution.cpp:30:40 MNIST/src/convolution.cpp:31:40 MNIST/src/convolution.cpp:32:40 MNIST/src/convolution.cpp:33:40 MNIST/src/convolution.cpp:33:40 MNIST/src/convolution.cpp:33:40" OrigDirection="islist read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="MNIST/src/convolution.cpp:18:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 9 has been inferred" BundleName="gmem2" VarName="output" LoopLoc="MNIST/src/convolution.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="convolution(ap_int&lt;8&gt; (*) [5], ap_int&lt;8&gt; (*) [3], ap_int&lt;8&gt; (*) [3])" Length="9" Direction="write" AccessID="output1seq" OrigID="islist VITIS_LOOP_20_2.store.133 VITIS_LOOP_20_2.store.212 VITIS_LOOP_20_2.store.291" OrigAccess-DebugLoc="isList MNIST/src/convolution.cpp:36:26 MNIST/src/convolution.cpp:36:26 MNIST/src/convolution.cpp:36:26" OrigDirection="islist write write write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="MNIST/src/convolution.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="input" LoopLoc="MNIST/src/convolution.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="convolution(ap_int&lt;8&gt; (*) [5], ap_int&lt;8&gt; (*) [3], ap_int&lt;8&gt; (*) [3])" OrigID="scevgepseq" OrigAccess-DebugLoc="MNIST/src/convolution.cpp:25:40" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="MNIST/src/convolution.cpp:25:40" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="input" ParentFunc="convolution(ap_int&lt;8&gt; (*) [5], ap_int&lt;8&gt; (*) [3], ap_int&lt;8&gt; (*) [3])" OrigID="scevgepseq" OrigAccess-DebugLoc="MNIST/src/convolution.cpp:25:40" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="MNIST/src/convolution.cpp:18:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="output" LoopLoc="MNIST/src/convolution.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="convolution(ap_int&lt;8&gt; (*) [5], ap_int&lt;8&gt; (*) [3], ap_int&lt;8&gt; (*) [3])" OrigID="output1seq" OrigAccess-DebugLoc="MNIST/src/convolution.cpp:18:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="MNIST/src/convolution.cpp:18:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 9 and bit width 8 in loop 'VITIS_LOOP_18_1' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="MNIST/src/convolution.cpp:18:19" LoopName="VITIS_LOOP_18_1" Length="9" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="MNIST/src/convolution.cpp:25:40" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 15 and bit width 8 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="15" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

