// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _combinar_HH_
#define _combinar_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct combinar : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > result_V_V_din;
    sc_in< sc_logic > result_V_V_full_n;
    sc_out< sc_logic > result_V_V_write;
    sc_in< sc_lv<11> > in1b_V_V_dout;
    sc_in< sc_logic > in1b_V_V_empty_n;
    sc_out< sc_logic > in1b_V_V_read;
    sc_in< sc_lv<11> > in2b_V_V_dout;
    sc_in< sc_logic > in2b_V_V_empty_n;
    sc_out< sc_logic > in2b_V_V_read;


    // Module declarations
    combinar(sc_module_name name);
    SC_HAS_PROCESS(combinar);

    ~combinar();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > result_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > empty_n_reg_144;
    sc_signal< sc_lv<1> > icmp_ln879_reg_162;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > empty_n_1_reg_153;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_166;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > empty_n_fu_80_p1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op38_write_state4;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > tmp_V_reg_148;
    sc_signal< sc_lv<1> > empty_n_1_fu_88_p1;
    sc_signal< sc_lv<11> > tmp_V_2_reg_157;
    sc_signal< sc_lv<1> > icmp_ln879_fu_96_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_107_p2;
    sc_signal< sc_lv<1> > and_ln106_fu_124_p2;
    sc_signal< bool > ap_predicate_op29_write_state3;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<1> > end_0_2_i_fu_42;
    sc_signal< sc_lv<1> > end_1_2_i_fu_46;
    sc_signal< sc_lv<1> > in1b_V_V_read_nbread_fu_50_p2_0;
    sc_signal< sc_lv<1> > in2b_V_V_read_nbread_fu_56_p2_0;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_401;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln106_fu_124_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_predicate_op29_write_state3();
    void thread_ap_predicate_op38_write_state4();
    void thread_ap_ready();
    void thread_empty_n_1_fu_88_p1();
    void thread_empty_n_fu_80_p1();
    void thread_icmp_ln879_1_fu_107_p2();
    void thread_icmp_ln879_fu_96_p2();
    void thread_in1b_V_V_read();
    void thread_in1b_V_V_read_nbread_fu_50_p2_0();
    void thread_in2b_V_V_read();
    void thread_in2b_V_V_read_nbread_fu_56_p2_0();
    void thread_result_V_V_blk_n();
    void thread_result_V_V_din();
    void thread_result_V_V_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
