(window.webpackJsonp=window.webpackJsonp||[]).push([[13],{ufn1:function(e,t,n){"use strict";n.r(t),n.d(t,"_frontmatter",(function(){return i})),n.d(t,"default",(function(){return u}));var r=n("zLVn"),b=(n("q1tI"),n("7ljp")),c=n("V4GB"),a=n("ALBY"),l=n("Mr6k"),i={title:"Speicher",tags:["RAM","Arbeitsspeicher","latency","Latenz"]},o={_frontmatter:i};function u(e){var t=e.components,n=Object(r.a)(e,["components"]);return Object(b.b)("wrapper",Object.assign({},o,n,{components:t,mdxType:"MDXLayout"}),Object(b.b)("h4",null,"SDR SDRAM (synchronous dynamic random-access memory)"),Object(b.b)("p",null,"Prefetching-Faktor = 1"),Object(b.b)("h4",null,"DDR SDRAM (double data rate SDRAM)"),Object(b.b)("p",null,"Beim DDR SDRAM wurde die Speichertransferrate im Vergleich zum ursprünglichen SDR SDRAM bei gleicher Taktrate verdoppelt, indem sowohl bei der auf- als auch bei der absteigenden Flanke des Taktsignals ein Datenbit übertragen wird."),Object(b.b)("h5",null,"DDR"),Object(b.b)("p",null,"Prefetching-Faktor = 2"),Object(b.b)("h5",null,"DDR2"),Object(b.b)("p",null,"Prefetching-Faktor = 4"),Object(b.b)("h5",null,"DDR3"),Object(b.b)("p",null,"Prefetching-Faktor = 8"),Object(b.b)("h5",null,"DDR4"),Object(b.b)("p",null,"Prefetching-Faktor = 8"),Object(b.b)("h5",null,"DDR5"),Object(b.b)("p",null,"Prefetching-Faktor = 16"),Object(b.b)("h4",null,"Speichertransferrate"),Object(b.b)("p",null,Object(b.b)("inlineCode",{parentName:"p"},"Takt (in MHz) * Busbreite (in bit) * Prefetching-Faktor = Speichertransferrate (in Mbit/s)")),Object(b.b)(c.a,{mdxType:"MemoryBandwidthCalculator"}),Object(b.b)("h4",null," "),Object(b.b)(a.a,{mdxType:"MemoryLatencyCalculator"}),Object(b.b)("h4",null," "),Object(b.b)(l.a,{mdxType:"MemoryChannelCalculator"}))}u.isMDXComponent=!0}}]);
//# sourceMappingURL=component---src-pages-memory-index-mdx-af3fdde4e498637cec9b.js.map