Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 01:35:16 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14882 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.199    -2522.719                    608                 1764        0.064        0.000                      0                 1764        3.000        0.000                       0                   715  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -7.142      -77.439                     12                  825        0.064        0.000                      0                  825        3.000        0.000                       0                   535  
  clk_out1_clk_wiz_0      -13.199     -151.272                     15                  358        0.279        0.000                      0                  358        4.130        0.000                       0                   177  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -6.536    -2294.007                    581                  581        0.072        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0       -9.603     -111.228                     12                   12        0.709        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -7.142ns,  Total Violation      -77.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.121ns  (logic 8.686ns (50.732%)  route 8.435ns (49.268%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.930    21.871    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X57Y36         LUT5 (Prop_lut5_I3_O)        0.329    22.200 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.200    sound_converter/percentage[3]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.448    14.789    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031    15.058    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -7.140ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 8.686ns (50.743%)  route 8.431ns (49.257%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.926    21.867    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X57Y36         LUT5 (Prop_lut5_I3_O)        0.329    22.196 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    22.196    sound_converter/percentage[0]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.448    14.789    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.029    15.056    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -22.196    
  -------------------------------------------------------------------
                         slack                                 -7.140    

Slack (VIOLATED) :        -7.018ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.996ns  (logic 8.686ns (51.105%)  route 8.310ns (48.895%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.805    21.746    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.075 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    22.075    sound_converter/percentage[1]_i_1_n_0
    SLICE_X57Y37         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.449    14.790    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)        0.029    15.057    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -22.075    
  -------------------------------------------------------------------
                         slack                                 -7.018    

Slack (VIOLATED) :        -6.985ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.965ns  (logic 8.686ns (51.201%)  route 8.279ns (48.799%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.773    21.714    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X57Y36         LUT5 (Prop_lut5_I3_O)        0.329    22.043 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    22.043    sound_converter/percentage[4]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.448    14.789    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.031    15.058    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 -6.985    

Slack (VIOLATED) :        -6.944ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.976ns  (logic 8.686ns (51.166%)  route 8.290ns (48.834%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.785    21.725    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.054 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    22.054    sound_converter/percentage[5]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.514    14.855    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.031    15.111    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -22.054    
  -------------------------------------------------------------------
                         slack                                 -6.944    

Slack (VIOLATED) :        -6.865ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.897ns  (logic 8.686ns (51.405%)  route 8.211ns (48.595%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.706    21.647    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.329    21.976 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.976    sound_converter/percentage[6]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.514    14.855    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.031    15.111    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                 -6.865    

Slack (VIOLATED) :        -6.859ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.893ns  (logic 8.686ns (51.419%)  route 8.207ns (48.581%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.701    21.642    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.329    21.971 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.971    sound_converter/percentage[7]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.514    14.855    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.032    15.112    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -21.971    
  -------------------------------------------------------------------
                         slack                                 -6.859    

Slack (VIOLATED) :        -6.662ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 8.686ns (51.881%)  route 8.056ns (48.119%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.128 f  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          0.992     8.120    sound_converter/maxLedNum1[9]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299     8.419 r  sound_converter/percentage0_carry__1_i_2/O
                         net (fo=2, routed)           0.533     8.952    sound_converter/percentage0_carry__1_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.350 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.350    sound_converter/percentage0_carry__1_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.464    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.691    10.312    sound_converter/percentage0_carry__3_n_2
    SLICE_X59Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.097 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.882    11.979    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.587 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.749    13.336    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.336    13.672 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.302    13.974    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.332    14.306 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.306    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.704    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.818    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.152 r  sound_converter/percentage0__166_carry__4/O[1]
                         net (fo=5, routed)           0.626    15.778    sound_converter/percentage0__166_carry__4_n_6
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.303    16.081 r  sound_converter/percentage0__250_carry__9_i_13/O
                         net (fo=1, routed)           0.626    16.707    sound_converter/percentage0__250_carry__9_i_13_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.831 r  sound_converter/percentage0__250_carry__9_i_7/O
                         net (fo=1, routed)           0.000    16.831    sound_converter/percentage0__250_carry__9_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.411 r  sound_converter/percentage0__250_carry__9/O[2]
                         net (fo=3, routed)           0.736    18.147    sound_converter/percentage0__250_carry__9_n_5
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.698    18.845 r  sound_converter/percentage0__380_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.845    sound_converter/percentage0__380_carry__3_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.160 r  sound_converter/percentage0__380_carry__4/O[3]
                         net (fo=3, routed)           0.766    19.927    sound_converter/percentage0__380_carry__4_n_4
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.307    20.234 r  sound_converter/percentage0__464_carry__5_i_7/O
                         net (fo=1, routed)           0.000    20.234    sound_converter/percentage0__464_carry__5_i_7_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.784 r  sound_converter/percentage0__464_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.784    sound_converter/percentage0__464_carry__5_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.941 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.551    21.491    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.329    21.820 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    21.820    sound_converter/percentage[2]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.516    14.857    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.077    15.159    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -21.820    
  -------------------------------------------------------------------
                         slack                                 -6.662    

Slack (VIOLATED) :        -5.463ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.491ns  (logic 7.152ns (46.169%)  route 8.339ns (53.831%))
  Logic Levels:           23  (CARRY4=15 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.240 f  sound_converter/maxLedNum1_carry__1/O[1]
                         net (fo=73, routed)          0.482     7.722    sound_converter/maxLedNum1[10]
    SLICE_X56Y30         LUT3 (Prop_lut3_I2_O)        0.303     8.025 r  sound_converter/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.644     8.669    sound_converter/maxLedNum0_carry__1_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.054 r  sound_converter/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.054    sound_converter/maxLedNum0_carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.168    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.282    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.510 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.697    10.206    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.990 f  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.946    11.936    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.150    12.086 r  sound_converter/maxLedNum0__145_carry__5_i_1/O
                         net (fo=12, routed)          0.529    12.615    sound_converter/maxLedNum0__145_carry__5_i_1_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.332    12.947 r  sound_converter/maxLedNum0__145_carry__5_i_5/O
                         net (fo=1, routed)           0.000    12.947    sound_converter/maxLedNum0__145_carry__5_i_5_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.497 r  sound_converter/maxLedNum0__145_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.497    sound_converter/maxLedNum0__145_carry__5_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.810 r  sound_converter/maxLedNum0__145_carry__6/O[3]
                         net (fo=11, routed)          1.320    15.130    sound_converter/maxLedNum0__145_carry__6_n_4
    SLICE_X57Y42         LUT3 (Prop_lut3_I2_O)        0.306    15.436 r  sound_converter/maxLedNum0__254_carry__3_i_10/O
                         net (fo=2, routed)           0.415    15.850    sound_converter/maxLedNum0__254_carry__3_i_10_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.974 r  sound_converter/maxLedNum0__254_carry__3_i_2/O
                         net (fo=2, routed)           0.599    16.573    sound_converter/maxLedNum0__254_carry__3_i_2_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.697 r  sound_converter/maxLedNum0__254_carry__3_i_6/O
                         net (fo=1, routed)           0.000    16.697    sound_converter/maxLedNum0__254_carry__3_i_6_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.077 r  sound_converter/maxLedNum0__254_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.077    sound_converter/maxLedNum0__254_carry__3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.194    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.517 r  sound_converter/maxLedNum0__254_carry__5/O[1]
                         net (fo=3, routed)           0.878    18.395    sound_converter/maxLedNum0__254_carry__5_n_6
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.306    18.701 r  sound_converter/maxLedNum0__342_carry__5_i_5/O
                         net (fo=1, routed)           0.000    18.701    sound_converter/maxLedNum0__342_carry__5_i_5_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.102 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.102    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.229    20.445    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I3_O)        0.124    20.569 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.569    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X56Y35         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.448    14.789    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)        0.079    15.106    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -20.569    
  -------------------------------------------------------------------
                         slack                                 -5.463    

Slack (VIOLATED) :        -5.458ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.484ns  (logic 7.152ns (46.189%)  route 8.332ns (53.811%))
  Logic Levels:           23  (CARRY4=15 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.557     5.078    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.601     6.136    sound_converter/Q[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.792 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    sound_converter/maxLedNum1_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.240 f  sound_converter/maxLedNum1_carry__1/O[1]
                         net (fo=73, routed)          0.482     7.722    sound_converter/maxLedNum1[10]
    SLICE_X56Y30         LUT3 (Prop_lut3_I2_O)        0.303     8.025 r  sound_converter/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.644     8.669    sound_converter/maxLedNum0_carry__1_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.054 r  sound_converter/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.054    sound_converter/maxLedNum0_carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.168    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.282    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.510 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.697    10.206    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.990 f  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.946    11.936    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.150    12.086 r  sound_converter/maxLedNum0__145_carry__5_i_1/O
                         net (fo=12, routed)          0.529    12.615    sound_converter/maxLedNum0__145_carry__5_i_1_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.332    12.947 r  sound_converter/maxLedNum0__145_carry__5_i_5/O
                         net (fo=1, routed)           0.000    12.947    sound_converter/maxLedNum0__145_carry__5_i_5_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.497 r  sound_converter/maxLedNum0__145_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.497    sound_converter/maxLedNum0__145_carry__5_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.810 r  sound_converter/maxLedNum0__145_carry__6/O[3]
                         net (fo=11, routed)          1.320    15.130    sound_converter/maxLedNum0__145_carry__6_n_4
    SLICE_X57Y42         LUT3 (Prop_lut3_I2_O)        0.306    15.436 r  sound_converter/maxLedNum0__254_carry__3_i_10/O
                         net (fo=2, routed)           0.415    15.850    sound_converter/maxLedNum0__254_carry__3_i_10_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.974 r  sound_converter/maxLedNum0__254_carry__3_i_2/O
                         net (fo=2, routed)           0.599    16.573    sound_converter/maxLedNum0__254_carry__3_i_2_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.697 r  sound_converter/maxLedNum0__254_carry__3_i_6/O
                         net (fo=1, routed)           0.000    16.697    sound_converter/maxLedNum0__254_carry__3_i_6_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.077 r  sound_converter/maxLedNum0__254_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.077    sound_converter/maxLedNum0__254_carry__3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.194    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.517 r  sound_converter/maxLedNum0__254_carry__5/O[1]
                         net (fo=3, routed)           0.878    18.395    sound_converter/maxLedNum0__254_carry__5_n_6
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.306    18.701 r  sound_converter/maxLedNum0__342_carry__5_i_5/O
                         net (fo=1, routed)           0.000    18.701    sound_converter/maxLedNum0__342_carry__5_i_5_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.102 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.102    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.222    20.438    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I3_O)        0.124    20.562 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    20.562    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X56Y35         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.448    14.789    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)        0.077    15.104    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -20.562    
  -------------------------------------------------------------------
                         slack                                 -5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.684%)  route 0.254ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.445    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  mc/mc/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/x_pos_reg[3]/Q
                         net (fo=5, routed)           0.254     1.840    mc/mc/x_pos[3]
    SLICE_X36Y46         FDRE                                         r  mc/mc/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  mc/mc/xpos_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.066     1.776    mc/mc/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.299%)  route 0.258ns (64.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.446    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  mc/mc/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mc/mc/x_pos_reg[5]/Q
                         net (fo=5, routed)           0.258     1.846    mc/mc/x_pos[5]
    SLICE_X37Y46         FDRE                                         r  mc/mc/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  mc/mc/xpos_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.066     1.776    mc/mc/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_clk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/clk_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.828%)  route 0.259ns (58.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    my_clk/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  my_clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  my_clk/count_reg[11]/Q
                         net (fo=4, routed)           0.259     1.848    my_clk/count_reg[11]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  my_clk/clk_new_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    my_clk/clk_new_i_1__0_n_0
    SLICE_X49Y49         FDRE                                         r  my_clk/clk_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     1.964    my_clk/CLOCK_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  my_clk/clk_new_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.091     1.811    my_clk/clk_new_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.803%)  route 0.276ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.445    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  mc/mc/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/x_pos_reg[2]/Q
                         net (fo=5, routed)           0.276     1.862    mc/mc/x_pos[2]
    SLICE_X37Y46         FDRE                                         r  mc/mc/xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  mc/mc/xpos_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.070     1.780    mc/mc/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.632%)  route 0.291ns (67.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.446    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  mc/mc/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mc/mc/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.291     1.878    mc/mc/x_pos[10]
    SLICE_X36Y47         FDRE                                         r  mc/mc/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     1.960    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  mc/mc/xpos_reg[10]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.070     1.781    mc/mc/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk_30/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.450    clk_30/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  clk_30/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clk_30/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.741    clk_30/count_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.897    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  clk_30/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.950    clk_30/count_reg[8]_i_1__0_n_7
    SLICE_X50Y50         FDRE                                         r  clk_30/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     1.963    clk_30/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clk_30/count_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    clk_30/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.463%)  route 0.307ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.445    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  mc/mc/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.307     1.893    mc/mc/x_pos[0]
    SLICE_X38Y45         FDRE                                         r  mc/mc/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     1.959    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  mc/mc/xpos_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.085     1.795    mc/mc/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clk_30/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.450    clk_30/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  clk_30/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clk_30/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.741    clk_30/count_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.897    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  clk_30/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.963    clk_30/count_reg[8]_i_1__0_n_5
    SLICE_X50Y50         FDRE                                         r  clk_30/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     1.963    clk_30/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clk_30/count_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    clk_30/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 my_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.450    my_clk/CLOCK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  my_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  my_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.724    my_clk/count_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  my_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    my_clk/count_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.939 r  my_clk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    my_clk/count_reg[8]_i_1_n_7
    SLICE_X48Y50         FDRE                                         r  my_clk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.834     1.962    my_clk/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  my_clk/count_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    my_clk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 my_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.567     1.450    my_clk/CLOCK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  my_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  my_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.724    my_clk/count_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  my_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    my_clk/count_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.950 r  my_clk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.950    my_clk/count_reg[8]_i_1_n_5
    SLICE_X48Y50         FDRE                                         r  my_clk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.834     1.962    my_clk/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  my_clk/count_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    my_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18     dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20     dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28     dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24     dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20     dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y21     dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21     dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y59      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/clk_new_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y37     dbg/nc/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39     dbg/nc/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39     dbg/nc/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40     dbg/nc/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40     dbg/nc/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40     dbg/nc/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40     dbg/nc/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack      -13.199ns,  Total Violation     -151.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.199ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.379ns  (logic 9.406ns (42.031%)  route 12.973ns (57.969%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.651    26.003    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.127 r  mode_s/VGA_GREEN[2]_i_18/O
                         net (fo=2, routed)           0.435    26.562    mode_s/VGA_GREEN[2]_i_18_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    26.686 r  mode_s/VGA_BLUE[2]_i_3/O
                         net (fo=2, routed)           0.651    27.337    dbg/nyan/waveMode_reg[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.124    27.461 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    27.461    vga/VGA_BLUE_CHAN[2]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443    14.044    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.031    14.262    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                -13.199    

Slack (VIOLATED) :        -12.839ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.019ns  (logic 9.282ns (42.154%)  route 12.737ns (57.846%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.656    26.008    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.132 r  mode_s/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.845    26.978    dbg/nyan/waveform_reg[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.102 r  dbg/nyan/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    27.102    vga/background_reg[5][0]
    SLICE_X36Y44         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X36Y44         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    14.262    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -27.102    
  -------------------------------------------------------------------
                         slack                                -12.839    

Slack (VIOLATED) :        -12.764ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.871ns  (logic 9.282ns (42.440%)  route 12.589ns (57.560%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.506    25.858    vga/VGA_CONTROL/VGA_GREEN_reg[3]_123
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.982 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_6/O
                         net (fo=1, routed)           0.847    26.829    vga/VGA_CONTROL/VGA_GREEN[3]_i_6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124    26.953 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    26.953    vga/VGA_GREEN_CHAN[3]
    SLICE_X32Y38         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.442    14.043    vga/CLK_VGA
    SLICE_X32Y38         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.188    14.231    
                         clock uncertainty           -0.072    14.158    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031    14.189    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                -12.764    

Slack (VIOLATED) :        -12.742ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.924ns  (logic 9.406ns (42.902%)  route 12.518ns (57.098%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.651    26.003    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.127 r  mode_s/VGA_GREEN[2]_i_18/O
                         net (fo=2, routed)           0.466    26.594    mode_s/VGA_GREEN[2]_i_18_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.718 r  mode_s/VGA_GREEN[2]_i_7/O
                         net (fo=2, routed)           0.165    26.882    vga/VGA_CONTROL/waveMode_reg[0]_2
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.006 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    27.006    vga/VGA_GREEN_CHAN[2]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.032    14.264    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                -12.742    

Slack (VIOLATED) :        -12.738ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.919ns  (logic 9.406ns (42.912%)  route 12.513ns (57.088%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.651    26.003    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.127 r  mode_s/VGA_GREEN[2]_i_18/O
                         net (fo=2, routed)           0.466    26.594    mode_s/VGA_GREEN[2]_i_18_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.718 r  mode_s/VGA_GREEN[2]_i_7/O
                         net (fo=2, routed)           0.160    26.877    vga/VGA_CONTROL/waveMode_reg[0]_2
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.001 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    27.001    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    14.263    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -27.001    
  -------------------------------------------------------------------
                         slack                                -12.738    

Slack (VIOLATED) :        -12.713ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.894ns  (logic 9.406ns (42.962%)  route 12.488ns (57.038%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=8 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.651    26.003    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.127 r  mode_s/VGA_GREEN[2]_i_18/O
                         net (fo=2, routed)           0.435    26.562    mode_s/VGA_GREEN[2]_i_18_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    26.686 r  mode_s/VGA_BLUE[2]_i_3/O
                         net (fo=2, routed)           0.166    26.852    dbg/nyan/waveMode_reg[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.976 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    26.976    vga/VGA_BLUE_CHAN[0]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443    14.044    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.032    14.263    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -26.976    
  -------------------------------------------------------------------
                         slack                                -12.713    

Slack (VIOLATED) :        -12.636ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.818ns  (logic 9.282ns (42.544%)  route 12.536ns (57.456%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.651    26.003    vga/VGA_CONTROL/VGA_GREEN_reg[3]_123
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.127 r  vga/VGA_CONTROL/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.648    26.776    vga/VGA_CONTROL/VGA_RED[2]_i_6_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.900 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    26.900    vga/VGA_RED_CHAN[2]
    SLICE_X37Y44         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031    14.264    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -26.900    
  -------------------------------------------------------------------
                         slack                                -12.636    

Slack (VIOLATED) :        -12.483ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.589ns  (logic 9.282ns (42.995%)  route 12.307ns (57.005%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.497    25.850    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124    25.974 r  mode_s/VGA_RED[1]_i_5/O
                         net (fo=1, routed)           0.573    26.547    dbg/nyan/waveform_reg[9]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.671 r  dbg/nyan/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    26.671    vga/background_reg[2][1]
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443    14.044    vga/CLK_VGA
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.188    14.232    
                         clock uncertainty           -0.072    14.159    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.029    14.188    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -26.671    
  -------------------------------------------------------------------
                         slack                                -12.483    

Slack (VIOLATED) :        -12.407ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 9.282ns (43.001%)  route 12.304ns (56.999%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.641    25.994    vga/VGA_CONTROL/VGA_GREEN_reg[3]_123
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.118 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.426    26.544    dbg/nyan/waveform_reg[7]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.668 r  dbg/nyan/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    26.668    vga/VGA_BLUE_CHAN[3]
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029    14.261    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -26.668    
  -------------------------------------------------------------------
                         slack                                -12.407    

Slack (VIOLATED) :        -12.303ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.482ns  (logic 9.282ns (43.208%)  route 12.200ns (56.792%))
  Logic Levels:           32  (CARRY4=13 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.561     5.082    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y35         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q
                         net (fo=89, routed)          0.869     6.408    vga/VGA_CONTROL/VGA_GREEN_reg[3]_24[1]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.532 f  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51/O
                         net (fo=5, routed)           0.189     6.720    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_51_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20/O
                         net (fo=2, routed)           0.348     7.192    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_20_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     7.316    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_24_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.866 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.866    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_13/O[1]
                         net (fo=11, routed)          0.689     8.889    vga_n_566
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.575 r  memory_reg_r2_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.575    memory_reg_r2_0_63_0_2_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  memory_reg_r2_0_63_0_2_i_11/O[1]
                         net (fo=3, routed)           0.682    10.591    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.303    10.894 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65/O
                         net (fo=1, routed)           0.000    10.894    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_65_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.270    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.524 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12/CO[0]
                         net (fo=5, routed)           0.582    12.106    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_12_n_3
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.367    12.473 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=210, routed)         0.544    13.017    vga/VGA_CONTROL/VGA_GREEN_reg[3]_91
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.141    vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_9_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.565 r  vga/VGA_CONTROL/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.174    14.739    wave/memory_reg_r2_576_639_0_2/ADDRB5
    SLICE_X46Y19         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.042 r  wave/memory_reg_r2_576_639_0_2/RAMB/O
                         net (fo=1, routed)           1.096    16.138    wave/memory_reg_r2_576_639_0_2_n_1
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.262 r  wave/VGA_RED[3]_i_6783/O
                         net (fo=1, routed)           0.000    16.262    wave/VGA_RED[3]_i_6783_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    16.474 r  wave/VGA_RED_reg[3]_i_4593/O
                         net (fo=1, routed)           0.601    17.075    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.299    17.374 r  vga/VGA_CONTROL/VGA_RED[3]_i_2734/O
                         net (fo=5, routed)           0.612    17.987    vga/VGA_CONTROL/VGA_RED[3]_i_2734_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.111 f  vga/VGA_CONTROL/VGA_RED[3]_i_1765/O
                         net (fo=9, routed)           0.320    18.430    vga/VGA_CONTROL/VGA_RED[3]_i_1765_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.554 r  vga/VGA_CONTROL/VGA_RED[3]_i_1341/O
                         net (fo=26, routed)          0.537    19.092    vga/VGA_CONTROL/VGA_RED[3]_i_1341_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    19.216 r  vga/VGA_CONTROL/VGA_RED[3]_i_2707/O
                         net (fo=1, routed)           0.465    19.680    vga/VGA_CONTROL/VGA_RED[3]_i_2707_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.078 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748/CO[3]
                         net (fo=1, routed)           0.000    20.078    vga/VGA_CONTROL/VGA_RED_reg[3]_i_1748_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_1338/O[2]
                         net (fo=1, routed)           0.440    20.758    vga/VGA_CONTROL/wave/VGA_Red_waveform7[14]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.592 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.009    21.601    vga/VGA_CONTROL/VGA_RED_reg[3]_i_944_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.935 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_943/O[1]
                         net (fo=1, routed)           0.578    22.512    vga/VGA_CONTROL_n_613
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.303    22.815 r  vga/VGA_RED[3]_i_618/O
                         net (fo=1, routed)           0.000    22.815    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_27[1]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.365 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.365    vga/VGA_CONTROL/VGA_RED_reg[3]_i_304_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.479 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           1.087    24.566    vga/VGA_CONTROL/wave/VGA_Red_waveform5
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.690 f  vga/VGA_CONTROL/VGA_RED[3]_i_69/O
                         net (fo=1, routed)           0.263    24.953    vga/VGA_CONTROL/VGA_RED[3]_i_69_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.077 f  vga/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.151    25.228    vga/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    25.352 f  vga/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=9, routed)           0.548    25.901    mode_s/h_cntr_reg_reg[11]_rep_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  mode_s/VGA_BLUE[1]_i_4/O
                         net (fo=1, routed)           0.416    26.440    dbg/nyan/waveform_reg[5]_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.564 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    26.564    vga/VGA_BLUE_CHAN[1]
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    14.261    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -26.564    
  -------------------------------------------------------------------
                         slack                                -12.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.561     1.444    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=137, routed)         0.139     1.747    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.829     1.956    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.134     1.578    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.175%)  route 0.140ns (33.825%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=155, routed)         0.140     1.749    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.830     1.957    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.583     1.466    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.227     1.834    vga/v_sync_reg
    SLICE_X5Y28          FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.852     1.979    vga/CLK_VGA
    SLICE_X5Y28          FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.070     1.550    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.096%)  route 0.139ns (30.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.561     1.444    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=137, routed)         0.139     1.747    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.829     1.956    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.134     1.578    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.310ns (68.881%)  route 0.140ns (31.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=155, routed)         0.140     1.749    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.895 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.830     1.957    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.274ns (59.070%)  route 0.190ns (40.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=147, routed)         0.190     1.797    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.907    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.828     1.955    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.279ns (58.883%)  route 0.195ns (41.117%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.561     1.444    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=132, routed)         0.195     1.803    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.829     1.956    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.134     1.578    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.279ns (57.673%)  route 0.205ns (42.327%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=138, routed)         0.205     1.814    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[8]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.830     1.957    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.275ns (56.499%)  route 0.212ns (43.501%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=151, routed)         0.212     1.821    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[9]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.932 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.932    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.830     1.957    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    vga/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.279ns (56.592%)  route 0.214ns (43.408%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.214     1.821    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X14Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.866    vga/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.936    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.828     1.955    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y32     vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y32     vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y32     vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y32     vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y25     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X63Y89     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__17/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y25     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y25     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X63Y89     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y27      vga/VGA_CONTROL/v_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y41     vga/VGA_GREEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y44     vga/VGA_GREEN_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y44     vga/VGA_GREEN_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y41     vga/VGA_GREEN_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y33     vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y34     vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y27      vga/VGA_CONTROL/v_sync_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y38     vga/VGA_GREEN_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -6.536ns,  Total Violation    -2294.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.536ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.099ns  (logic 0.580ns (9.510%)  route 5.519ns (90.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 134.697 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.546   134.697    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   135.153 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q
                         net (fo=126, routed)         0.486   135.639    vga/VGA_CONTROL/Condition_For_Arc03__2
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   135.763 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_4/O
                         net (fo=53, routed)          5.033   140.796    dbg/normal4/c/U1/ADDR[0]
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/normal4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.475   134.816    dbg/normal4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/normal4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.170   134.826    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.260    dbg/normal4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.260    
                         arrival time                        -140.796    
  -------------------------------------------------------------------
                         slack                                 -6.536    

Slack (VIOLATED) :        -6.309ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.876ns  (logic 0.642ns (10.927%)  route 5.234ns (89.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.476   140.586    dbg/freqc2/c/U1/ADDR[3]
    RAMB18_X1Y2          RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   134.834    dbg/freqc2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.278    dbg/freqc2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -140.586    
  -------------------------------------------------------------------
                         slack                                 -6.309    

Slack (VIOLATED) :        -6.309ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.876ns  (logic 0.642ns (10.927%)  route 5.234ns (89.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.476   140.586    dbg/normalc2/c/U1/ADDR[3]
    RAMB18_X1Y3          RAMB18E1                                     r  dbg/normalc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   134.834    dbg/normalc2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  dbg/normalc2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.278    dbg/normalc2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -140.586    
  -------------------------------------------------------------------
                         slack                                 -6.309    

Slack (VIOLATED) :        -6.105ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.682ns  (logic 0.580ns (10.208%)  route 5.102ns (89.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 134.697 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.546   134.697    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   135.153 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q
                         net (fo=126, routed)         0.486   135.639    vga/VGA_CONTROL/Condition_For_Arc03__2
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   135.763 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_4/O
                         net (fo=53, routed)          4.616   140.379    dbg/fill4/c/U1/ADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.489   134.830    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.274    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.379    
  -------------------------------------------------------------------
                         slack                                 -6.105    

Slack (VIOLATED) :        -6.105ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.682ns  (logic 0.580ns (10.208%)  route 5.102ns (89.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 134.697 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.546   134.697    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   135.153 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q
                         net (fo=126, routed)         0.486   135.639    vga/VGA_CONTROL/Condition_For_Arc03__2
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   135.763 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_4/O
                         net (fo=53, routed)          4.616   140.379    dbg/freq4/c/U1/ADDR[0]
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.489   134.830    dbg/freq4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.274    dbg/freq4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.379    
  -------------------------------------------------------------------
                         slack                                 -6.105    

Slack (VIOLATED) :        -6.033ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.591ns  (logic 0.642ns (11.484%)  route 4.949ns (88.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 134.825 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.191   140.301    dbg/slow1/c/U1/ADDR[3]
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.484   134.825    dbg/slow1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.005    
                         clock uncertainty           -0.170   134.835    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.269    dbg/slow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.269    
                         arrival time                        -140.301    
  -------------------------------------------------------------------
                         slack                                 -6.033    

Slack (VIOLATED) :        -6.033ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/vol1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.591ns  (logic 0.642ns (11.484%)  route 4.949ns (88.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 134.825 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.191   140.301    dbg/vol1/c/U1/ADDR[3]
    RAMB18_X2Y11         RAMB18E1                                     r  dbg/vol1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.484   134.825    dbg/vol1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y11         RAMB18E1                                     r  dbg/vol1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.005    
                         clock uncertainty           -0.170   134.835    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.269    dbg/vol1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.269    
                         arrival time                        -140.301    
  -------------------------------------------------------------------
                         slack                                 -6.033    

Slack (VIOLATED) :        -6.006ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.573ns  (logic 0.580ns (10.408%)  route 4.993ns (89.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 134.697 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.546   134.697    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   135.153 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q
                         net (fo=126, routed)         0.486   135.639    vga/VGA_CONTROL/Condition_For_Arc03__2
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   135.763 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_4/O
                         net (fo=53, routed)          4.506   140.269    dbg/normal2/c/U1/ADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.478   134.819    dbg/normal2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.263    dbg/normal2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.263    
                         arrival time                        -140.269    
  -------------------------------------------------------------------
                         slack                                 -6.006    

Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.538ns  (logic 0.642ns (11.594%)  route 4.896ns (88.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.138   140.248    dbg/fill4/c/U1/ADDR[3]
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.489   134.830    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.274    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.248    
  -------------------------------------------------------------------
                         slack                                 -5.975    

Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.538ns  (logic 0.642ns (11.594%)  route 4.896ns (88.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 134.711 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.560   134.711    vga/VGA_CONTROL/clk_out1
    SLICE_X14Y32         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518   135.229 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=150, routed)         0.758   135.987    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.124   136.111 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_4/O
                         net (fo=60, routed)          4.138   140.248    dbg/freq4/c/U1/ADDR[3]
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.489   134.830    dbg/freq4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/freq4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.274    dbg/freq4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.248    
  -------------------------------------------------------------------
                         slack                                 -5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.759%)  route 0.557ns (77.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.566     1.449    vga/VGA_CONTROL/clk_out1
    SLICE_X12Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_6/Q
                         net (fo=15, routed)          0.557     2.170    dbg/bhar1/c/U1/Condition_For_Arc03__2_0_repN_6_alias
    RAMB18_X0Y28         RAMB18E1                                     r  dbg/bhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.861     1.989    dbg/bhar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  dbg/bhar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.170     1.914    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.097    dbg/bhar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.857%)  route 0.607ns (81.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.557     1.440    vga/VGA_CONTROL/clk_out1
    SLICE_X48Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_8/Q
                         net (fo=2, routed)           0.607     2.188    dbg/fill4/c/U1/VGA_GREEN_reg[3]_3_repN_8_alias
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.873     2.001    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.170     1.926    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.109    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.873%)  route 0.586ns (78.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.556     1.439    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y22          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_7/Q
                         net (fo=6, routed)           0.586     2.189    dbg/ghar2/c/U1/VGA_GREEN_reg[3]_4[0]_repN_7_alias
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ghar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.873     2.001    dbg/ghar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ghar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.170     1.926    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.109    dbg/ghar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.638%)  route 0.616ns (81.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X57Y22         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_8/Q
                         net (fo=5, routed)           0.616     2.198    dbg/meow1/c/U1/VGA_GREEN_reg[3]_4[0]_repN_8_alias
    RAMB18_X2Y2          RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.878     2.006    dbg/meow1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/meow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.855%)  route 0.607ns (81.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.566     1.449    vga/VGA_CONTROL/clk_out1
    SLICE_X57Y54         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/Q
                         net (fo=2, routed)           0.607     2.197    dbg/ahar6/c/U1/VGA_GREEN_reg[3]_4[0]_repN_5_alias
    RAMB18_X2Y22         RAMB18E1                                     r  dbg/ahar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.876     2.004    dbg/ahar6/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  dbg/ahar6/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.112    dbg/ahar6/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.551%)  route 0.580ns (80.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.585     1.468    vga/VGA_CONTROL/clk_out1
    SLICE_X58Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__25_replica_7/Q
                         net (fo=2, routed)           0.580     2.189    dbg/slow1/c/U1/Condition_For_Arc03__2_0_repN_7_alias
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.867     1.995    dbg/slow1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.751    
                         clock uncertainty            0.170     1.920    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.103    dbg/slow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.566%)  route 0.596ns (78.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X38Y37         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=17, routed)          0.596     2.204    dbg/bar1/c/U1/ADDR[2]
    RAMB18_X0Y14         RAMB18E1                                     r  dbg/bar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.876     2.004    dbg/bar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  dbg/bar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.112    dbg/bar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/block1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.566%)  route 0.596ns (78.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X38Y37         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=17, routed)          0.596     2.204    dbg/block1/c/U1/ADDR[2]
    RAMB18_X0Y15         RAMB18E1                                     r  dbg/block1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.876     2.004    dbg/block1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  dbg/block1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.112    dbg/block1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.164ns (21.596%)  route 0.595ns (78.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X12Y60         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/Q
                         net (fo=13, routed)          0.595     2.205    dbg/ahar10/c/U1/VGA_GREEN_reg[3]_4[0]_repN_4_alias
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.875     2.003    dbg/ahar10/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.111    dbg/ahar10/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.164ns (21.596%)  route 0.595ns (78.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X12Y60         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_4/Q
                         net (fo=13, routed)          0.595     2.205    dbg/waveform5/c/U1/VGA_GREEN_reg[3]_4[0]_repN_4_alias
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/waveform5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.875     2.003    dbg/waveform5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/waveform5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.111    dbg/waveform5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -9.603ns,  Total Violation     -111.228ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.603ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.675ns  (logic 3.322ns (34.334%)  route 6.353ns (65.666%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 125.154 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 r  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 r  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 f  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 r  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 r  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.840   133.588    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.124   133.712 r  dbg/nyan/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.961   134.674    vga/VGA_CONTROL/waveMode_reg[0]_4
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124   134.798 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   134.798    vga/VGA_GREEN_CHAN[3]
    SLICE_X32Y38         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.442   125.154    vga/CLK_VGA
    SLICE_X32Y38         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.334    
                         clock uncertainty           -0.170   125.164    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031   125.195    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.195    
                         arrival time                        -134.798    
  -------------------------------------------------------------------
                         slack                                 -9.603    

Slack (VIOLATED) :        -9.544ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.617ns  (logic 3.322ns (34.544%)  route 6.295ns (65.456%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 r  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 r  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 f  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 r  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 r  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.781   133.530    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X32Y43         LUT3 (Prop_lut3_I1_O)        0.124   133.654 r  dbg/nyan/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.961   134.615    dbg/nyan/VGA_BLUE_reg[3]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124   134.739 r  dbg/nyan/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   134.739    vga/VGA_BLUE_CHAN[3]
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029   125.195    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.195    
                         arrival time                        -134.739    
  -------------------------------------------------------------------
                         slack                                 -9.544    

Slack (VIOLATED) :        -9.502ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.576ns  (logic 3.322ns (34.691%)  route 6.254ns (65.309%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 f  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 f  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 f  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 r  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 f  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 f  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.721   133.470    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X32Y40         LUT4 (Prop_lut4_I2_O)        0.124   133.594 r  dbg/nyan/VGA_GREEN[0]_i_2/O
                         net (fo=2, routed)           0.981   134.574    vga/VGA_CONTROL/waveMode_reg[0]_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124   134.698 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   134.698    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031   125.197    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.197    
                         arrival time                        -134.698    
  -------------------------------------------------------------------
                         slack                                 -9.502    

Slack (VIOLATED) :        -9.427ns  (required time - arrival time)
  Source:                 dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.490ns  (logic 3.322ns (35.005%)  route 6.168ns (64.995%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 125.155 - 120.370 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 125.134 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.613   125.134    dbg/ahar11/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.588 r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.616   129.204    vga/VGA_CONTROL/v_cntr_reg_reg[1]_1[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I4_O)        0.124   129.328 r  vga/VGA_CONTROL/VGA_RED[2]_i_122/O
                         net (fo=2, routed)           0.644   129.972    vga/VGA_CONTROL/VGA_RED[2]_i_122_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.096 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_59/O
                         net (fo=1, routed)           0.808   130.904    vga/VGA_CONTROL/VGA_GREEN[2]_i_59_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124   131.028 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_39/O
                         net (fo=1, routed)           0.866   131.894    vga/VGA_CONTROL/VGA_GREEN[2]_i_39_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124   132.018 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_19/O
                         net (fo=1, routed)           0.451   132.469    mc/mc/Condition_For_Title
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.124   132.593 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.867   133.460    dbg/nyan/left_reg_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124   133.584 r  dbg/nyan/VGA_GREEN[1]_i_4/O
                         net (fo=2, routed)           0.916   134.500    dbg/nyan/VGA_GREEN[1]_i_4_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124   134.624 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   134.624    vga/VGA_BLUE_CHAN[0]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443   125.155    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.335    
                         clock uncertainty           -0.170   125.165    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.032   125.197    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.197    
                         arrival time                        -134.624    
  -------------------------------------------------------------------
                         slack                                 -9.427    

Slack (VIOLATED) :        -9.329ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.402ns  (logic 3.322ns (35.331%)  route 6.080ns (64.669%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 125.155 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 r  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 r  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 f  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 r  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 r  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.537   133.286    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.124   133.410 r  dbg/nyan/VGA_RED[2]_i_5/O
                         net (fo=3, routed)           0.991   134.401    dbg/nyan/VGA_BLUE_reg[2]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124   134.525 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   134.525    vga/VGA_BLUE_CHAN[2]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443   125.155    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.335    
                         clock uncertainty           -0.170   125.165    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.031   125.196    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.196    
                         arrival time                        -134.525    
  -------------------------------------------------------------------
                         slack                                 -9.329    

Slack (VIOLATED) :        -9.248ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.324ns  (logic 3.322ns (35.629%)  route 6.002ns (64.371%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 f  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 f  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 f  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 r  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 f  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 f  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.686   133.435    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124   133.559 f  dbg/nyan/VGA_RED[0]_i_3/O
                         net (fo=3, routed)           0.763   134.322    dbg/nyan/VGA_RED[0]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124   134.446 r  dbg/nyan/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   134.446    vga/background_reg[2][0]
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.031   125.198    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -134.446    
  -------------------------------------------------------------------
                         slack                                 -9.248    

Slack (VIOLATED) :        -9.243ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.317ns  (logic 3.322ns (35.653%)  route 5.995ns (64.346%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 r  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 r  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 f  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 r  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 r  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.872   133.620    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124   133.744 r  dbg/nyan/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.571   134.316    dbg/nyan/VGA_Red_grid[3]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124   134.440 r  dbg/nyan/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000   134.440    vga/background_reg[2][2]
    SLICE_X37Y42         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X37Y42         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.031   125.197    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        125.197    
                         arrival time                        -134.440    
  -------------------------------------------------------------------
                         slack                                 -9.243    

Slack (VIOLATED) :        -9.151ns  (required time - arrival time)
  Source:                 dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.226ns  (logic 3.322ns (36.005%)  route 5.904ns (63.995%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 125.122 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.601   125.122    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.576 r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.654   129.230    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.124   129.354 r  vga/VGA_CONTROL/VGA_RED[2]_i_118/O
                         net (fo=1, routed)           0.576   129.931    vga/VGA_CONTROL/VGA_RED[2]_i_118_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124   130.055 r  vga/VGA_CONTROL/VGA_RED[2]_i_85/O
                         net (fo=2, routed)           0.817   130.872    vga/VGA_CONTROL/VGA_RED[2]_i_85_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.996 f  vga/VGA_CONTROL/VGA_RED[2]_i_48/O
                         net (fo=1, routed)           0.879   131.875    vga/VGA_CONTROL/VGA_RED[2]_i_48_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124   131.999 r  vga/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=3, routed)           0.626   132.625    dbg/nyan/v_cntr_reg_reg[6]_5
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124   132.749 r  dbg/nyan/VGA_RED[2]_i_4/O
                         net (fo=10, routed)          0.857   133.606    dbg/nyan/VGA_RED_reg[1]_2
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124   133.730 f  dbg/nyan/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.495   134.225    vga/VGA_CONTROL/waveMode_reg[0]_3
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124   134.349 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   134.349    vga/VGA_GREEN_CHAN[2]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.032   125.198    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -134.349    
  -------------------------------------------------------------------
                         slack                                 -9.151    

Slack (VIOLATED) :        -9.135ns  (required time - arrival time)
  Source:                 dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.196ns  (logic 3.322ns (36.124%)  route 5.874ns (63.876%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 125.134 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.613   125.134    dbg/ahar11/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.588 r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.616   129.204    vga/VGA_CONTROL/v_cntr_reg_reg[1]_1[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I4_O)        0.124   129.328 r  vga/VGA_CONTROL/VGA_RED[2]_i_122/O
                         net (fo=2, routed)           0.644   129.972    vga/VGA_CONTROL/VGA_RED[2]_i_122_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124   130.096 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_59/O
                         net (fo=1, routed)           0.808   130.904    vga/VGA_CONTROL/VGA_GREEN[2]_i_59_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124   131.028 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_39/O
                         net (fo=1, routed)           0.866   131.894    vga/VGA_CONTROL/VGA_GREEN[2]_i_39_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124   132.018 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_19/O
                         net (fo=1, routed)           0.451   132.469    mc/mc/Condition_For_Title
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.124   132.593 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.523   133.116    mc/mc/VGA_GREEN_reg[2]_1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124   133.240 r  mc/mc/VGA_GREEN[0]_i_3/O
                         net (fo=2, routed)           0.966   134.206    dbg/nyan/left_reg
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124   134.330 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   134.330    vga/VGA_BLUE_CHAN[1]
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029   125.195    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.195    
                         arrival time                        -134.330    
  -------------------------------------------------------------------
                         slack                                 -9.135    

Slack (VIOLATED) :        -9.112ns  (required time - arrival time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.217ns  (logic 2.493ns (27.049%)  route 6.724ns (72.951%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 125.155 - 120.370 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 125.089 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568   125.089    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456   125.545 r  dbg/nc/nyan_reg/Q
                         net (fo=18, routed)          0.478   126.023    vga/VGA_CONTROL/p_0_in[0]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124   126.147 r  vga/VGA_CONTROL/VGA_RED[2]_i_79/O
                         net (fo=1, routed)           0.000   126.147    vga/VGA_CONTROL/VGA_RED[2]_i_79_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.697 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.697    vga/VGA_CONTROL/VGA_RED_reg[2]_i_39_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   127.010 r  vga/VGA_CONTROL/VGA_BLUE_reg[0]_i_13/O[3]
                         net (fo=3, routed)           0.971   127.981    vga/dbg/nyan/thisY1_out[7]
    SLICE_X48Y43         LUT5 (Prop_lut5_I2_O)        0.306   128.287 f  vga/VGA_BLUE[0]_i_9/O
                         net (fo=21, routed)          0.709   128.995    vga/VGA_BLUE[0]_i_9_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.124   129.119 f  vga/VGA_RED[2]_i_40/O
                         net (fo=2, routed)           0.986   130.105    vga/VGA_RED[2]_i_40_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124   130.229 f  vga/VGA_RED[1]_i_20/O
                         net (fo=1, routed)           0.716   130.945    vga/VGA_RED[1]_i_20_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I0_O)        0.124   131.069 f  vga/VGA_RED[1]_i_8/O
                         net (fo=2, routed)           1.025   132.095    mc/mc/nyan_reg
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124   132.219 r  mc/mc/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.765   132.984    dbg/nyan/v_cntr_reg_reg[5]
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.124   133.108 f  dbg/nyan/VGA_RED[3]_i_5/O
                         net (fo=10, routed)          1.074   134.182    dbg/nyan/VGA_RED_reg[1]_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124   134.306 r  dbg/nyan/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   134.306    vga/background_reg[2][1]
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.443   125.155    vga/CLK_VGA
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.335    
                         clock uncertainty           -0.170   125.165    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.029   125.194    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.194    
                         arrival time                        -134.306    
  -------------------------------------------------------------------
                         slack                                 -9.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.299ns (24.174%)  route 0.938ns (75.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.218     2.385    mc/mc/VGA_GREEN_reg[2]_1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.430 r  mc/mc/VGA_GREEN[0]_i_3/O
                         net (fo=2, routed)           0.210     2.640    vga/VGA_CONTROL/left_reg
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.685 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.685    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.299ns (23.105%)  route 0.995ns (76.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.168     2.336    mc/mc/VGA_GREEN_reg[2]_1
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.381 f  mc/mc/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.317     2.697    dbg/nyan/left_reg_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.742 r  dbg/nyan/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.742    vga/VGA_BLUE_CHAN[2]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.299ns (22.624%)  route 1.023ns (77.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.327     2.494    dbg/nyan/left_reg_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045     2.539 r  dbg/nyan/VGA_GREEN[1]_i_4/O
                         net (fo=2, routed)           0.186     2.725    dbg/nyan/VGA_GREEN[1]_i_4_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.770 r  dbg/nyan/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.770    vga/background_reg[5][0]
    SLICE_X36Y44         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X36Y44         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.091     1.976    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.299ns (22.603%)  route 1.024ns (77.397%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.168     2.336    mc/mc/VGA_GREEN_reg[2]_1
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.381 f  mc/mc/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.345     2.726    vga/VGA_CONTROL/left_reg_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.771 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.771    vga/VGA_GREEN_CHAN[2]
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X37Y41         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.299ns (21.587%)  route 1.086ns (78.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.218     2.385    mc/mc/VGA_GREEN_reg[2]_1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.430 r  mc/mc/VGA_GREEN[0]_i_3/O
                         net (fo=2, routed)           0.358     2.788    dbg/nyan/left_reg
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.833 r  dbg/nyan/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.833    vga/VGA_BLUE_CHAN[1]
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X36Y41         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.975    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.299ns (20.412%)  route 1.166ns (79.588%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  mc/mc/left_reg/Q
                         net (fo=10, routed)          0.510     2.122    mc/mc/left
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.167 r  mc/mc/VGA_GREEN[2]_i_8/O
                         net (fo=3, routed)           0.327     2.494    dbg/nyan/left_reg_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045     2.539 r  dbg/nyan/VGA_GREEN[1]_i_4/O
                         net (fo=2, routed)           0.329     2.868    dbg/nyan/VGA_GREEN[1]_i_4_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.913 r  dbg/nyan/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    vga/VGA_BLUE_CHAN[0]
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X39Y40         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.633ns (36.567%)  route 1.098ns (63.433%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.447    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbg/nc/nyan_reg/Q
                         net (fo=18, routed)          0.379     1.968    dbg/nyan/DI[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.129 r  dbg/nyan/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.129    dbg/nyan/p_1_out_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.168 r  dbg/nyan/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    dbg/nyan/p_1_out_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.244 r  dbg/nyan/p_1_out_carry__1/CO[0]
                         net (fo=2, routed)           0.323     2.567    dbg/nyan/p_1_out_carry__1_n_3
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.126     2.693 f  dbg/nyan/VGA_RED[1]_i_2/O
                         net (fo=9, routed)           0.205     2.898    dbg/nyan/VGA_RED[1]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.943 r  dbg/nyan/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.190     3.133    dbg/nyan/VGA_Red_grid[3]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.045     3.178 r  dbg/nyan/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     3.178    vga/background_reg[2][2]
    SLICE_X37Y42         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X37Y42         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.588ns (33.292%)  route 1.178ns (66.708%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.447    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbg/nc/nyan_reg/Q
                         net (fo=18, routed)          0.379     1.968    dbg/nyan/DI[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.129 r  dbg/nyan/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.129    dbg/nyan/p_1_out_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.168 r  dbg/nyan/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    dbg/nyan/p_1_out_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.244 r  dbg/nyan/p_1_out_carry__1/CO[0]
                         net (fo=2, routed)           0.323     2.567    dbg/nyan/p_1_out_carry__1_n_3
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.126     2.693 f  dbg/nyan/VGA_RED[1]_i_2/O
                         net (fo=9, routed)           0.476     3.168    dbg/nyan/VGA_RED[1]_i_2_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045     3.213 r  dbg/nyan/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     3.213    vga/background_reg[2][1]
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X33Y40         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.091     1.975    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.633ns (34.588%)  route 1.197ns (65.412%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.447    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbg/nc/nyan_reg/Q
                         net (fo=18, routed)          0.379     1.968    dbg/nyan/DI[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.129 r  dbg/nyan/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.129    dbg/nyan/p_1_out_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.168 r  dbg/nyan/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    dbg/nyan/p_1_out_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.244 f  dbg/nyan/p_1_out_carry__1/CO[0]
                         net (fo=2, routed)           0.323     2.567    dbg/nyan/p_1_out_carry__1_n_3
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.126     2.693 r  dbg/nyan/VGA_RED[1]_i_2/O
                         net (fo=9, routed)           0.311     3.004    dbg/nyan/VGA_RED[1]_i_2_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.045     3.049 r  dbg/nyan/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.183     3.232    dbg/nyan/VGA_BLUE_reg[3]_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.045     3.277 r  dbg/nyan/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     3.277    vga/VGA_BLUE_CHAN[3]
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X36Y42         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     1.975    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.498ns (26.630%)  route 1.372ns (73.370%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.447    dbg/nc/CLOCK_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dbg/nc/nyan_reg/Q
                         net (fo=18, routed)          0.209     1.797    vga/VGA_CONTROL/p_0_in[0]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  vga/VGA_CONTROL/VGA_RED[2]_i_80/O
                         net (fo=1, routed)           0.000     1.842    vga/VGA_CONTROL/VGA_RED[2]_i_80_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_39/O[0]
                         net (fo=31, routed)          0.378     2.290    vga/dbg/nyan/thisY1_out[0]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.107     2.397 r  vga/VGA_RED[2]_i_22/O
                         net (fo=1, routed)           0.146     2.543    dbg/nyan/nyan_reg_11
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.588 r  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=2, routed)           0.293     2.881    vga/VGA_CONTROL/nyan_reg
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.926 r  vga/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.346     3.272    vga/VGA_CONTROL/VGA_RED[2]_i_3_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.045     3.317 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     3.317    vga/VGA_RED_CHAN[2]
    SLICE_X37Y44         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  1.340    





