File: neorv32_sys.vhd
Original file: /Users/bachleviet/workspace/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_sys.vhd

Entity: neorv32_sys_reset
Ports (8):
  - clk_i : in std_ulogic
  - rstn_ext_i : in std_ulogic
  - rstn_wdt_i : in std_ulogic
  - rstn_dbg_i : in std_ulogic
  - rstn_ext_o : out std_ulogic
  - rstn_sys_o : out std_ulogic
  - xrstn_wdt_o : out std_ulogic
  - xrstn_ocd_o : out std_ulogic

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_sys_reset is
    port (
        clk_i : in std_ulogic;
        rstn_ext_i : in std_ulogic;
        rstn_wdt_i : in std_ulogic;
        rstn_dbg_i : in std_ulogic;
        rstn_ext_o : out std_ulogic;
        rstn_sys_o : out std_ulogic;
        xrstn_wdt_o : out std_ulogic;
        xrstn_ocd_o : out std_ulogic
    );
end entity neorv32_sys_reset;
Validation: âœ… PASS
