{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765201824340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765201824341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 21:50:24 2025 " "Processing started: Mon Dec 08 21:50:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765201824341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765201824341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765201824341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765201824734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765201824734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_4bit_tb-test " "Found design unit 1: RipSub_4bit_tb-test" {  } { { "RipSub_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833787 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_4bit_tb " "Found entity 1: RipSub_4bit_tb" {  } { { "RipSub_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_tb-test " "Found design unit 1: Prime_Finder_tb-test" {  } { { "Prime_Finder_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_tb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_tb " "Found entity 1: Prime_Finder_tb" {  } { { "Prime_Finder_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_tb.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit_tb-test " "Found design unit 1: Multiplier_4bit_tb-test" {  } { { "Multiplier_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Multiplier_4bit_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit_tb " "Found entity 1: Multiplier_4bit_tb" {  } { { "Multiplier_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Multiplier_4bit_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_4bit_tb-test " "Found design unit 1: LongDivision_4bit_tb-test" {  } { { "LongDivision_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833803 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_4bit_tb " "Found entity 1: LongDivision_4bit_tb" {  } { { "LongDivision_4bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_tb-test " "Found design unit 1: Full_adder_tb-test" {  } { { "Full_adder_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Full_adder_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833809 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_tb " "Found entity 1: Full_adder_tb" {  } { { "Full_adder_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Full_adder_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_tb-test " "Found design unit 1: And_2bit_tb-test" {  } { { "And_2bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/And_2bit_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833814 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_tb " "Found entity 1: And_2bit_tb" {  } { { "And_2bit_tb.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/And_2bit_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_Group55-rtl " "Found design unit 1: And_2bit_Group55-rtl" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/And_2bit_Group55.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833819 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_Group55 " "Found entity 1: And_2bit_Group55" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/And_2bit_Group55.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_Group55-rtl " "Found design unit 1: Full_adder_Group55-rtl" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Full_adder_Group55.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_Group55 " "Found entity 1: Full_adder_Group55" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Full_adder_Group55.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit_Group55-structural " "Found design unit 1: Multiplier_4bit_Group55-structural" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Multiplier_4bit_Group55.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit_Group55 " "Found entity 1: Multiplier_4bit_Group55" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Multiplier_4bit_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_4bit_Group55-dataflow " "Found design unit 1: RipSub_4bit_Group55-dataflow" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_Group55.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833839 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_4bit_Group55 " "Found entity 1: RipSub_4bit_Group55" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_Group55.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_4bit_Group55-rtl " "Found design unit 1: LongDivision_4bit_Group55-rtl" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_Group55.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833845 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_4bit_Group55 " "Found entity 1: LongDivision_4bit_Group55" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_Group55.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Group55-rtl " "Found design unit 1: Prime_Finder_Group55-rtl" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Group55.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Group55 " "Found entity 1: Prime_Finder_Group55" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_top_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_top_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Top_Group55-rtl " "Found design unit 1: Prime_Finder_Top_Group55-rtl" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Top_Group55.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833852 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Top_Group55 " "Found entity 1: Prime_Finder_Top_Group55" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Top_Group55.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765201833852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765201833852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prime_Finder_Group55 " "Elaborating entity \"Prime_Finder_Group55\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1765201833900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LongDivision_4bit_Group55 LongDivision_4bit_Group55:DIVIDER " "Elaborating entity \"LongDivision_4bit_Group55\" for hierarchy \"LongDivision_4bit_Group55:DIVIDER\"" {  } { { "Prime_Finder_Group55.vhd" "DIVIDER" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Group55.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765201833903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RipSub_4bit_Group55 LongDivision_4bit_Group55:DIVIDER\|RipSub_4bit_Group55:SUBTRACTOR " "Elaborating entity \"RipSub_4bit_Group55\" for hierarchy \"LongDivision_4bit_Group55:DIVIDER\|RipSub_4bit_Group55:SUBTRACTOR\"" {  } { { "LongDivision_4bit_Group55.vhd" "SUBTRACTOR" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_Group55.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765201833905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765201834074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 21:50:34 2025 " "Processing ended: Mon Dec 08 21:50:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765201834074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765201834074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765201834074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765201834074 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765201834747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765201836012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765201836024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 21:50:35 2025 " "Processing started: Mon Dec 08 21:50:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765201836024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1765201836024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Prime_Finder Prime_Finder " "Command: quartus_sh -t d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Prime_Finder Prime_Finder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1765201836024 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Prime_Finder Prime_Finder " "Quartus(args): --rtl_sim Prime_Finder Prime_Finder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1765201836024 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1765201836359 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1765201836501 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1765201836503 ""}
{ "Warning" "0" "" "Warning: File Prime_Finder_run_msim_rtl_vhdl.do already exists - backing up current file as Prime_Finder_run_msim_rtl_vhdl.do.bak7" {  } {  } 0 0 "Warning: File Prime_Finder_run_msim_rtl_vhdl.do already exists - backing up current file as Prime_Finder_run_msim_rtl_vhdl.do.bak7" 0 0 "Shell" 0 0 1765201836576 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/intelFPGA_lite/18.1/project/Prime_Finder/simulation/modelsim/Prime_Finder_run_msim_rtl_vhdl.do" {  } { { "D:/intelFPGA_lite/18.1/project/Prime_Finder/simulation/modelsim/Prime_Finder_run_msim_rtl_vhdl.do" "0" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/simulation/modelsim/Prime_Finder_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/intelFPGA_lite/18.1/project/Prime_Finder/simulation/modelsim/Prime_Finder_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1765201836602 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1765201836603 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1765201836608 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1765201836608 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_nativelink_simulation.rpt" {  } { { "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_nativelink_simulation.rpt" "0" { Text "D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1765201836608 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1765201836609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765201836610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 21:50:36 2025 " "Processing ended: Mon Dec 08 21:50:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765201836610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765201836610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765201836610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1765201836610 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1765201917847 ""}
