Analysis & Synthesis report for vga_with_hw_test_image
Mon Nov 29 16:20:40 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:inst1
 15. Parameter Settings for User Entity Instance: hw_image_generator:inst
 16. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod1
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data"
 27. Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data"
 28. Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 29 16:20:40 2021       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; vga_with_hw_test_image                      ;
; Top-level Entity Name              ; vga_with_hw_test_image                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,381                                       ;
;     Total combinational functions  ; 1,358                                       ;
;     Dedicated logic registers      ; 90                                          ;
; Total registers                    ; 90                                          ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP4CE115F29C7          ;                        ;
; Top-level entity name                                                      ; vga_with_hw_test_image ; vga_with_hw_test_image ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX          ;
; Use smart compilation                                                      ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; OpenCore Plus hardware evaluation                                          ; Enable                 ; Enable                 ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto DSP Block Replacement                                                 ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                     ; On                     ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ButtonControl.vhd                ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd          ;         ;
; TimeSignalGenerator.vhd          ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeSignalGenerator.vhd    ;         ;
; TimeCounter.vhd                  ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeCounter.vhd            ;         ;
; NumToDigit.vhd                   ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd             ;         ;
; led_segment.vhd                  ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/led_segment.vhd            ;         ;
; vga_with_hw_test_image.bdf       ; yes             ; User Block Diagram/Schematic File  ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_with_hw_test_image.bdf ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_controller.vhd         ;         ;
; hw_image_generator.vhd           ; yes             ; User VHDL File                     ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd     ;         ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File         ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/aglobal161.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/altpll0_altpll.v        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_o9m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/lpm_divide_o9m.tdf      ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/sign_div_unsign_dkh.tdf ;         ;
; db/alt_u_div_e4f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/alt_u_div_e4f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/lpm_divide_ihm.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/alt_u_div_84f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 1,381                        ;
;                                             ;                              ;
; Total combinational functions               ; 1358                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 866                          ;
;     -- 3 input functions                    ; 232                          ;
;     -- <=2 input functions                  ; 260                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1210                         ;
;     -- arithmetic mode                      ; 148                          ;
;                                             ;                              ;
; Total registers                             ; 90                           ;
;     -- Dedicated logic registers            ; 90                           ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 33                           ;
;                                             ;                              ;
; Embedded Multiplier 9-bit elements          ; 0                            ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; vga_controller:inst1|row[31] ;
; Maximum fan-out                             ; 129                          ;
; Total fan-out                               ; 4934                         ;
; Average fan-out                             ; 3.26                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                          ; Entity Name            ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |vga_with_hw_test_image                         ; 1358 (0)            ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 33   ; 0            ; |vga_with_hw_test_image                                                                                                                                                                      ; vga_with_hw_test_image ; work         ;
;    |ButtonControl:inst6|                        ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|ButtonControl:inst6                                                                                                                                                  ; ButtonControl          ; work         ;
;       |flipflop:flipflop_mapping|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|ButtonControl:inst6|flipflop:flipflop_mapping                                                                                                                        ; flipflop               ; work         ;
;    |TimeSignalGenerator:inst8|                  ; 384 (0)             ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8                                                                                                                                            ; TimeSignalGenerator    ; work         ;
;       |TimerCounter:get_time|                   ; 329 (77)            ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time                                                                                                                      ; TimerCounter           ; work         ;
;          |NumToDigit:min_data|                  ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data                                                                                                  ; NumToDigit             ; work         ;
;             |lpm_divide:Div0|                   ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0                                                                                  ; lpm_divide             ; work         ;
;                |lpm_divide_ihm:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                    ; lpm_divide_ihm         ; work         ;
;                   |sign_div_unsign_akh:divider| ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh    ; work         ;
;                      |alt_u_div_84f:divider|    ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider  ; alt_u_div_84f          ; work         ;
;             |lpm_divide:Mod0|                   ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0                                                                                  ; lpm_divide             ; work         ;
;                |lpm_divide_o9m:auto_generated|  ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated                                                    ; lpm_divide_o9m         ; work         ;
;                   |sign_div_unsign_dkh:divider| ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                        ; sign_div_unsign_dkh    ; work         ;
;                      |alt_u_div_e4f:divider|    ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider  ; alt_u_div_e4f          ; work         ;
;          |NumToDigit:msec_data|                 ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data                                                                                                 ; NumToDigit             ; work         ;
;             |lpm_divide:Div0|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_ihm:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm         ; work         ;
;                   |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh    ; work         ;
;                      |alt_u_div_84f:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f          ; work         ;
;             |lpm_divide:Mod0|                   ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_o9m:auto_generated|  ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated                                                   ; lpm_divide_o9m         ; work         ;
;                   |sign_div_unsign_dkh:divider| ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh    ; work         ;
;                      |alt_u_div_e4f:divider|    ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider ; alt_u_div_e4f          ; work         ;
;             |lpm_divide:Mod1|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_o9m:auto_generated|  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1|lpm_divide_o9m:auto_generated                                                   ; lpm_divide_o9m         ; work         ;
;                   |sign_div_unsign_dkh:divider| ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh    ; work         ;
;                      |alt_u_div_e4f:divider|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider ; alt_u_div_e4f          ; work         ;
;          |NumToDigit:sec_data|                  ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data                                                                                                  ; NumToDigit             ; work         ;
;             |lpm_divide:Div0|                   ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0                                                                                  ; lpm_divide             ; work         ;
;                |lpm_divide_ihm:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                    ; lpm_divide_ihm         ; work         ;
;                   |sign_div_unsign_akh:divider| ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh    ; work         ;
;                      |alt_u_div_84f:divider|    ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider  ; alt_u_div_84f          ; work         ;
;             |lpm_divide:Mod0|                   ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0                                                                                  ; lpm_divide             ; work         ;
;                |lpm_divide_o9m:auto_generated|  ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated                                                    ; lpm_divide_o9m         ; work         ;
;                   |sign_div_unsign_dkh:divider| ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                        ; sign_div_unsign_dkh    ; work         ;
;                      |alt_u_div_e4f:divider|    ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider  ; alt_u_div_e4f          ; work         ;
;       |led_segment:get_segment_min_1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_min_1                                                                                                              ; led_segment            ; work         ;
;       |led_segment:get_segment_min_2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_min_2                                                                                                              ; led_segment            ; work         ;
;       |led_segment:get_segment_msec_1|          ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_msec_1                                                                                                             ; led_segment            ; work         ;
;       |led_segment:get_segment_msec_2|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_msec_2                                                                                                             ; led_segment            ; work         ;
;       |led_segment:get_segment_sec_1|           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_sec_1                                                                                                              ; led_segment            ; work         ;
;       |led_segment:get_segment_sec_2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|led_segment:get_segment_sec_2                                                                                                              ; led_segment            ; work         ;
;    |altpll0:inst2|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|altpll0:inst2                                                                                                                                                        ; altpll0                ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|altpll0:inst2|altpll:altpll_component                                                                                                                                ; altpll                 ; work         ;
;          |altpll0_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                  ; altpll0_altpll         ; work         ;
;    |hw_image_generator:inst|                    ; 906 (906)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|hw_image_generator:inst                                                                                                                                              ; hw_image_generator     ; work         ;
;    |vga_controller:inst1|                       ; 67 (67)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_with_hw_test_image|vga_controller:inst1                                                                                                                                                 ; vga_controller         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |vga_with_hw_test_image|altpll0:inst2 ; altpll0.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga_controller:inst1|column[12..30]    ; Stuck at GND due to stuck port data_in ;
; vga_controller:inst1|row[11..30]       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 39 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 90    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:inst1|row[0]            ; 25      ;
; vga_controller:inst1|row[31]           ; 129     ;
; vga_controller:inst1|column[0]         ; 38      ;
; vga_controller:inst1|column[31]        ; 100     ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|counter[0]      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|counter_msec[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|counter_min[0]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_with_hw_test_image|TimeSignalGenerator:inst8|TimerCounter:get_time|counter_sec[0]  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |vga_with_hw_test_image|vga_controller:inst1|v_count                                    ;
; 44:1               ; 4 bits    ; 116 LEs       ; 8 LEs                ; 108 LEs                ; No         ; |vga_with_hw_test_image|hw_image_generator:inst|blue[7]                                 ;
; 63:1               ; 2 bits    ; 84 LEs        ; 2 LEs                ; 82 LEs                 ; No         ; |vga_with_hw_test_image|hw_image_generator:inst|green                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 4829                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1250                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:inst1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; h_pulse        ; 208   ; Signed Integer                           ;
; h_bp           ; 336   ; Signed Integer                           ;
; h_pixels       ; 1920  ; Signed Integer                           ;
; h_fp           ; 128   ; Signed Integer                           ;
; h_pol          ; '0'   ; Enumerated                               ;
; v_pulse        ; 3     ; Signed Integer                           ;
; v_bp           ; 38    ; Signed Integer                           ;
; v_pixels       ; 1080  ; Signed Integer                           ;
; v_fp           ; 1     ; Signed Integer                           ;
; v_pol          ; '1'   ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; p_left         ; 0     ; Signed Integer                              ;
; p_right        ; 0     ; Signed Integer                              ;
; p_topdigit     ; 340   ; Signed Integer                              ;
; p_bottomdigit  ; 740   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                              ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                              ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                              ;
+------------------------+----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; num[6] ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; num[6] ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeSignalGenerator:inst8|TimerCounter:get_time"                                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 90                          ;
;     ENA               ; 34                          ;
;     ENA SCLR          ; 19                          ;
;     plain             ; 37                          ;
; cycloneiii_lcell_comb ; 1360                        ;
;     arith             ; 148                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 1212                        ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 169                         ;
;         4 data inputs ; 866                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 20.80                       ;
; Average LUT depth     ; 13.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 29 16:20:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 2 entities, in source file buttoncontrol.vhd
    Info (12022): Found design unit 1: flipflop-Behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd Line: 12
    Info (12022): Found design unit 2: ButtonControl-Behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd Line: 33
    Info (12023): Found entity 1: flipflop File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd Line: 6
    Info (12023): Found entity 2: ButtonControl File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file timesignalgenerator.vhd
    Info (12022): Found design unit 1: TimeSignalGenerator-Behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeSignalGenerator.vhd Line: 13
    Info (12023): Found entity 1: TimeSignalGenerator File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeSignalGenerator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timecounter.vhd
    Info (12022): Found design unit 1: TimerCounter-Behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeCounter.vhd Line: 19
    Info (12023): Found entity 1: TimerCounter File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeCounter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file numtodigit.vhd
    Info (12022): Found design unit 1: NumToDigit-Behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 18
    Info (12023): Found entity 1: NumToDigit File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file led_segment.vhd
    Info (12022): Found design unit 1: led_segment-LogicFunc File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/led_segment.vhd Line: 8
    Info (12023): Found entity 1: led_segment File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/led_segment.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_with_hw_test_image.bdf
    Info (12023): Found entity 1: vga_with_hw_test_image
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_controller.vhd Line: 53
    Info (12023): Found entity 1: vga_controller File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 45
    Info (12023): Found entity 1: hw_image_generator File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-SYN File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_pll.vhd Line: 52
    Info (12023): Found entity 1: vga_pll File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd Line: 52
    Info (12023): Found entity 1: altpll0 File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd Line: 42
Info (12127): Elaborating entity "vga_with_hw_test_image" for the top level hierarchy
Warning (275011): Block or symbol "hw_image_generator" of instance "inst" overlaps another block or symbol
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst2|altpll:altpll_component" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd Line: 135
Info (12130): Elaborated megafunction instantiation "altpll0:inst2|altpll:altpll_component" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd Line: 135
Info (12133): Instantiated megafunction "altpll0:inst2|altpll:altpll_component" with the following parameter: File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/altpll0.vhd Line: 135
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1250"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4829"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/altpll0_altpll.v Line: 30
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated" File: d:/program-files/intel/fpga_pro/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:inst1"
Warning (10541): VHDL Signal Declaration warning at vga_controller.vhd(50): used implicit default value for signal "clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/vga_controller.vhd Line: 50
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:inst"
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(55): used initial value expression for variable "a1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 55
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(56): used initial value expression for variable "b1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 56
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(57): used initial value expression for variable "c1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 57
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(58): used initial value expression for variable "d1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 58
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(59): used initial value expression for variable "e1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 59
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(60): used initial value expression for variable "f1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 60
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(61): used initial value expression for variable "g1" because variable was never assigned a value File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/hw_image_generator.vhd Line: 61
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "digit_pixel_range" into its bus
Info (12128): Elaborating entity "TimeSignalGenerator" for hierarchy "TimeSignalGenerator:inst8"
Info (12128): Elaborating entity "TimerCounter" for hierarchy "TimeSignalGenerator:inst8|TimerCounter:get_time" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeSignalGenerator.vhd Line: 33
Info (12128): Elaborating entity "NumToDigit" for hierarchy "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeCounter.vhd Line: 85
Info (12128): Elaborating entity "led_segment" for hierarchy "TimeSignalGenerator:inst8|led_segment:get_segment_min_1" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/TimeSignalGenerator.vhd Line: 35
Info (12128): Elaborating entity "ButtonControl" for hierarchy "ButtonControl:inst6"
Info (12128): Elaborating entity "flipflop" for hierarchy "ButtonControl:inst6|flipflop:flipflop_mapping" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/ButtonControl.vhd Line: 44
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|Mod0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|Mod0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|Div0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|Mod1" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|Div0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|Mod1" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|Mod0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|Div0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:min_data|Mod1" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
Info (12130): Elaborated megafunction instantiation "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
Info (12133): Instantiated megafunction "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Mod0" with the following parameter: File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf
    Info (12023): Found entity 1: lpm_divide_o9m File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/lpm_divide_o9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/alt_u_div_e4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
Info (12133): Instantiated megafunction "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod0" with the following parameter: File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
Info (12133): Instantiated megafunction "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Div0" with the following parameter: File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
Info (12133): Instantiated megafunction "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:sec_data|lpm_divide:Div0" with the following parameter: File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/NumToDigit.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_blank" is stuck at VCC
    Warning (13410): Pin "n_sync" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TimeSignalGenerator:inst8|TimerCounter:get_time|NumToDigit:msec_data|lpm_divide:Mod1|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider|add_sub_6_result_int[0]~14" File: E:/Miami University/Semester/Fall 2021/ECE 287/ECE287-main/ECE287-main/db/alt_u_div_e4f.tdf Line: 57
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1438 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1404 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Mon Nov 29 16:20:40 2021
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:31


