#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n4656.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1828.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4656.clk[0] (.latch)                                            1.014     1.014
n4656.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5083.in[1] (.names)                                             1.014     2.070
n5083.out[0] (.names)                                            0.261     2.331
n5001.in[0] (.names)                                             1.014     3.344
n5001.out[0] (.names)                                            0.261     3.605
n12047.in[0] (.names)                                            1.014     4.619
n12047.out[0] (.names)                                           0.261     4.880
n12049.in[1] (.names)                                            1.014     5.894
n12049.out[0] (.names)                                           0.261     6.155
n12050.in[0] (.names)                                            1.014     7.169
n12050.out[0] (.names)                                           0.261     7.430
n12045.in[0] (.names)                                            1.014     8.444
n12045.out[0] (.names)                                           0.261     8.705
n11917.in[0] (.names)                                            1.014     9.719
n11917.out[0] (.names)                                           0.261     9.980
n12052.in[0] (.names)                                            1.014    10.993
n12052.out[0] (.names)                                           0.261    11.254
n12053.in[1] (.names)                                            1.014    12.268
n12053.out[0] (.names)                                           0.261    12.529
n11934.in[0] (.names)                                            1.014    13.543
n11934.out[0] (.names)                                           0.261    13.804
n12054.in[0] (.names)                                            1.014    14.818
n12054.out[0] (.names)                                           0.261    15.079
n12056.in[0] (.names)                                            1.014    16.093
n12056.out[0] (.names)                                           0.261    16.354
n11935.in[0] (.names)                                            1.014    17.367
n11935.out[0] (.names)                                           0.261    17.628
n11924.in[0] (.names)                                            1.014    18.642
n11924.out[0] (.names)                                           0.261    18.903
n11925.in[1] (.names)                                            1.014    19.917
n11925.out[0] (.names)                                           0.261    20.178
n11927.in[1] (.names)                                            1.014    21.192
n11927.out[0] (.names)                                           0.261    21.453
n11936.in[1] (.names)                                            1.014    22.467
n11936.out[0] (.names)                                           0.261    22.728
n11932.in[0] (.names)                                            1.014    23.742
n11932.out[0] (.names)                                           0.261    24.003
n11933.in[0] (.names)                                            1.014    25.016
n11933.out[0] (.names)                                           0.261    25.277
n11937.in[0] (.names)                                            1.014    26.291
n11937.out[0] (.names)                                           0.261    26.552
n11938.in[0] (.names)                                            1.014    27.566
n11938.out[0] (.names)                                           0.261    27.827
n11939.in[1] (.names)                                            1.014    28.841
n11939.out[0] (.names)                                           0.261    29.102
n11943.in[1] (.names)                                            1.014    30.116
n11943.out[0] (.names)                                           0.261    30.377
n10076.in[0] (.names)                                            1.014    31.390
n10076.out[0] (.names)                                           0.261    31.651
n11959.in[1] (.names)                                            1.014    32.665
n11959.out[0] (.names)                                           0.261    32.926
n1860.in[0] (.names)                                             1.014    33.940
n1860.out[0] (.names)                                            0.261    34.201
n12191.in[0] (.names)                                            1.014    35.215
n12191.out[0] (.names)                                           0.261    35.476
n12187.in[1] (.names)                                            1.014    36.490
n12187.out[0] (.names)                                           0.261    36.751
n12208.in[2] (.names)                                            1.014    37.765
n12208.out[0] (.names)                                           0.261    38.026
n12205.in[1] (.names)                                            1.014    39.039
n12205.out[0] (.names)                                           0.261    39.300
n12206.in[1] (.names)                                            1.014    40.314
n12206.out[0] (.names)                                           0.261    40.575
n11727.in[0] (.names)                                            1.014    41.589
n11727.out[0] (.names)                                           0.261    41.850
n2249.in[2] (.names)                                             1.014    42.864
n2249.out[0] (.names)                                            0.261    43.125
n1743.in[2] (.names)                                             1.014    44.139
n1743.out[0] (.names)                                            0.261    44.400
n11732.in[0] (.names)                                            1.014    45.413
n11732.out[0] (.names)                                           0.261    45.674
n11734.in[0] (.names)                                            1.014    46.688
n11734.out[0] (.names)                                           0.261    46.949
n11735.in[0] (.names)                                            1.014    47.963
n11735.out[0] (.names)                                           0.261    48.224
n1944.in[1] (.names)                                             1.014    49.238
n1944.out[0] (.names)                                            0.261    49.499
n2250.in[1] (.names)                                             1.014    50.513
n2250.out[0] (.names)                                            0.261    50.774
n1828.in[0] (.names)                                             1.014    51.787
n1828.out[0] (.names)                                            0.261    52.048
out:n1828.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n1514.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1806.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1514.clk[0] (.latch)                                            1.014     1.014
n1514.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3548.in[0] (.names)                                             1.014     2.070
n3548.out[0] (.names)                                            0.261     2.331
n3549.in[1] (.names)                                             1.014     3.344
n3549.out[0] (.names)                                            0.261     3.605
n3550.in[0] (.names)                                             1.014     4.619
n3550.out[0] (.names)                                            0.261     4.880
n3452.in[0] (.names)                                             1.014     5.894
n3452.out[0] (.names)                                            0.261     6.155
n3453.in[0] (.names)                                             1.014     7.169
n3453.out[0] (.names)                                            0.261     7.430
n3449.in[0] (.names)                                             1.014     8.444
n3449.out[0] (.names)                                            0.261     8.705
n3463.in[3] (.names)                                             1.014     9.719
n3463.out[0] (.names)                                            0.261     9.980
n3466.in[0] (.names)                                             1.014    10.993
n3466.out[0] (.names)                                            0.261    11.254
n3443.in[0] (.names)                                             1.014    12.268
n3443.out[0] (.names)                                            0.261    12.529
n3526.in[0] (.names)                                             1.014    13.543
n3526.out[0] (.names)                                            0.261    13.804
n2590.in[0] (.names)                                             1.014    14.818
n2590.out[0] (.names)                                            0.261    15.079
n3447.in[1] (.names)                                             1.014    16.093
n3447.out[0] (.names)                                            0.261    16.354
n3451.in[3] (.names)                                             1.014    17.367
n3451.out[0] (.names)                                            0.261    17.628
n3456.in[3] (.names)                                             1.014    18.642
n3456.out[0] (.names)                                            0.261    18.903
n3457.in[1] (.names)                                             1.014    19.917
n3457.out[0] (.names)                                            0.261    20.178
n3458.in[0] (.names)                                             1.014    21.192
n3458.out[0] (.names)                                            0.261    21.453
n3460.in[0] (.names)                                             1.014    22.467
n3460.out[0] (.names)                                            0.261    22.728
n3603.in[2] (.names)                                             1.014    23.742
n3603.out[0] (.names)                                            0.261    24.003
n3605.in[1] (.names)                                             1.014    25.016
n3605.out[0] (.names)                                            0.261    25.277
n3393.in[1] (.names)                                             1.014    26.291
n3393.out[0] (.names)                                            0.261    26.552
n3394.in[2] (.names)                                             1.014    27.566
n3394.out[0] (.names)                                            0.261    27.827
n2092.in[2] (.names)                                             1.014    28.841
n2092.out[0] (.names)                                            0.261    29.102
n3230.in[0] (.names)                                             1.014    30.116
n3230.out[0] (.names)                                            0.261    30.377
n3401.in[0] (.names)                                             1.014    31.390
n3401.out[0] (.names)                                            0.261    31.651
n3404.in[1] (.names)                                             1.014    32.665
n3404.out[0] (.names)                                            0.261    32.926
n3178.in[1] (.names)                                             1.014    33.940
n3178.out[0] (.names)                                            0.261    34.201
n3406.in[0] (.names)                                             1.014    35.215
n3406.out[0] (.names)                                            0.261    35.476
n3413.in[2] (.names)                                             1.014    36.490
n3413.out[0] (.names)                                            0.261    36.751
n3414.in[0] (.names)                                             1.014    37.765
n3414.out[0] (.names)                                            0.261    38.026
n3415.in[0] (.names)                                             1.014    39.039
n3415.out[0] (.names)                                            0.261    39.300
n3173.in[1] (.names)                                             1.014    40.314
n3173.out[0] (.names)                                            0.261    40.575
n3418.in[0] (.names)                                             1.014    41.589
n3418.out[0] (.names)                                            0.261    41.850
n3730.in[0] (.names)                                             1.014    42.864
n3730.out[0] (.names)                                            0.261    43.125
n3731.in[1] (.names)                                             1.014    44.139
n3731.out[0] (.names)                                            0.261    44.400
n3732.in[0] (.names)                                             1.014    45.413
n3732.out[0] (.names)                                            0.261    45.674
n3193.in[2] (.names)                                             1.014    46.688
n3193.out[0] (.names)                                            0.261    46.949
n2946.in[1] (.names)                                             1.014    47.963
n2946.out[0] (.names)                                            0.261    48.224
n3734.in[0] (.names)                                             1.014    49.238
n3734.out[0] (.names)                                            0.261    49.499
n2354.in[0] (.names)                                             1.014    50.513
n2354.out[0] (.names)                                            0.261    50.774
n1806.in[0] (.names)                                             1.014    51.787
n1806.out[0] (.names)                                            0.261    52.048
out:n1806.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1812.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n8723.in[0] (.names)                                             1.014    37.765
n8723.out[0] (.names)                                            0.261    38.026
n2147.in[1] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n8663.in[1] (.names)                                             1.014    40.314
n8663.out[0] (.names)                                            0.261    40.575
n8725.in[0] (.names)                                             1.014    41.589
n8725.out[0] (.names)                                            0.261    41.850
n8726.in[0] (.names)                                             1.014    42.864
n8726.out[0] (.names)                                            0.261    43.125
n8801.in[0] (.names)                                             1.014    44.139
n8801.out[0] (.names)                                            0.261    44.400
n8804.in[0] (.names)                                             1.014    45.413
n8804.out[0] (.names)                                            0.261    45.674
n1584.in[0] (.names)                                             1.014    46.688
n1584.out[0] (.names)                                            0.261    46.949
n8749.in[0] (.names)                                             1.014    47.963
n8749.out[0] (.names)                                            0.261    48.224
n8805.in[0] (.names)                                             1.014    49.238
n8805.out[0] (.names)                                            0.261    49.499
n8909.in[0] (.names)                                             1.014    50.513
n8909.out[0] (.names)                                            0.261    50.774
n1812.in[1] (.names)                                             1.014    51.787
n1812.out[0] (.names)                                            0.261    52.048
out:n1812.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1544.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2324.in[0] (.names)                                             1.014    33.940
n2324.out[0] (.names)                                            0.261    34.201
n3962.in[0] (.names)                                             1.014    35.215
n3962.out[0] (.names)                                            0.261    35.476
n3965.in[0] (.names)                                             1.014    36.490
n3965.out[0] (.names)                                            0.261    36.751
n3304.in[0] (.names)                                             1.014    37.765
n3304.out[0] (.names)                                            0.261    38.026
n3305.in[0] (.names)                                             1.014    39.039
n3305.out[0] (.names)                                            0.261    39.300
n3306.in[2] (.names)                                             1.014    40.314
n3306.out[0] (.names)                                            0.261    40.575
n3295.in[0] (.names)                                             1.014    41.589
n3295.out[0] (.names)                                            0.261    41.850
n3199.in[0] (.names)                                             1.014    42.864
n3199.out[0] (.names)                                            0.261    43.125
n3299.in[0] (.names)                                             1.014    44.139
n3299.out[0] (.names)                                            0.261    44.400
n3301.in[1] (.names)                                             1.014    45.413
n3301.out[0] (.names)                                            0.261    45.674
n3302.in[0] (.names)                                             1.014    46.688
n3302.out[0] (.names)                                            0.261    46.949
n3308.in[0] (.names)                                             1.014    47.963
n3308.out[0] (.names)                                            0.261    48.224
n3422.in[2] (.names)                                             1.014    49.238
n3422.out[0] (.names)                                            0.261    49.499
n3176.in[2] (.names)                                             1.014    50.513
n3176.out[0] (.names)                                            0.261    50.774
n1544.in[1] (.names)                                             1.014    51.787
n1544.out[0] (.names)                                            0.261    52.048
out:n1544.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n4246.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1531.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4246.clk[0] (.latch)                                            1.014     1.014
n4246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4214.in[0] (.names)                                             1.014     2.070
n4214.out[0] (.names)                                            0.261     2.331
n4568.in[1] (.names)                                             1.014     3.344
n4568.out[0] (.names)                                            0.261     3.605
n4570.in[1] (.names)                                             1.014     4.619
n4570.out[0] (.names)                                            0.261     4.880
n4571.in[0] (.names)                                             1.014     5.894
n4571.out[0] (.names)                                            0.261     6.155
n4010.in[0] (.names)                                             1.014     7.169
n4010.out[0] (.names)                                            0.261     7.430
n4579.in[0] (.names)                                             1.014     8.444
n4579.out[0] (.names)                                            0.261     8.705
n4580.in[1] (.names)                                             1.014     9.719
n4580.out[0] (.names)                                            0.261     9.980
n4581.in[1] (.names)                                             1.014    10.993
n4581.out[0] (.names)                                            0.261    11.254
n4587.in[0] (.names)                                             1.014    12.268
n4587.out[0] (.names)                                            0.261    12.529
n4590.in[1] (.names)                                             1.014    13.543
n4590.out[0] (.names)                                            0.261    13.804
n4591.in[0] (.names)                                             1.014    14.818
n4591.out[0] (.names)                                            0.261    15.079
n4595.in[1] (.names)                                             1.014    16.093
n4595.out[0] (.names)                                            0.261    16.354
n4597.in[0] (.names)                                             1.014    17.367
n4597.out[0] (.names)                                            0.261    17.628
n4025.in[1] (.names)                                             1.014    18.642
n4025.out[0] (.names)                                            0.261    18.903
n4610.in[1] (.names)                                             1.014    19.917
n4610.out[0] (.names)                                            0.261    20.178
n4615.in[0] (.names)                                             1.014    21.192
n4615.out[0] (.names)                                            0.261    21.453
n4616.in[3] (.names)                                             1.014    22.467
n4616.out[0] (.names)                                            0.261    22.728
n4603.in[0] (.names)                                             1.014    23.742
n4603.out[0] (.names)                                            0.261    24.003
n4624.in[1] (.names)                                             1.014    25.016
n4624.out[0] (.names)                                            0.261    25.277
n4626.in[0] (.names)                                             1.014    26.291
n4626.out[0] (.names)                                            0.261    26.552
n4637.in[1] (.names)                                             1.014    27.566
n4637.out[0] (.names)                                            0.261    27.827
n3987.in[1] (.names)                                             1.014    28.841
n3987.out[0] (.names)                                            0.261    29.102
n4635.in[0] (.names)                                             1.014    30.116
n4635.out[0] (.names)                                            0.261    30.377
n4049.in[0] (.names)                                             1.014    31.390
n4049.out[0] (.names)                                            0.261    31.651
n4050.in[2] (.names)                                             1.014    32.665
n4050.out[0] (.names)                                            0.261    32.926
n4035.in[2] (.names)                                             1.014    33.940
n4035.out[0] (.names)                                            0.261    34.201
n4051.in[1] (.names)                                             1.014    35.215
n4051.out[0] (.names)                                            0.261    35.476
n4044.in[1] (.names)                                             1.014    36.490
n4044.out[0] (.names)                                            0.261    36.751
n4054.in[1] (.names)                                             1.014    37.765
n4054.out[0] (.names)                                            0.261    38.026
n4078.in[1] (.names)                                             1.014    39.039
n4078.out[0] (.names)                                            0.261    39.300
n3993.in[1] (.names)                                             1.014    40.314
n3993.out[0] (.names)                                            0.261    40.575
n4080.in[0] (.names)                                             1.014    41.589
n4080.out[0] (.names)                                            0.261    41.850
n2937.in[3] (.names)                                             1.014    42.864
n2937.out[0] (.names)                                            0.261    43.125
n2420.in[0] (.names)                                             1.014    44.139
n2420.out[0] (.names)                                            0.261    44.400
n4085.in[1] (.names)                                             1.014    45.413
n4085.out[0] (.names)                                            0.261    45.674
n3982.in[0] (.names)                                             1.014    46.688
n3982.out[0] (.names)                                            0.261    46.949
n3999.in[1] (.names)                                             1.014    47.963
n3999.out[0] (.names)                                            0.261    48.224
n3985.in[0] (.names)                                             1.014    49.238
n3985.out[0] (.names)                                            0.261    49.499
n4012.in[0] (.names)                                             1.014    50.513
n4012.out[0] (.names)                                            0.261    50.774
n1531.in[0] (.names)                                             1.014    51.787
n1531.out[0] (.names)                                            0.261    52.048
out:n1531.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n2736.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1631.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2736.clk[0] (.latch)                                            1.014     1.014
n2736.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2737.in[0] (.names)                                             1.014     2.070
n2737.out[0] (.names)                                            0.261     2.331
n2734.in[1] (.names)                                             1.014     3.344
n2734.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2724.in[0] (.names)                                             1.014     5.894
n2724.out[0] (.names)                                            0.261     6.155
n2510.in[1] (.names)                                             1.014     7.169
n2510.out[0] (.names)                                            0.261     7.430
n9649.in[0] (.names)                                             1.014     8.444
n9649.out[0] (.names)                                            0.261     8.705
n9633.in[0] (.names)                                             1.014     9.719
n9633.out[0] (.names)                                            0.261     9.980
n9283.in[1] (.names)                                             1.014    10.993
n9283.out[0] (.names)                                            0.261    11.254
n9284.in[0] (.names)                                             1.014    12.268
n9284.out[0] (.names)                                            0.261    12.529
n9072.in[0] (.names)                                             1.014    13.543
n9072.out[0] (.names)                                            0.261    13.804
n9073.in[1] (.names)                                             1.014    14.818
n9073.out[0] (.names)                                            0.261    15.079
n9075.in[0] (.names)                                             1.014    16.093
n9075.out[0] (.names)                                            0.261    16.354
n9077.in[1] (.names)                                             1.014    17.367
n9077.out[0] (.names)                                            0.261    17.628
n9079.in[1] (.names)                                             1.014    18.642
n9079.out[0] (.names)                                            0.261    18.903
n9084.in[1] (.names)                                             1.014    19.917
n9084.out[0] (.names)                                            0.261    20.178
n9088.in[0] (.names)                                             1.014    21.192
n9088.out[0] (.names)                                            0.261    21.453
n9089.in[0] (.names)                                             1.014    22.467
n9089.out[0] (.names)                                            0.261    22.728
n9085.in[0] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n8651.in[0] (.names)                                             1.014    25.016
n8651.out[0] (.names)                                            0.261    25.277
n9086.in[0] (.names)                                             1.014    26.291
n9086.out[0] (.names)                                            0.261    26.552
n9105.in[0] (.names)                                             1.014    27.566
n9105.out[0] (.names)                                            0.261    27.827
n9106.in[0] (.names)                                             1.014    28.841
n9106.out[0] (.names)                                            0.261    29.102
n2151.in[1] (.names)                                             1.014    30.116
n2151.out[0] (.names)                                            0.261    30.377
n8932.in[1] (.names)                                             1.014    31.390
n8932.out[0] (.names)                                            0.261    31.651
n8800.in[1] (.names)                                             1.014    32.665
n8800.out[0] (.names)                                            0.261    32.926
n8697.in[1] (.names)                                             1.014    33.940
n8697.out[0] (.names)                                            0.261    34.201
n8928.in[0] (.names)                                             1.014    35.215
n8928.out[0] (.names)                                            0.261    35.476
n8929.in[0] (.names)                                             1.014    36.490
n8929.out[0] (.names)                                            0.261    36.751
n8951.in[1] (.names)                                             1.014    37.765
n8951.out[0] (.names)                                            0.261    38.026
n8952.in[0] (.names)                                             1.014    39.039
n8952.out[0] (.names)                                            0.261    39.300
n8654.in[0] (.names)                                             1.014    40.314
n8654.out[0] (.names)                                            0.261    40.575
n8948.in[0] (.names)                                             1.014    41.589
n8948.out[0] (.names)                                            0.261    41.850
n8942.in[0] (.names)                                             1.014    42.864
n8942.out[0] (.names)                                            0.261    43.125
n8949.in[0] (.names)                                             1.014    44.139
n8949.out[0] (.names)                                            0.261    44.400
n9161.in[1] (.names)                                             1.014    45.413
n9161.out[0] (.names)                                            0.261    45.674
n9171.in[0] (.names)                                             1.014    46.688
n9171.out[0] (.names)                                            0.261    46.949
n9173.in[1] (.names)                                             1.014    47.963
n9173.out[0] (.names)                                            0.261    48.224
n9176.in[0] (.names)                                             1.014    49.238
n9176.out[0] (.names)                                            0.261    49.499
n1763.in[0] (.names)                                             1.014    50.513
n1763.out[0] (.names)                                            0.261    50.774
n1631.in[0] (.names)                                             1.014    51.787
n1631.out[0] (.names)                                            0.261    52.048
out:n1631.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n6261.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1627.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6261.clk[0] (.latch)                                            1.014     1.014
n6261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6262.in[0] (.names)                                             1.014     2.070
n6262.out[0] (.names)                                            0.261     2.331
n6263.in[0] (.names)                                             1.014     3.344
n6263.out[0] (.names)                                            0.261     3.605
n6265.in[0] (.names)                                             1.014     4.619
n6265.out[0] (.names)                                            0.261     4.880
n6266.in[0] (.names)                                             1.014     5.894
n6266.out[0] (.names)                                            0.261     6.155
n6236.in[1] (.names)                                             1.014     7.169
n6236.out[0] (.names)                                            0.261     7.430
n6241.in[1] (.names)                                             1.014     8.444
n6241.out[0] (.names)                                            0.261     8.705
n6238.in[0] (.names)                                             1.014     9.719
n6238.out[0] (.names)                                            0.261     9.980
n6228.in[0] (.names)                                             1.014    10.993
n6228.out[0] (.names)                                            0.261    11.254
n6229.in[0] (.names)                                             1.014    12.268
n6229.out[0] (.names)                                            0.261    12.529
n6232.in[0] (.names)                                             1.014    13.543
n6232.out[0] (.names)                                            0.261    13.804
n6224.in[0] (.names)                                             1.014    14.818
n6224.out[0] (.names)                                            0.261    15.079
n5452.in[1] (.names)                                             1.014    16.093
n5452.out[0] (.names)                                            0.261    16.354
n6225.in[0] (.names)                                             1.014    17.367
n6225.out[0] (.names)                                            0.261    17.628
n6221.in[0] (.names)                                             1.014    18.642
n6221.out[0] (.names)                                            0.261    18.903
n6233.in[0] (.names)                                             1.014    19.917
n6233.out[0] (.names)                                            0.261    20.178
n6243.in[0] (.names)                                             1.014    21.192
n6243.out[0] (.names)                                            0.261    21.453
n6244.in[0] (.names)                                             1.014    22.467
n6244.out[0] (.names)                                            0.261    22.728
n5474.in[0] (.names)                                             1.014    23.742
n5474.out[0] (.names)                                            0.261    24.003
n6205.in[1] (.names)                                             1.014    25.016
n6205.out[0] (.names)                                            0.261    25.277
n6481.in[3] (.names)                                             1.014    26.291
n6481.out[0] (.names)                                            0.261    26.552
n6483.in[2] (.names)                                             1.014    27.566
n6483.out[0] (.names)                                            0.261    27.827
n6269.in[3] (.names)                                             1.014    28.841
n6269.out[0] (.names)                                            0.261    29.102
n6387.in[1] (.names)                                             1.014    30.116
n6387.out[0] (.names)                                            0.261    30.377
n6484.in[0] (.names)                                             1.014    31.390
n6484.out[0] (.names)                                            0.261    31.651
n2358.in[0] (.names)                                             1.014    32.665
n2358.out[0] (.names)                                            0.261    32.926
n6381.in[1] (.names)                                             1.014    33.940
n6381.out[0] (.names)                                            0.261    34.201
n6396.in[1] (.names)                                             1.014    35.215
n6396.out[0] (.names)                                            0.261    35.476
n6397.in[0] (.names)                                             1.014    36.490
n6397.out[0] (.names)                                            0.261    36.751
n6412.in[0] (.names)                                             1.014    37.765
n6412.out[0] (.names)                                            0.261    38.026
n6321.in[0] (.names)                                             1.014    39.039
n6321.out[0] (.names)                                            0.261    39.300
n6414.in[2] (.names)                                             1.014    40.314
n6414.out[0] (.names)                                            0.261    40.575
n6415.in[0] (.names)                                             1.014    41.589
n6415.out[0] (.names)                                            0.261    41.850
n6309.in[0] (.names)                                             1.014    42.864
n6309.out[0] (.names)                                            0.261    43.125
n1910.in[0] (.names)                                             1.014    44.139
n1910.out[0] (.names)                                            0.261    44.400
n6240.in[1] (.names)                                             1.014    45.413
n6240.out[0] (.names)                                            0.261    45.674
n6191.in[0] (.names)                                             1.014    46.688
n6191.out[0] (.names)                                            0.261    46.949
n2257.in[0] (.names)                                             1.014    47.963
n2257.out[0] (.names)                                            0.261    48.224
n1502.in[1] (.names)                                             1.014    49.238
n1502.out[0] (.names)                                            0.261    49.499
n6557.in[1] (.names)                                             1.014    50.513
n6557.out[0] (.names)                                            0.261    50.774
n1627.in[0] (.names)                                             1.014    51.787
n1627.out[0] (.names)                                            0.261    52.048
out:n1627.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n6594.Q[0] (.latch clocked by pclk)
Endpoint  : n5774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6594.clk[0] (.latch)                                            1.014     1.014
n6594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6748.in[0] (.names)                                             1.014     2.070
n6748.out[0] (.names)                                            0.261     2.331
n6749.in[0] (.names)                                             1.014     3.344
n6749.out[0] (.names)                                            0.261     3.605
n6625.in[0] (.names)                                             1.014     4.619
n6625.out[0] (.names)                                            0.261     4.880
n6741.in[1] (.names)                                             1.014     5.894
n6741.out[0] (.names)                                            0.261     6.155
n6701.in[0] (.names)                                             1.014     7.169
n6701.out[0] (.names)                                            0.261     7.430
n6703.in[1] (.names)                                             1.014     8.444
n6703.out[0] (.names)                                            0.261     8.705
n6730.in[0] (.names)                                             1.014     9.719
n6730.out[0] (.names)                                            0.261     9.980
n6732.in[0] (.names)                                             1.014    10.993
n6732.out[0] (.names)                                            0.261    11.254
n6759.in[1] (.names)                                             1.014    12.268
n6759.out[0] (.names)                                            0.261    12.529
n6760.in[0] (.names)                                             1.014    13.543
n6760.out[0] (.names)                                            0.261    13.804
n6761.in[0] (.names)                                             1.014    14.818
n6761.out[0] (.names)                                            0.261    15.079
n6762.in[0] (.names)                                             1.014    16.093
n6762.out[0] (.names)                                            0.261    16.354
n6768.in[2] (.names)                                             1.014    17.367
n6768.out[0] (.names)                                            0.261    17.628
n6733.in[1] (.names)                                             1.014    18.642
n6733.out[0] (.names)                                            0.261    18.903
n6734.in[1] (.names)                                             1.014    19.917
n6734.out[0] (.names)                                            0.261    20.178
n6735.in[0] (.names)                                             1.014    21.192
n6735.out[0] (.names)                                            0.261    21.453
n6726.in[1] (.names)                                             1.014    22.467
n6726.out[0] (.names)                                            0.261    22.728
n6736.in[0] (.names)                                             1.014    23.742
n6736.out[0] (.names)                                            0.261    24.003
n6710.in[0] (.names)                                             1.014    25.016
n6710.out[0] (.names)                                            0.261    25.277
n6739.in[0] (.names)                                             1.014    26.291
n6739.out[0] (.names)                                            0.261    26.552
n2256.in[2] (.names)                                             1.014    27.566
n2256.out[0] (.names)                                            0.261    27.827
n5323.in[1] (.names)                                             1.014    28.841
n5323.out[0] (.names)                                            0.261    29.102
n5784.in[0] (.names)                                             1.014    30.116
n5784.out[0] (.names)                                            0.261    30.377
n5786.in[0] (.names)                                             1.014    31.390
n5786.out[0] (.names)                                            0.261    31.651
n5787.in[1] (.names)                                             1.014    32.665
n5787.out[0] (.names)                                            0.261    32.926
n5789.in[1] (.names)                                             1.014    33.940
n5789.out[0] (.names)                                            0.261    34.201
n5322.in[0] (.names)                                             1.014    35.215
n5322.out[0] (.names)                                            0.261    35.476
n5794.in[1] (.names)                                             1.014    36.490
n5794.out[0] (.names)                                            0.261    36.751
n5795.in[1] (.names)                                             1.014    37.765
n5795.out[0] (.names)                                            0.261    38.026
n5802.in[0] (.names)                                             1.014    39.039
n5802.out[0] (.names)                                            0.261    39.300
n5815.in[0] (.names)                                             1.014    40.314
n5815.out[0] (.names)                                            0.261    40.575
n5809.in[0] (.names)                                             1.014    41.589
n5809.out[0] (.names)                                            0.261    41.850
n5812.in[0] (.names)                                             1.014    42.864
n5812.out[0] (.names)                                            0.261    43.125
n5803.in[1] (.names)                                             1.014    44.139
n5803.out[0] (.names)                                            0.261    44.400
n5805.in[0] (.names)                                             1.014    45.413
n5805.out[0] (.names)                                            0.261    45.674
n5806.in[0] (.names)                                             1.014    46.688
n5806.out[0] (.names)                                            0.261    46.949
n5810.in[0] (.names)                                             1.014    47.963
n5810.out[0] (.names)                                            0.261    48.224
n1777.in[0] (.names)                                             1.014    49.238
n1777.out[0] (.names)                                            0.261    49.499
n5310.in[1] (.names)                                             1.014    50.513
n5310.out[0] (.names)                                            0.261    50.774
n5773.in[1] (.names)                                             1.014    51.787
n5773.out[0] (.names)                                            0.261    52.048
n5774.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5774.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n8232.Q[0] (.latch clocked by pclk)
Endpoint  : n4160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8232.clk[0] (.latch)                                            1.014     1.014
n8232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8228.in[0] (.names)                                             1.014     2.070
n8228.out[0] (.names)                                            0.261     2.331
n8229.in[0] (.names)                                             1.014     3.344
n8229.out[0] (.names)                                            0.261     3.605
n8225.in[0] (.names)                                             1.014     4.619
n8225.out[0] (.names)                                            0.261     4.880
n8243.in[3] (.names)                                             1.014     5.894
n8243.out[0] (.names)                                            0.261     6.155
n8239.in[0] (.names)                                             1.014     7.169
n8239.out[0] (.names)                                            0.261     7.430
n8240.in[1] (.names)                                             1.014     8.444
n8240.out[0] (.names)                                            0.261     8.705
n8238.in[0] (.names)                                             1.014     9.719
n8238.out[0] (.names)                                            0.261     9.980
n1998.in[2] (.names)                                             1.014    10.993
n1998.out[0] (.names)                                            0.261    11.254
n8241.in[1] (.names)                                             1.014    12.268
n8241.out[0] (.names)                                            0.261    12.529
n8244.in[0] (.names)                                             1.014    13.543
n8244.out[0] (.names)                                            0.261    13.804
n7429.in[0] (.names)                                             1.014    14.818
n7429.out[0] (.names)                                            0.261    15.079
n8245.in[0] (.names)                                             1.014    16.093
n8245.out[0] (.names)                                            0.261    16.354
n8247.in[0] (.names)                                             1.014    17.367
n8247.out[0] (.names)                                            0.261    17.628
n1891.in[0] (.names)                                             1.014    18.642
n1891.out[0] (.names)                                            0.261    18.903
n2124.in[0] (.names)                                             1.014    19.917
n2124.out[0] (.names)                                            0.261    20.178
n2484.in[3] (.names)                                             1.014    21.192
n2484.out[0] (.names)                                            0.261    21.453
n2399.in[1] (.names)                                             1.014    22.467
n2399.out[0] (.names)                                            0.261    22.728
n2487.in[0] (.names)                                             1.014    23.742
n2487.out[0] (.names)                                            0.261    24.003
n2458.in[0] (.names)                                             1.014    25.016
n2458.out[0] (.names)                                            0.261    25.277
n2459.in[0] (.names)                                             1.014    26.291
n2459.out[0] (.names)                                            0.261    26.552
n2460.in[0] (.names)                                             1.014    27.566
n2460.out[0] (.names)                                            0.261    27.827
n2461.in[0] (.names)                                             1.014    28.841
n2461.out[0] (.names)                                            0.261    29.102
n4346.in[0] (.names)                                             1.014    30.116
n4346.out[0] (.names)                                            0.261    30.377
n4348.in[0] (.names)                                             1.014    31.390
n4348.out[0] (.names)                                            0.261    31.651
n4174.in[0] (.names)                                             1.014    32.665
n4174.out[0] (.names)                                            0.261    32.926
n4381.in[0] (.names)                                             1.014    33.940
n4381.out[0] (.names)                                            0.261    34.201
n4350.in[0] (.names)                                             1.014    35.215
n4350.out[0] (.names)                                            0.261    35.476
n4352.in[0] (.names)                                             1.014    36.490
n4352.out[0] (.names)                                            0.261    36.751
n4358.in[1] (.names)                                             1.014    37.765
n4358.out[0] (.names)                                            0.261    38.026
n2372.in[1] (.names)                                             1.014    39.039
n2372.out[0] (.names)                                            0.261    39.300
n4638.in[2] (.names)                                             1.014    40.314
n4638.out[0] (.names)                                            0.261    40.575
n4639.in[1] (.names)                                             1.014    41.589
n4639.out[0] (.names)                                            0.261    41.850
n4636.in[2] (.names)                                             1.014    42.864
n4636.out[0] (.names)                                            0.261    43.125
n4606.in[0] (.names)                                             1.014    44.139
n4606.out[0] (.names)                                            0.261    44.400
n2349.in[0] (.names)                                             1.014    45.413
n2349.out[0] (.names)                                            0.261    45.674
n4604.in[0] (.names)                                             1.014    46.688
n4604.out[0] (.names)                                            0.261    46.949
n4607.in[1] (.names)                                             1.014    47.963
n4607.out[0] (.names)                                            0.261    48.224
n4609.in[1] (.names)                                             1.014    49.238
n4609.out[0] (.names)                                            0.261    49.499
n2943.in[0] (.names)                                             1.014    50.513
n2943.out[0] (.names)                                            0.261    50.774
n4159.in[0] (.names)                                             1.014    51.787
n4159.out[0] (.names)                                            0.261    52.048
n4160.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4160.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n2925.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n4543.in[0] (.names)                                             1.014    35.215
n4543.out[0] (.names)                                            0.261    35.476
n4545.in[1] (.names)                                             1.014    36.490
n4545.out[0] (.names)                                            0.261    36.751
n4546.in[0] (.names)                                             1.014    37.765
n4546.out[0] (.names)                                            0.261    38.026
n4547.in[2] (.names)                                             1.014    39.039
n4547.out[0] (.names)                                            0.261    39.300
n4553.in[0] (.names)                                             1.014    40.314
n4553.out[0] (.names)                                            0.261    40.575
n4548.in[1] (.names)                                             1.014    41.589
n4548.out[0] (.names)                                            0.261    41.850
n4555.in[0] (.names)                                             1.014    42.864
n4555.out[0] (.names)                                            0.261    43.125
n2191.in[1] (.names)                                             1.014    44.139
n2191.out[0] (.names)                                            0.261    44.400
n2139.in[2] (.names)                                             1.014    45.413
n2139.out[0] (.names)                                            0.261    45.674
n4612.in[1] (.names)                                             1.014    46.688
n4612.out[0] (.names)                                            0.261    46.949
n4613.in[1] (.names)                                             1.014    47.963
n4613.out[0] (.names)                                            0.261    48.224
n4438.in[0] (.names)                                             1.014    49.238
n4438.out[0] (.names)                                            0.261    49.499
n4251.in[0] (.names)                                             1.014    50.513
n4251.out[0] (.names)                                            0.261    50.774
n2924.in[0] (.names)                                             1.014    51.787
n2924.out[0] (.names)                                            0.261    52.048
n2925.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2925.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n4599.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n4543.in[0] (.names)                                             1.014    35.215
n4543.out[0] (.names)                                            0.261    35.476
n4545.in[1] (.names)                                             1.014    36.490
n4545.out[0] (.names)                                            0.261    36.751
n4546.in[0] (.names)                                             1.014    37.765
n4546.out[0] (.names)                                            0.261    38.026
n4547.in[2] (.names)                                             1.014    39.039
n4547.out[0] (.names)                                            0.261    39.300
n4553.in[0] (.names)                                             1.014    40.314
n4553.out[0] (.names)                                            0.261    40.575
n4548.in[1] (.names)                                             1.014    41.589
n4548.out[0] (.names)                                            0.261    41.850
n4555.in[0] (.names)                                             1.014    42.864
n4555.out[0] (.names)                                            0.261    43.125
n2191.in[1] (.names)                                             1.014    44.139
n2191.out[0] (.names)                                            0.261    44.400
n2139.in[2] (.names)                                             1.014    45.413
n2139.out[0] (.names)                                            0.261    45.674
n4612.in[1] (.names)                                             1.014    46.688
n4612.out[0] (.names)                                            0.261    46.949
n4613.in[1] (.names)                                             1.014    47.963
n4613.out[0] (.names)                                            0.261    48.224
n4438.in[0] (.names)                                             1.014    49.238
n4438.out[0] (.names)                                            0.261    49.499
n4251.in[0] (.names)                                             1.014    50.513
n4251.out[0] (.names)                                            0.261    50.774
n4598.in[2] (.names)                                             1.014    51.787
n4598.out[0] (.names)                                            0.261    52.048
n4599.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4599.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n6261.Q[0] (.latch clocked by pclk)
Endpoint  : n8299.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6261.clk[0] (.latch)                                            1.014     1.014
n6261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6262.in[0] (.names)                                             1.014     2.070
n6262.out[0] (.names)                                            0.261     2.331
n6263.in[0] (.names)                                             1.014     3.344
n6263.out[0] (.names)                                            0.261     3.605
n6265.in[0] (.names)                                             1.014     4.619
n6265.out[0] (.names)                                            0.261     4.880
n6266.in[0] (.names)                                             1.014     5.894
n6266.out[0] (.names)                                            0.261     6.155
n6236.in[1] (.names)                                             1.014     7.169
n6236.out[0] (.names)                                            0.261     7.430
n6241.in[1] (.names)                                             1.014     8.444
n6241.out[0] (.names)                                            0.261     8.705
n6238.in[0] (.names)                                             1.014     9.719
n6238.out[0] (.names)                                            0.261     9.980
n6228.in[0] (.names)                                             1.014    10.993
n6228.out[0] (.names)                                            0.261    11.254
n6229.in[0] (.names)                                             1.014    12.268
n6229.out[0] (.names)                                            0.261    12.529
n6232.in[0] (.names)                                             1.014    13.543
n6232.out[0] (.names)                                            0.261    13.804
n6224.in[0] (.names)                                             1.014    14.818
n6224.out[0] (.names)                                            0.261    15.079
n5452.in[1] (.names)                                             1.014    16.093
n5452.out[0] (.names)                                            0.261    16.354
n6225.in[0] (.names)                                             1.014    17.367
n6225.out[0] (.names)                                            0.261    17.628
n6221.in[0] (.names)                                             1.014    18.642
n6221.out[0] (.names)                                            0.261    18.903
n6233.in[0] (.names)                                             1.014    19.917
n6233.out[0] (.names)                                            0.261    20.178
n6243.in[0] (.names)                                             1.014    21.192
n6243.out[0] (.names)                                            0.261    21.453
n6244.in[0] (.names)                                             1.014    22.467
n6244.out[0] (.names)                                            0.261    22.728
n5474.in[0] (.names)                                             1.014    23.742
n5474.out[0] (.names)                                            0.261    24.003
n6205.in[1] (.names)                                             1.014    25.016
n6205.out[0] (.names)                                            0.261    25.277
n6481.in[3] (.names)                                             1.014    26.291
n6481.out[0] (.names)                                            0.261    26.552
n6483.in[2] (.names)                                             1.014    27.566
n6483.out[0] (.names)                                            0.261    27.827
n6269.in[3] (.names)                                             1.014    28.841
n6269.out[0] (.names)                                            0.261    29.102
n6387.in[1] (.names)                                             1.014    30.116
n6387.out[0] (.names)                                            0.261    30.377
n6484.in[0] (.names)                                             1.014    31.390
n6484.out[0] (.names)                                            0.261    31.651
n2358.in[0] (.names)                                             1.014    32.665
n2358.out[0] (.names)                                            0.261    32.926
n6381.in[1] (.names)                                             1.014    33.940
n6381.out[0] (.names)                                            0.261    34.201
n6396.in[1] (.names)                                             1.014    35.215
n6396.out[0] (.names)                                            0.261    35.476
n6397.in[0] (.names)                                             1.014    36.490
n6397.out[0] (.names)                                            0.261    36.751
n6412.in[0] (.names)                                             1.014    37.765
n6412.out[0] (.names)                                            0.261    38.026
n6321.in[0] (.names)                                             1.014    39.039
n6321.out[0] (.names)                                            0.261    39.300
n6414.in[2] (.names)                                             1.014    40.314
n6414.out[0] (.names)                                            0.261    40.575
n6415.in[0] (.names)                                             1.014    41.589
n6415.out[0] (.names)                                            0.261    41.850
n6309.in[0] (.names)                                             1.014    42.864
n6309.out[0] (.names)                                            0.261    43.125
n1910.in[0] (.names)                                             1.014    44.139
n1910.out[0] (.names)                                            0.261    44.400
n6240.in[1] (.names)                                             1.014    45.413
n6240.out[0] (.names)                                            0.261    45.674
n6191.in[0] (.names)                                             1.014    46.688
n6191.out[0] (.names)                                            0.261    46.949
n2257.in[0] (.names)                                             1.014    47.963
n2257.out[0] (.names)                                            0.261    48.224
n1502.in[1] (.names)                                             1.014    49.238
n1502.out[0] (.names)                                            0.261    49.499
n6557.in[1] (.names)                                             1.014    50.513
n6557.out[0] (.names)                                            0.261    50.774
n1627.in[0] (.names)                                             1.014    51.787
n1627.out[0] (.names)                                            0.261    52.048
n8299.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8299.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n6261.Q[0] (.latch clocked by pclk)
Endpoint  : n7949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6261.clk[0] (.latch)                                            1.014     1.014
n6261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6262.in[0] (.names)                                             1.014     2.070
n6262.out[0] (.names)                                            0.261     2.331
n6263.in[0] (.names)                                             1.014     3.344
n6263.out[0] (.names)                                            0.261     3.605
n6265.in[0] (.names)                                             1.014     4.619
n6265.out[0] (.names)                                            0.261     4.880
n6266.in[0] (.names)                                             1.014     5.894
n6266.out[0] (.names)                                            0.261     6.155
n6236.in[1] (.names)                                             1.014     7.169
n6236.out[0] (.names)                                            0.261     7.430
n6241.in[1] (.names)                                             1.014     8.444
n6241.out[0] (.names)                                            0.261     8.705
n6238.in[0] (.names)                                             1.014     9.719
n6238.out[0] (.names)                                            0.261     9.980
n6228.in[0] (.names)                                             1.014    10.993
n6228.out[0] (.names)                                            0.261    11.254
n6229.in[0] (.names)                                             1.014    12.268
n6229.out[0] (.names)                                            0.261    12.529
n6232.in[0] (.names)                                             1.014    13.543
n6232.out[0] (.names)                                            0.261    13.804
n6224.in[0] (.names)                                             1.014    14.818
n6224.out[0] (.names)                                            0.261    15.079
n5452.in[1] (.names)                                             1.014    16.093
n5452.out[0] (.names)                                            0.261    16.354
n6225.in[0] (.names)                                             1.014    17.367
n6225.out[0] (.names)                                            0.261    17.628
n6221.in[0] (.names)                                             1.014    18.642
n6221.out[0] (.names)                                            0.261    18.903
n6233.in[0] (.names)                                             1.014    19.917
n6233.out[0] (.names)                                            0.261    20.178
n6243.in[0] (.names)                                             1.014    21.192
n6243.out[0] (.names)                                            0.261    21.453
n6244.in[0] (.names)                                             1.014    22.467
n6244.out[0] (.names)                                            0.261    22.728
n5474.in[0] (.names)                                             1.014    23.742
n5474.out[0] (.names)                                            0.261    24.003
n6205.in[1] (.names)                                             1.014    25.016
n6205.out[0] (.names)                                            0.261    25.277
n6481.in[3] (.names)                                             1.014    26.291
n6481.out[0] (.names)                                            0.261    26.552
n6483.in[2] (.names)                                             1.014    27.566
n6483.out[0] (.names)                                            0.261    27.827
n6269.in[3] (.names)                                             1.014    28.841
n6269.out[0] (.names)                                            0.261    29.102
n6387.in[1] (.names)                                             1.014    30.116
n6387.out[0] (.names)                                            0.261    30.377
n6484.in[0] (.names)                                             1.014    31.390
n6484.out[0] (.names)                                            0.261    31.651
n2358.in[0] (.names)                                             1.014    32.665
n2358.out[0] (.names)                                            0.261    32.926
n6381.in[1] (.names)                                             1.014    33.940
n6381.out[0] (.names)                                            0.261    34.201
n6396.in[1] (.names)                                             1.014    35.215
n6396.out[0] (.names)                                            0.261    35.476
n6397.in[0] (.names)                                             1.014    36.490
n6397.out[0] (.names)                                            0.261    36.751
n6412.in[0] (.names)                                             1.014    37.765
n6412.out[0] (.names)                                            0.261    38.026
n6321.in[0] (.names)                                             1.014    39.039
n6321.out[0] (.names)                                            0.261    39.300
n6414.in[2] (.names)                                             1.014    40.314
n6414.out[0] (.names)                                            0.261    40.575
n6415.in[0] (.names)                                             1.014    41.589
n6415.out[0] (.names)                                            0.261    41.850
n6028.in[0] (.names)                                             1.014    42.864
n6028.out[0] (.names)                                            0.261    43.125
n5967.in[0] (.names)                                             1.014    44.139
n5967.out[0] (.names)                                            0.261    44.400
n5305.in[0] (.names)                                             1.014    45.413
n5305.out[0] (.names)                                            0.261    45.674
n5214.in[2] (.names)                                             1.014    46.688
n5214.out[0] (.names)                                            0.261    46.949
n4657.in[0] (.names)                                             1.014    47.963
n4657.out[0] (.names)                                            0.261    48.224
n8067.in[2] (.names)                                             1.014    49.238
n8067.out[0] (.names)                                            0.261    49.499
n8064.in[1] (.names)                                             1.014    50.513
n8064.out[0] (.names)                                            0.261    50.774
n8066.in[0] (.names)                                             1.014    51.787
n8066.out[0] (.names)                                            0.261    52.048
n7949.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7949.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n2969.Q[0] (.latch clocked by pclk)
Endpoint  : n1539.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2969.clk[0] (.latch)                                            1.014     1.014
n2969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3889.in[2] (.names)                                             1.014     2.070
n3889.out[0] (.names)                                            0.261     2.331
n3914.in[2] (.names)                                             1.014     3.344
n3914.out[0] (.names)                                            0.261     3.605
n3915.in[0] (.names)                                             1.014     4.619
n3915.out[0] (.names)                                            0.261     4.880
n3888.in[0] (.names)                                             1.014     5.894
n3888.out[0] (.names)                                            0.261     6.155
n3892.in[0] (.names)                                             1.014     7.169
n3892.out[0] (.names)                                            0.261     7.430
n3893.in[2] (.names)                                             1.014     8.444
n3893.out[0] (.names)                                            0.261     8.705
n3894.in[0] (.names)                                             1.014     9.719
n3894.out[0] (.names)                                            0.261     9.980
n3896.in[0] (.names)                                             1.014    10.993
n3896.out[0] (.names)                                            0.261    11.254
n3897.in[1] (.names)                                             1.014    12.268
n3897.out[0] (.names)                                            0.261    12.529
n2876.in[1] (.names)                                             1.014    13.543
n2876.out[0] (.names)                                            0.261    13.804
n2877.in[3] (.names)                                             1.014    14.818
n2877.out[0] (.names)                                            0.261    15.079
n2900.in[2] (.names)                                             1.014    16.093
n2900.out[0] (.names)                                            0.261    16.354
n2886.in[2] (.names)                                             1.014    17.367
n2886.out[0] (.names)                                            0.261    17.628
n2896.in[0] (.names)                                             1.014    18.642
n2896.out[0] (.names)                                            0.261    18.903
n2892.in[0] (.names)                                             1.014    19.917
n2892.out[0] (.names)                                            0.261    20.178
n2893.in[2] (.names)                                             1.014    21.192
n2893.out[0] (.names)                                            0.261    21.453
n2894.in[0] (.names)                                             1.014    22.467
n2894.out[0] (.names)                                            0.261    22.728
n2897.in[0] (.names)                                             1.014    23.742
n2897.out[0] (.names)                                            0.261    24.003
n2888.in[2] (.names)                                             1.014    25.016
n2888.out[0] (.names)                                            0.261    25.277
n2878.in[0] (.names)                                             1.014    26.291
n2878.out[0] (.names)                                            0.261    26.552
n2879.in[0] (.names)                                             1.014    27.566
n2879.out[0] (.names)                                            0.261    27.827
n2881.in[1] (.names)                                             1.014    28.841
n2881.out[0] (.names)                                            0.261    29.102
n2884.in[0] (.names)                                             1.014    30.116
n2884.out[0] (.names)                                            0.261    30.377
n2885.in[0] (.names)                                             1.014    31.390
n2885.out[0] (.names)                                            0.261    31.651
n2643.in[0] (.names)                                             1.014    32.665
n2643.out[0] (.names)                                            0.261    32.926
n2644.in[2] (.names)                                             1.014    33.940
n2644.out[0] (.names)                                            0.261    34.201
n2648.in[1] (.names)                                             1.014    35.215
n2648.out[0] (.names)                                            0.261    35.476
n2589.in[1] (.names)                                             1.014    36.490
n2589.out[0] (.names)                                            0.261    36.751
n2014.in[0] (.names)                                             1.014    37.765
n2014.out[0] (.names)                                            0.261    38.026
n2656.in[0] (.names)                                             1.014    39.039
n2656.out[0] (.names)                                            0.261    39.300
n2657.in[3] (.names)                                             1.014    40.314
n2657.out[0] (.names)                                            0.261    40.575
n2659.in[1] (.names)                                             1.014    41.589
n2659.out[0] (.names)                                            0.261    41.850
n2665.in[1] (.names)                                             1.014    42.864
n2665.out[0] (.names)                                            0.261    43.125
n2636.in[0] (.names)                                             1.014    44.139
n2636.out[0] (.names)                                            0.261    44.400
n2621.in[1] (.names)                                             1.014    45.413
n2621.out[0] (.names)                                            0.261    45.674
n2637.in[0] (.names)                                             1.014    46.688
n2637.out[0] (.names)                                            0.261    46.949
n2533.in[0] (.names)                                             1.014    47.963
n2533.out[0] (.names)                                            0.261    48.224
n2639.in[0] (.names)                                             1.014    49.238
n2639.out[0] (.names)                                            0.261    49.499
n2664.in[1] (.names)                                             1.014    50.513
n2664.out[0] (.names)                                            0.261    50.774
n2334.in[1] (.names)                                             1.014    51.787
n2334.out[0] (.names)                                            0.261    52.048
n1539.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1539.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n6947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n6820.in[0] (.names)                                             1.014    47.963
n6820.out[0] (.names)                                            0.261    48.224
n6949.in[0] (.names)                                             1.014    49.238
n6949.out[0] (.names)                                            0.261    49.499
n6950.in[0] (.names)                                             1.014    50.513
n6950.out[0] (.names)                                            0.261    50.774
n6603.in[1] (.names)                                             1.014    51.787
n6603.out[0] (.names)                                            0.261    52.048
n6947.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6947.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n6604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n6820.in[0] (.names)                                             1.014    47.963
n6820.out[0] (.names)                                            0.261    48.224
n6949.in[0] (.names)                                             1.014    49.238
n6949.out[0] (.names)                                            0.261    49.499
n6950.in[0] (.names)                                             1.014    50.513
n6950.out[0] (.names)                                            0.261    50.774
n6603.in[1] (.names)                                             1.014    51.787
n6603.out[0] (.names)                                            0.261    52.048
n6604.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6604.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n7578.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n7733.in[0] (.names)                                             1.014    31.390
n7733.out[0] (.names)                                            0.261    31.651
n7736.in[1] (.names)                                             1.014    32.665
n7736.out[0] (.names)                                            0.261    32.926
n7738.in[0] (.names)                                             1.014    33.940
n7738.out[0] (.names)                                            0.261    34.201
n7739.in[0] (.names)                                             1.014    35.215
n7739.out[0] (.names)                                            0.261    35.476
n7742.in[0] (.names)                                             1.014    36.490
n7742.out[0] (.names)                                            0.261    36.751
n6040.in[1] (.names)                                             1.014    37.765
n6040.out[0] (.names)                                            0.261    38.026
n6499.in[0] (.names)                                             1.014    39.039
n6499.out[0] (.names)                                            0.261    39.300
n7618.in[1] (.names)                                             1.014    40.314
n7618.out[0] (.names)                                            0.261    40.575
n7624.in[0] (.names)                                             1.014    41.589
n7624.out[0] (.names)                                            0.261    41.850
n7625.in[0] (.names)                                             1.014    42.864
n7625.out[0] (.names)                                            0.261    43.125
n7627.in[1] (.names)                                             1.014    44.139
n7627.out[0] (.names)                                            0.261    44.400
n7628.in[0] (.names)                                             1.014    45.413
n7628.out[0] (.names)                                            0.261    45.674
n7629.in[0] (.names)                                             1.014    46.688
n7629.out[0] (.names)                                            0.261    46.949
n7607.in[0] (.names)                                             1.014    47.963
n7607.out[0] (.names)                                            0.261    48.224
n7608.in[2] (.names)                                             1.014    49.238
n7608.out[0] (.names)                                            0.261    49.499
n6597.in[1] (.names)                                             1.014    50.513
n6597.out[0] (.names)                                            0.261    50.774
n7577.in[1] (.names)                                             1.014    51.787
n7577.out[0] (.names)                                            0.261    52.048
n7578.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7578.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n5627.Q[0] (.latch clocked by pclk)
Endpoint  : n8745.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5627.clk[0] (.latch)                                            1.014     1.014
n5627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8124.in[0] (.names)                                             1.014     2.070
n8124.out[0] (.names)                                            0.261     2.331
n8119.in[0] (.names)                                             1.014     3.344
n8119.out[0] (.names)                                            0.261     3.605
n8120.in[0] (.names)                                             1.014     4.619
n8120.out[0] (.names)                                            0.261     4.880
n8123.in[1] (.names)                                             1.014     5.894
n8123.out[0] (.names)                                            0.261     6.155
n8091.in[0] (.names)                                             1.014     7.169
n8091.out[0] (.names)                                            0.261     7.430
n8080.in[1] (.names)                                             1.014     8.444
n8080.out[0] (.names)                                            0.261     8.705
n8083.in[0] (.names)                                             1.014     9.719
n8083.out[0] (.names)                                            0.261     9.980
n8092.in[0] (.names)                                             1.014    10.993
n8092.out[0] (.names)                                            0.261    11.254
n8081.in[0] (.names)                                             1.014    12.268
n8081.out[0] (.names)                                            0.261    12.529
n8082.in[1] (.names)                                             1.014    13.543
n8082.out[0] (.names)                                            0.261    13.804
n8090.in[1] (.names)                                             1.014    14.818
n8090.out[0] (.names)                                            0.261    15.079
n8097.in[3] (.names)                                             1.014    16.093
n8097.out[0] (.names)                                            0.261    16.354
n8098.in[0] (.names)                                             1.014    17.367
n8098.out[0] (.names)                                            0.261    17.628
n1887.in[0] (.names)                                             1.014    18.642
n1887.out[0] (.names)                                            0.261    18.903
n8099.in[0] (.names)                                             1.014    19.917
n8099.out[0] (.names)                                            0.261    20.178
n1761.in[0] (.names)                                             1.014    21.192
n1761.out[0] (.names)                                            0.261    21.453
n9213.in[1] (.names)                                             1.014    22.467
n9213.out[0] (.names)                                            0.261    22.728
n9215.in[1] (.names)                                             1.014    23.742
n9215.out[0] (.names)                                            0.261    24.003
n9201.in[0] (.names)                                             1.014    25.016
n9201.out[0] (.names)                                            0.261    25.277
n9202.in[0] (.names)                                             1.014    26.291
n9202.out[0] (.names)                                            0.261    26.552
n9206.in[2] (.names)                                             1.014    27.566
n9206.out[0] (.names)                                            0.261    27.827
n9208.in[0] (.names)                                             1.014    28.841
n9208.out[0] (.names)                                            0.261    29.102
n9160.in[1] (.names)                                             1.014    30.116
n9160.out[0] (.names)                                            0.261    30.377
n9209.in[1] (.names)                                             1.014    31.390
n9209.out[0] (.names)                                            0.261    31.651
n9210.in[0] (.names)                                             1.014    32.665
n9210.out[0] (.names)                                            0.261    32.926
n9211.in[1] (.names)                                             1.014    33.940
n9211.out[0] (.names)                                            0.261    34.201
n9212.in[1] (.names)                                             1.014    35.215
n9212.out[0] (.names)                                            0.261    35.476
n2091.in[1] (.names)                                             1.014    36.490
n2091.out[0] (.names)                                            0.261    36.751
n8681.in[1] (.names)                                             1.014    37.765
n8681.out[0] (.names)                                            0.261    38.026
n9195.in[0] (.names)                                             1.014    39.039
n9195.out[0] (.names)                                            0.261    39.300
n9193.in[0] (.names)                                             1.014    40.314
n9193.out[0] (.names)                                            0.261    40.575
n9192.in[1] (.names)                                             1.014    41.589
n9192.out[0] (.names)                                            0.261    41.850
n8953.in[0] (.names)                                             1.014    42.864
n8953.out[0] (.names)                                            0.261    43.125
n9199.in[0] (.names)                                             1.014    44.139
n9199.out[0] (.names)                                            0.261    44.400
n8653.in[0] (.names)                                             1.014    45.413
n8653.out[0] (.names)                                            0.261    45.674
n2025.in[1] (.names)                                             1.014    46.688
n2025.out[0] (.names)                                            0.261    46.949
n8747.in[0] (.names)                                             1.014    47.963
n8747.out[0] (.names)                                            0.261    48.224
n8748.in[1] (.names)                                             1.014    49.238
n8748.out[0] (.names)                                            0.261    49.499
n8698.in[1] (.names)                                             1.014    50.513
n8698.out[0] (.names)                                            0.261    50.774
n8744.in[1] (.names)                                             1.014    51.787
n8744.out[0] (.names)                                            0.261    52.048
n8745.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8745.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n8232.Q[0] (.latch clocked by pclk)
Endpoint  : n8526.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8232.clk[0] (.latch)                                            1.014     1.014
n8232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8228.in[0] (.names)                                             1.014     2.070
n8228.out[0] (.names)                                            0.261     2.331
n8229.in[0] (.names)                                             1.014     3.344
n8229.out[0] (.names)                                            0.261     3.605
n8225.in[0] (.names)                                             1.014     4.619
n8225.out[0] (.names)                                            0.261     4.880
n8243.in[3] (.names)                                             1.014     5.894
n8243.out[0] (.names)                                            0.261     6.155
n8239.in[0] (.names)                                             1.014     7.169
n8239.out[0] (.names)                                            0.261     7.430
n8240.in[1] (.names)                                             1.014     8.444
n8240.out[0] (.names)                                            0.261     8.705
n8238.in[0] (.names)                                             1.014     9.719
n8238.out[0] (.names)                                            0.261     9.980
n1998.in[2] (.names)                                             1.014    10.993
n1998.out[0] (.names)                                            0.261    11.254
n8241.in[1] (.names)                                             1.014    12.268
n8241.out[0] (.names)                                            0.261    12.529
n8244.in[0] (.names)                                             1.014    13.543
n8244.out[0] (.names)                                            0.261    13.804
n7429.in[0] (.names)                                             1.014    14.818
n7429.out[0] (.names)                                            0.261    15.079
n8245.in[0] (.names)                                             1.014    16.093
n8245.out[0] (.names)                                            0.261    16.354
n8247.in[0] (.names)                                             1.014    17.367
n8247.out[0] (.names)                                            0.261    17.628
n1891.in[0] (.names)                                             1.014    18.642
n1891.out[0] (.names)                                            0.261    18.903
n2124.in[0] (.names)                                             1.014    19.917
n2124.out[0] (.names)                                            0.261    20.178
n2484.in[3] (.names)                                             1.014    21.192
n2484.out[0] (.names)                                            0.261    21.453
n2399.in[1] (.names)                                             1.014    22.467
n2399.out[0] (.names)                                            0.261    22.728
n2487.in[0] (.names)                                             1.014    23.742
n2487.out[0] (.names)                                            0.261    24.003
n2458.in[0] (.names)                                             1.014    25.016
n2458.out[0] (.names)                                            0.261    25.277
n2459.in[0] (.names)                                             1.014    26.291
n2459.out[0] (.names)                                            0.261    26.552
n2460.in[0] (.names)                                             1.014    27.566
n2460.out[0] (.names)                                            0.261    27.827
n2461.in[0] (.names)                                             1.014    28.841
n2461.out[0] (.names)                                            0.261    29.102
n4346.in[0] (.names)                                             1.014    30.116
n4346.out[0] (.names)                                            0.261    30.377
n4348.in[0] (.names)                                             1.014    31.390
n4348.out[0] (.names)                                            0.261    31.651
n4174.in[0] (.names)                                             1.014    32.665
n4174.out[0] (.names)                                            0.261    32.926
n4381.in[0] (.names)                                             1.014    33.940
n4381.out[0] (.names)                                            0.261    34.201
n4350.in[0] (.names)                                             1.014    35.215
n4350.out[0] (.names)                                            0.261    35.476
n4352.in[0] (.names)                                             1.014    36.490
n4352.out[0] (.names)                                            0.261    36.751
n4358.in[1] (.names)                                             1.014    37.765
n4358.out[0] (.names)                                            0.261    38.026
n2372.in[1] (.names)                                             1.014    39.039
n2372.out[0] (.names)                                            0.261    39.300
n4638.in[2] (.names)                                             1.014    40.314
n4638.out[0] (.names)                                            0.261    40.575
n4639.in[1] (.names)                                             1.014    41.589
n4639.out[0] (.names)                                            0.261    41.850
n4636.in[2] (.names)                                             1.014    42.864
n4636.out[0] (.names)                                            0.261    43.125
n4606.in[0] (.names)                                             1.014    44.139
n4606.out[0] (.names)                                            0.261    44.400
n2349.in[0] (.names)                                             1.014    45.413
n2349.out[0] (.names)                                            0.261    45.674
n4604.in[0] (.names)                                             1.014    46.688
n4604.out[0] (.names)                                            0.261    46.949
n4607.in[1] (.names)                                             1.014    47.963
n4607.out[0] (.names)                                            0.261    48.224
n4609.in[1] (.names)                                             1.014    49.238
n4609.out[0] (.names)                                            0.261    49.499
n8543.in[0] (.names)                                             1.014    50.513
n8543.out[0] (.names)                                            0.261    50.774
n8528.in[1] (.names)                                             1.014    51.787
n8528.out[0] (.names)                                            0.261    52.048
n8526.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8526.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n8232.Q[0] (.latch clocked by pclk)
Endpoint  : n2283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8232.clk[0] (.latch)                                            1.014     1.014
n8232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8228.in[0] (.names)                                             1.014     2.070
n8228.out[0] (.names)                                            0.261     2.331
n8229.in[0] (.names)                                             1.014     3.344
n8229.out[0] (.names)                                            0.261     3.605
n8225.in[0] (.names)                                             1.014     4.619
n8225.out[0] (.names)                                            0.261     4.880
n8243.in[3] (.names)                                             1.014     5.894
n8243.out[0] (.names)                                            0.261     6.155
n8239.in[0] (.names)                                             1.014     7.169
n8239.out[0] (.names)                                            0.261     7.430
n8240.in[1] (.names)                                             1.014     8.444
n8240.out[0] (.names)                                            0.261     8.705
n8238.in[0] (.names)                                             1.014     9.719
n8238.out[0] (.names)                                            0.261     9.980
n1998.in[2] (.names)                                             1.014    10.993
n1998.out[0] (.names)                                            0.261    11.254
n8241.in[1] (.names)                                             1.014    12.268
n8241.out[0] (.names)                                            0.261    12.529
n8244.in[0] (.names)                                             1.014    13.543
n8244.out[0] (.names)                                            0.261    13.804
n7429.in[0] (.names)                                             1.014    14.818
n7429.out[0] (.names)                                            0.261    15.079
n8245.in[0] (.names)                                             1.014    16.093
n8245.out[0] (.names)                                            0.261    16.354
n8247.in[0] (.names)                                             1.014    17.367
n8247.out[0] (.names)                                            0.261    17.628
n1891.in[0] (.names)                                             1.014    18.642
n1891.out[0] (.names)                                            0.261    18.903
n2124.in[0] (.names)                                             1.014    19.917
n2124.out[0] (.names)                                            0.261    20.178
n2484.in[3] (.names)                                             1.014    21.192
n2484.out[0] (.names)                                            0.261    21.453
n2399.in[1] (.names)                                             1.014    22.467
n2399.out[0] (.names)                                            0.261    22.728
n2487.in[0] (.names)                                             1.014    23.742
n2487.out[0] (.names)                                            0.261    24.003
n2458.in[0] (.names)                                             1.014    25.016
n2458.out[0] (.names)                                            0.261    25.277
n2053.in[1] (.names)                                             1.014    26.291
n2053.out[0] (.names)                                            0.261    26.552
n2880.in[0] (.names)                                             1.014    27.566
n2880.out[0] (.names)                                            0.261    27.827
n2912.in[1] (.names)                                             1.014    28.841
n2912.out[0] (.names)                                            0.261    29.102
n2914.in[2] (.names)                                             1.014    30.116
n2914.out[0] (.names)                                            0.261    30.377
n2906.in[0] (.names)                                             1.014    31.390
n2906.out[0] (.names)                                            0.261    31.651
n2711.in[0] (.names)                                             1.014    32.665
n2711.out[0] (.names)                                            0.261    32.926
n2910.in[0] (.names)                                             1.014    33.940
n2910.out[0] (.names)                                            0.261    34.201
n2911.in[0] (.names)                                             1.014    35.215
n2911.out[0] (.names)                                            0.261    35.476
n2384.in[1] (.names)                                             1.014    36.490
n2384.out[0] (.names)                                            0.261    36.751
n2916.in[0] (.names)                                             1.014    37.765
n2916.out[0] (.names)                                            0.261    38.026
n2576.in[1] (.names)                                             1.014    39.039
n2576.out[0] (.names)                                            0.261    39.300
n2577.in[1] (.names)                                             1.014    40.314
n2577.out[0] (.names)                                            0.261    40.575
n1642.in[1] (.names)                                             1.014    41.589
n1642.out[0] (.names)                                            0.261    41.850
n2595.in[0] (.names)                                             1.014    42.864
n2595.out[0] (.names)                                            0.261    43.125
n2597.in[0] (.names)                                             1.014    44.139
n2597.out[0] (.names)                                            0.261    44.400
n2598.in[0] (.names)                                             1.014    45.413
n2598.out[0] (.names)                                            0.261    45.674
n2599.in[0] (.names)                                             1.014    46.688
n2599.out[0] (.names)                                            0.261    46.949
n2289.in[1] (.names)                                             1.014    47.963
n2289.out[0] (.names)                                            0.261    48.224
n2600.in[0] (.names)                                             1.014    49.238
n2600.out[0] (.names)                                            0.261    49.499
n2601.in[1] (.names)                                             1.014    50.513
n2601.out[0] (.names)                                            0.261    50.774
n2282.in[0] (.names)                                             1.014    51.787
n2282.out[0] (.names)                                            0.261    52.048
n2283.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2283.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n8232.Q[0] (.latch clocked by pclk)
Endpoint  : n2628.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8232.clk[0] (.latch)                                            1.014     1.014
n8232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8228.in[0] (.names)                                             1.014     2.070
n8228.out[0] (.names)                                            0.261     2.331
n8229.in[0] (.names)                                             1.014     3.344
n8229.out[0] (.names)                                            0.261     3.605
n8225.in[0] (.names)                                             1.014     4.619
n8225.out[0] (.names)                                            0.261     4.880
n8243.in[3] (.names)                                             1.014     5.894
n8243.out[0] (.names)                                            0.261     6.155
n8239.in[0] (.names)                                             1.014     7.169
n8239.out[0] (.names)                                            0.261     7.430
n8240.in[1] (.names)                                             1.014     8.444
n8240.out[0] (.names)                                            0.261     8.705
n8238.in[0] (.names)                                             1.014     9.719
n8238.out[0] (.names)                                            0.261     9.980
n1998.in[2] (.names)                                             1.014    10.993
n1998.out[0] (.names)                                            0.261    11.254
n8241.in[1] (.names)                                             1.014    12.268
n8241.out[0] (.names)                                            0.261    12.529
n8244.in[0] (.names)                                             1.014    13.543
n8244.out[0] (.names)                                            0.261    13.804
n7429.in[0] (.names)                                             1.014    14.818
n7429.out[0] (.names)                                            0.261    15.079
n8245.in[0] (.names)                                             1.014    16.093
n8245.out[0] (.names)                                            0.261    16.354
n8247.in[0] (.names)                                             1.014    17.367
n8247.out[0] (.names)                                            0.261    17.628
n1891.in[0] (.names)                                             1.014    18.642
n1891.out[0] (.names)                                            0.261    18.903
n2124.in[0] (.names)                                             1.014    19.917
n2124.out[0] (.names)                                            0.261    20.178
n2484.in[3] (.names)                                             1.014    21.192
n2484.out[0] (.names)                                            0.261    21.453
n2399.in[1] (.names)                                             1.014    22.467
n2399.out[0] (.names)                                            0.261    22.728
n2487.in[0] (.names)                                             1.014    23.742
n2487.out[0] (.names)                                            0.261    24.003
n2458.in[0] (.names)                                             1.014    25.016
n2458.out[0] (.names)                                            0.261    25.277
n2053.in[1] (.names)                                             1.014    26.291
n2053.out[0] (.names)                                            0.261    26.552
n2880.in[0] (.names)                                             1.014    27.566
n2880.out[0] (.names)                                            0.261    27.827
n2912.in[1] (.names)                                             1.014    28.841
n2912.out[0] (.names)                                            0.261    29.102
n2914.in[2] (.names)                                             1.014    30.116
n2914.out[0] (.names)                                            0.261    30.377
n2906.in[0] (.names)                                             1.014    31.390
n2906.out[0] (.names)                                            0.261    31.651
n2711.in[0] (.names)                                             1.014    32.665
n2711.out[0] (.names)                                            0.261    32.926
n2910.in[0] (.names)                                             1.014    33.940
n2910.out[0] (.names)                                            0.261    34.201
n2911.in[0] (.names)                                             1.014    35.215
n2911.out[0] (.names)                                            0.261    35.476
n2384.in[1] (.names)                                             1.014    36.490
n2384.out[0] (.names)                                            0.261    36.751
n2916.in[0] (.names)                                             1.014    37.765
n2916.out[0] (.names)                                            0.261    38.026
n2576.in[1] (.names)                                             1.014    39.039
n2576.out[0] (.names)                                            0.261    39.300
n2577.in[1] (.names)                                             1.014    40.314
n2577.out[0] (.names)                                            0.261    40.575
n1642.in[1] (.names)                                             1.014    41.589
n1642.out[0] (.names)                                            0.261    41.850
n2595.in[0] (.names)                                             1.014    42.864
n2595.out[0] (.names)                                            0.261    43.125
n2597.in[0] (.names)                                             1.014    44.139
n2597.out[0] (.names)                                            0.261    44.400
n2598.in[0] (.names)                                             1.014    45.413
n2598.out[0] (.names)                                            0.261    45.674
n2599.in[0] (.names)                                             1.014    46.688
n2599.out[0] (.names)                                            0.261    46.949
n2289.in[1] (.names)                                             1.014    47.963
n2289.out[0] (.names)                                            0.261    48.224
n2600.in[0] (.names)                                             1.014    49.238
n2600.out[0] (.names)                                            0.261    49.499
n2601.in[1] (.names)                                             1.014    50.513
n2601.out[0] (.names)                                            0.261    50.774
n2282.in[0] (.names)                                             1.014    51.787
n2282.out[0] (.names)                                            0.261    52.048
n2628.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2628.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n7943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7905.in[2] (.names)                                             1.014    22.467
n7905.out[0] (.names)                                            0.261    22.728
n7906.in[1] (.names)                                             1.014    23.742
n7906.out[0] (.names)                                            0.261    24.003
n7893.in[0] (.names)                                             1.014    25.016
n7893.out[0] (.names)                                            0.261    25.277
n7907.in[0] (.names)                                             1.014    26.291
n7907.out[0] (.names)                                            0.261    26.552
n7602.in[1] (.names)                                             1.014    27.566
n7602.out[0] (.names)                                            0.261    27.827
n7908.in[0] (.names)                                             1.014    28.841
n7908.out[0] (.names)                                            0.261    29.102
n7726.in[3] (.names)                                             1.014    30.116
n7726.out[0] (.names)                                            0.261    30.377
n7923.in[0] (.names)                                             1.014    31.390
n7923.out[0] (.names)                                            0.261    31.651
n7609.in[0] (.names)                                             1.014    32.665
n7609.out[0] (.names)                                            0.261    32.926
n7924.in[0] (.names)                                             1.014    33.940
n7924.out[0] (.names)                                            0.261    34.201
n7925.in[0] (.names)                                             1.014    35.215
n7925.out[0] (.names)                                            0.261    35.476
n7927.in[2] (.names)                                             1.014    36.490
n7927.out[0] (.names)                                            0.261    36.751
n7894.in[0] (.names)                                             1.014    37.765
n7894.out[0] (.names)                                            0.261    38.026
n7940.in[0] (.names)                                             1.014    39.039
n7940.out[0] (.names)                                            0.261    39.300
n7941.in[1] (.names)                                             1.014    40.314
n7941.out[0] (.names)                                            0.261    40.575
n7942.in[0] (.names)                                             1.014    41.589
n7942.out[0] (.names)                                            0.261    41.850
n7928.in[0] (.names)                                             1.014    42.864
n7928.out[0] (.names)                                            0.261    43.125
n7929.in[0] (.names)                                             1.014    44.139
n7929.out[0] (.names)                                            0.261    44.400
n7157.in[0] (.names)                                             1.014    45.413
n7157.out[0] (.names)                                            0.261    45.674
n7610.in[2] (.names)                                             1.014    46.688
n7610.out[0] (.names)                                            0.261    46.949
n7934.in[1] (.names)                                             1.014    47.963
n7934.out[0] (.names)                                            0.261    48.224
n6492.in[2] (.names)                                             1.014    49.238
n6492.out[0] (.names)                                            0.261    49.499
n7944.in[2] (.names)                                             1.014    50.513
n7944.out[0] (.names)                                            0.261    50.774
n7553.in[1] (.names)                                             1.014    51.787
n7553.out[0] (.names)                                            0.261    52.048
n7943.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7943.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n2969.Q[0] (.latch clocked by pclk)
Endpoint  : n2666.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2969.clk[0] (.latch)                                            1.014     1.014
n2969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3889.in[2] (.names)                                             1.014     2.070
n3889.out[0] (.names)                                            0.261     2.331
n3914.in[2] (.names)                                             1.014     3.344
n3914.out[0] (.names)                                            0.261     3.605
n3915.in[0] (.names)                                             1.014     4.619
n3915.out[0] (.names)                                            0.261     4.880
n3888.in[0] (.names)                                             1.014     5.894
n3888.out[0] (.names)                                            0.261     6.155
n3892.in[0] (.names)                                             1.014     7.169
n3892.out[0] (.names)                                            0.261     7.430
n3893.in[2] (.names)                                             1.014     8.444
n3893.out[0] (.names)                                            0.261     8.705
n3894.in[0] (.names)                                             1.014     9.719
n3894.out[0] (.names)                                            0.261     9.980
n3896.in[0] (.names)                                             1.014    10.993
n3896.out[0] (.names)                                            0.261    11.254
n3897.in[1] (.names)                                             1.014    12.268
n3897.out[0] (.names)                                            0.261    12.529
n2876.in[1] (.names)                                             1.014    13.543
n2876.out[0] (.names)                                            0.261    13.804
n2877.in[3] (.names)                                             1.014    14.818
n2877.out[0] (.names)                                            0.261    15.079
n2900.in[2] (.names)                                             1.014    16.093
n2900.out[0] (.names)                                            0.261    16.354
n2886.in[2] (.names)                                             1.014    17.367
n2886.out[0] (.names)                                            0.261    17.628
n2896.in[0] (.names)                                             1.014    18.642
n2896.out[0] (.names)                                            0.261    18.903
n2892.in[0] (.names)                                             1.014    19.917
n2892.out[0] (.names)                                            0.261    20.178
n2893.in[2] (.names)                                             1.014    21.192
n2893.out[0] (.names)                                            0.261    21.453
n2894.in[0] (.names)                                             1.014    22.467
n2894.out[0] (.names)                                            0.261    22.728
n2897.in[0] (.names)                                             1.014    23.742
n2897.out[0] (.names)                                            0.261    24.003
n2888.in[2] (.names)                                             1.014    25.016
n2888.out[0] (.names)                                            0.261    25.277
n2878.in[0] (.names)                                             1.014    26.291
n2878.out[0] (.names)                                            0.261    26.552
n2879.in[0] (.names)                                             1.014    27.566
n2879.out[0] (.names)                                            0.261    27.827
n2881.in[1] (.names)                                             1.014    28.841
n2881.out[0] (.names)                                            0.261    29.102
n2884.in[0] (.names)                                             1.014    30.116
n2884.out[0] (.names)                                            0.261    30.377
n2885.in[0] (.names)                                             1.014    31.390
n2885.out[0] (.names)                                            0.261    31.651
n2643.in[0] (.names)                                             1.014    32.665
n2643.out[0] (.names)                                            0.261    32.926
n2644.in[2] (.names)                                             1.014    33.940
n2644.out[0] (.names)                                            0.261    34.201
n2648.in[1] (.names)                                             1.014    35.215
n2648.out[0] (.names)                                            0.261    35.476
n2589.in[1] (.names)                                             1.014    36.490
n2589.out[0] (.names)                                            0.261    36.751
n2014.in[0] (.names)                                             1.014    37.765
n2014.out[0] (.names)                                            0.261    38.026
n2656.in[0] (.names)                                             1.014    39.039
n2656.out[0] (.names)                                            0.261    39.300
n2657.in[3] (.names)                                             1.014    40.314
n2657.out[0] (.names)                                            0.261    40.575
n2659.in[1] (.names)                                             1.014    41.589
n2659.out[0] (.names)                                            0.261    41.850
n2665.in[1] (.names)                                             1.014    42.864
n2665.out[0] (.names)                                            0.261    43.125
n2636.in[0] (.names)                                             1.014    44.139
n2636.out[0] (.names)                                            0.261    44.400
n2621.in[1] (.names)                                             1.014    45.413
n2621.out[0] (.names)                                            0.261    45.674
n2637.in[0] (.names)                                             1.014    46.688
n2637.out[0] (.names)                                            0.261    46.949
n2533.in[0] (.names)                                             1.014    47.963
n2533.out[0] (.names)                                            0.261    48.224
n2639.in[0] (.names)                                             1.014    49.238
n2639.out[0] (.names)                                            0.261    49.499
n2664.in[1] (.names)                                             1.014    50.513
n2664.out[0] (.names)                                            0.261    50.774
n2334.in[1] (.names)                                             1.014    51.787
n2334.out[0] (.names)                                            0.261    52.048
n2666.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2666.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n3759.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3514.in[0] (.names)                                             1.014    39.039
n3514.out[0] (.names)                                            0.261    39.300
n2963.in[1] (.names)                                             1.014    40.314
n2963.out[0] (.names)                                            0.261    40.575
n3523.in[0] (.names)                                             1.014    41.589
n3523.out[0] (.names)                                            0.261    41.850
n3524.in[1] (.names)                                             1.014    42.864
n3524.out[0] (.names)                                            0.261    43.125
n3525.in[1] (.names)                                             1.014    44.139
n3525.out[0] (.names)                                            0.261    44.400
n3529.in[0] (.names)                                             1.014    45.413
n3529.out[0] (.names)                                            0.261    45.674
n3530.in[0] (.names)                                             1.014    46.688
n3530.out[0] (.names)                                            0.261    46.949
n3538.in[1] (.names)                                             1.014    47.963
n3538.out[0] (.names)                                            0.261    48.224
n3541.in[0] (.names)                                             1.014    49.238
n3541.out[0] (.names)                                            0.261    49.499
n2941.in[0] (.names)                                             1.014    50.513
n2941.out[0] (.names)                                            0.261    50.774
n3542.in[0] (.names)                                             1.014    51.787
n3542.out[0] (.names)                                            0.261    52.048
n3759.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3759.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n2976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3514.in[0] (.names)                                             1.014    39.039
n3514.out[0] (.names)                                            0.261    39.300
n2963.in[1] (.names)                                             1.014    40.314
n2963.out[0] (.names)                                            0.261    40.575
n3523.in[0] (.names)                                             1.014    41.589
n3523.out[0] (.names)                                            0.261    41.850
n3524.in[1] (.names)                                             1.014    42.864
n3524.out[0] (.names)                                            0.261    43.125
n3525.in[1] (.names)                                             1.014    44.139
n3525.out[0] (.names)                                            0.261    44.400
n3529.in[0] (.names)                                             1.014    45.413
n3529.out[0] (.names)                                            0.261    45.674
n3530.in[0] (.names)                                             1.014    46.688
n3530.out[0] (.names)                                            0.261    46.949
n3538.in[1] (.names)                                             1.014    47.963
n3538.out[0] (.names)                                            0.261    48.224
n3541.in[0] (.names)                                             1.014    49.238
n3541.out[0] (.names)                                            0.261    49.499
n2941.in[0] (.names)                                             1.014    50.513
n2941.out[0] (.names)                                            0.261    50.774
n2975.in[1] (.names)                                             1.014    51.787
n2975.out[0] (.names)                                            0.261    52.048
n2976.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2976.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n3543.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3514.in[0] (.names)                                             1.014    39.039
n3514.out[0] (.names)                                            0.261    39.300
n2963.in[1] (.names)                                             1.014    40.314
n2963.out[0] (.names)                                            0.261    40.575
n3523.in[0] (.names)                                             1.014    41.589
n3523.out[0] (.names)                                            0.261    41.850
n3524.in[1] (.names)                                             1.014    42.864
n3524.out[0] (.names)                                            0.261    43.125
n3525.in[1] (.names)                                             1.014    44.139
n3525.out[0] (.names)                                            0.261    44.400
n3529.in[0] (.names)                                             1.014    45.413
n3529.out[0] (.names)                                            0.261    45.674
n3530.in[0] (.names)                                             1.014    46.688
n3530.out[0] (.names)                                            0.261    46.949
n3538.in[1] (.names)                                             1.014    47.963
n3538.out[0] (.names)                                            0.261    48.224
n3541.in[0] (.names)                                             1.014    49.238
n3541.out[0] (.names)                                            0.261    49.499
n2941.in[0] (.names)                                             1.014    50.513
n2941.out[0] (.names)                                            0.261    50.774
n2975.in[1] (.names)                                             1.014    51.787
n2975.out[0] (.names)                                            0.261    52.048
n3543.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3543.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n4246.Q[0] (.latch clocked by pclk)
Endpoint  : n4013.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4246.clk[0] (.latch)                                            1.014     1.014
n4246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4214.in[0] (.names)                                             1.014     2.070
n4214.out[0] (.names)                                            0.261     2.331
n4568.in[1] (.names)                                             1.014     3.344
n4568.out[0] (.names)                                            0.261     3.605
n4570.in[1] (.names)                                             1.014     4.619
n4570.out[0] (.names)                                            0.261     4.880
n4571.in[0] (.names)                                             1.014     5.894
n4571.out[0] (.names)                                            0.261     6.155
n4010.in[0] (.names)                                             1.014     7.169
n4010.out[0] (.names)                                            0.261     7.430
n4579.in[0] (.names)                                             1.014     8.444
n4579.out[0] (.names)                                            0.261     8.705
n4580.in[1] (.names)                                             1.014     9.719
n4580.out[0] (.names)                                            0.261     9.980
n4581.in[1] (.names)                                             1.014    10.993
n4581.out[0] (.names)                                            0.261    11.254
n4587.in[0] (.names)                                             1.014    12.268
n4587.out[0] (.names)                                            0.261    12.529
n4590.in[1] (.names)                                             1.014    13.543
n4590.out[0] (.names)                                            0.261    13.804
n4591.in[0] (.names)                                             1.014    14.818
n4591.out[0] (.names)                                            0.261    15.079
n4595.in[1] (.names)                                             1.014    16.093
n4595.out[0] (.names)                                            0.261    16.354
n4597.in[0] (.names)                                             1.014    17.367
n4597.out[0] (.names)                                            0.261    17.628
n4025.in[1] (.names)                                             1.014    18.642
n4025.out[0] (.names)                                            0.261    18.903
n4610.in[1] (.names)                                             1.014    19.917
n4610.out[0] (.names)                                            0.261    20.178
n4615.in[0] (.names)                                             1.014    21.192
n4615.out[0] (.names)                                            0.261    21.453
n4616.in[3] (.names)                                             1.014    22.467
n4616.out[0] (.names)                                            0.261    22.728
n4603.in[0] (.names)                                             1.014    23.742
n4603.out[0] (.names)                                            0.261    24.003
n4624.in[1] (.names)                                             1.014    25.016
n4624.out[0] (.names)                                            0.261    25.277
n4626.in[0] (.names)                                             1.014    26.291
n4626.out[0] (.names)                                            0.261    26.552
n4637.in[1] (.names)                                             1.014    27.566
n4637.out[0] (.names)                                            0.261    27.827
n3987.in[1] (.names)                                             1.014    28.841
n3987.out[0] (.names)                                            0.261    29.102
n4635.in[0] (.names)                                             1.014    30.116
n4635.out[0] (.names)                                            0.261    30.377
n4049.in[0] (.names)                                             1.014    31.390
n4049.out[0] (.names)                                            0.261    31.651
n4050.in[2] (.names)                                             1.014    32.665
n4050.out[0] (.names)                                            0.261    32.926
n4035.in[2] (.names)                                             1.014    33.940
n4035.out[0] (.names)                                            0.261    34.201
n4051.in[1] (.names)                                             1.014    35.215
n4051.out[0] (.names)                                            0.261    35.476
n4044.in[1] (.names)                                             1.014    36.490
n4044.out[0] (.names)                                            0.261    36.751
n4054.in[1] (.names)                                             1.014    37.765
n4054.out[0] (.names)                                            0.261    38.026
n4078.in[1] (.names)                                             1.014    39.039
n4078.out[0] (.names)                                            0.261    39.300
n3993.in[1] (.names)                                             1.014    40.314
n3993.out[0] (.names)                                            0.261    40.575
n4080.in[0] (.names)                                             1.014    41.589
n4080.out[0] (.names)                                            0.261    41.850
n2937.in[3] (.names)                                             1.014    42.864
n2937.out[0] (.names)                                            0.261    43.125
n2420.in[0] (.names)                                             1.014    44.139
n2420.out[0] (.names)                                            0.261    44.400
n4085.in[1] (.names)                                             1.014    45.413
n4085.out[0] (.names)                                            0.261    45.674
n3982.in[0] (.names)                                             1.014    46.688
n3982.out[0] (.names)                                            0.261    46.949
n3999.in[1] (.names)                                             1.014    47.963
n3999.out[0] (.names)                                            0.261    48.224
n3985.in[0] (.names)                                             1.014    49.238
n3985.out[0] (.names)                                            0.261    49.499
n4012.in[0] (.names)                                             1.014    50.513
n4012.out[0] (.names)                                            0.261    50.774
n1531.in[0] (.names)                                             1.014    51.787
n1531.out[0] (.names)                                            0.261    52.048
n4013.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4013.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n6606.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n7524.in[0] (.names)                                             1.014    33.940
n7524.out[0] (.names)                                            0.261    34.201
n7529.in[1] (.names)                                             1.014    35.215
n7529.out[0] (.names)                                            0.261    35.476
n2284.in[1] (.names)                                             1.014    36.490
n2284.out[0] (.names)                                            0.261    36.751
n7530.in[0] (.names)                                             1.014    37.765
n7530.out[0] (.names)                                            0.261    38.026
n7359.in[2] (.names)                                             1.014    39.039
n7359.out[0] (.names)                                            0.261    39.300
n7546.in[2] (.names)                                             1.014    40.314
n7546.out[0] (.names)                                            0.261    40.575
n7542.in[0] (.names)                                             1.014    41.589
n7542.out[0] (.names)                                            0.261    41.850
n7543.in[0] (.names)                                             1.014    42.864
n7543.out[0] (.names)                                            0.261    43.125
n7229.in[0] (.names)                                             1.014    44.139
n7229.out[0] (.names)                                            0.261    44.400
n7230.in[0] (.names)                                             1.014    45.413
n7230.out[0] (.names)                                            0.261    45.674
n7235.in[0] (.names)                                             1.014    46.688
n7235.out[0] (.names)                                            0.261    46.949
n6522.in[0] (.names)                                             1.014    47.963
n6522.out[0] (.names)                                            0.261    48.224
n6801.in[1] (.names)                                             1.014    49.238
n6801.out[0] (.names)                                            0.261    49.499
n1480.in[1] (.names)                                             1.014    50.513
n1480.out[0] (.names)                                            0.261    50.774
n6605.in[0] (.names)                                             1.014    51.787
n6605.out[0] (.names)                                            0.261    52.048
n6606.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6606.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n7518.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n7524.in[0] (.names)                                             1.014    33.940
n7524.out[0] (.names)                                            0.261    34.201
n7529.in[1] (.names)                                             1.014    35.215
n7529.out[0] (.names)                                            0.261    35.476
n2284.in[1] (.names)                                             1.014    36.490
n2284.out[0] (.names)                                            0.261    36.751
n7530.in[0] (.names)                                             1.014    37.765
n7530.out[0] (.names)                                            0.261    38.026
n7359.in[2] (.names)                                             1.014    39.039
n7359.out[0] (.names)                                            0.261    39.300
n7546.in[2] (.names)                                             1.014    40.314
n7546.out[0] (.names)                                            0.261    40.575
n7542.in[0] (.names)                                             1.014    41.589
n7542.out[0] (.names)                                            0.261    41.850
n7543.in[0] (.names)                                             1.014    42.864
n7543.out[0] (.names)                                            0.261    43.125
n7229.in[0] (.names)                                             1.014    44.139
n7229.out[0] (.names)                                            0.261    44.400
n7230.in[0] (.names)                                             1.014    45.413
n7230.out[0] (.names)                                            0.261    45.674
n7235.in[0] (.names)                                             1.014    46.688
n7235.out[0] (.names)                                            0.261    46.949
n6522.in[0] (.names)                                             1.014    47.963
n6522.out[0] (.names)                                            0.261    48.224
n6801.in[1] (.names)                                             1.014    49.238
n6801.out[0] (.names)                                            0.261    49.499
n1480.in[1] (.names)                                             1.014    50.513
n1480.out[0] (.names)                                            0.261    50.774
n6605.in[0] (.names)                                             1.014    51.787
n6605.out[0] (.names)                                            0.261    52.048
n7518.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7518.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n6255.Q[0] (.latch clocked by pclk)
Endpoint  : n1505.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6255.clk[0] (.latch)                                            1.014     1.014
n6255.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5633.in[0] (.names)                                             1.014     2.070
n5633.out[0] (.names)                                            0.261     2.331
n5634.in[0] (.names)                                             1.014     3.344
n5634.out[0] (.names)                                            0.261     3.605
n5635.in[1] (.names)                                             1.014     4.619
n5635.out[0] (.names)                                            0.261     4.880
n5637.in[0] (.names)                                             1.014     5.894
n5637.out[0] (.names)                                            0.261     6.155
n5180.in[0] (.names)                                             1.014     7.169
n5180.out[0] (.names)                                            0.261     7.430
n5539.in[2] (.names)                                             1.014     8.444
n5539.out[0] (.names)                                            0.261     8.705
n5540.in[0] (.names)                                             1.014     9.719
n5540.out[0] (.names)                                            0.261     9.980
n5541.in[0] (.names)                                             1.014    10.993
n5541.out[0] (.names)                                            0.261    11.254
n5620.in[0] (.names)                                             1.014    12.268
n5620.out[0] (.names)                                            0.261    12.529
n5621.in[0] (.names)                                             1.014    13.543
n5621.out[0] (.names)                                            0.261    13.804
n5622.in[0] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n5607.in[2] (.names)                                             1.014    16.093
n5607.out[0] (.names)                                            0.261    16.354
n5608.in[1] (.names)                                             1.014    17.367
n5608.out[0] (.names)                                            0.261    17.628
n5519.in[0] (.names)                                             1.014    18.642
n5519.out[0] (.names)                                            0.261    18.903
n5679.in[0] (.names)                                             1.014    19.917
n5679.out[0] (.names)                                            0.261    20.178
n5682.in[1] (.names)                                             1.014    21.192
n5682.out[0] (.names)                                            0.261    21.453
n5684.in[2] (.names)                                             1.014    22.467
n5684.out[0] (.names)                                            0.261    22.728
n5662.in[0] (.names)                                             1.014    23.742
n5662.out[0] (.names)                                            0.261    24.003
n5663.in[0] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n5645.in[2] (.names)                                             1.014    26.291
n5645.out[0] (.names)                                            0.261    26.552
n5646.in[0] (.names)                                             1.014    27.566
n5646.out[0] (.names)                                            0.261    27.827
n5647.in[0] (.names)                                             1.014    28.841
n5647.out[0] (.names)                                            0.261    29.102
n5652.in[0] (.names)                                             1.014    30.116
n5652.out[0] (.names)                                            0.261    30.377
n5546.in[0] (.names)                                             1.014    31.390
n5546.out[0] (.names)                                            0.261    31.651
n5654.in[0] (.names)                                             1.014    32.665
n5654.out[0] (.names)                                            0.261    32.926
n5665.in[2] (.names)                                             1.014    33.940
n5665.out[0] (.names)                                            0.261    34.201
n5642.in[0] (.names)                                             1.014    35.215
n5642.out[0] (.names)                                            0.261    35.476
n5405.in[2] (.names)                                             1.014    36.490
n5405.out[0] (.names)                                            0.261    36.751
n5649.in[1] (.names)                                             1.014    37.765
n5649.out[0] (.names)                                            0.261    38.026
n5536.in[1] (.names)                                             1.014    39.039
n5536.out[0] (.names)                                            0.261    39.300
n5651.in[0] (.names)                                             1.014    40.314
n5651.out[0] (.names)                                            0.261    40.575
n5660.in[1] (.names)                                             1.014    41.589
n5660.out[0] (.names)                                            0.261    41.850
n5661.in[1] (.names)                                             1.014    42.864
n5661.out[0] (.names)                                            0.261    43.125
n5505.in[2] (.names)                                             1.014    44.139
n5505.out[0] (.names)                                            0.261    44.400
n5668.in[0] (.names)                                             1.014    45.413
n5668.out[0] (.names)                                            0.261    45.674
n1796.in[0] (.names)                                             1.014    46.688
n1796.out[0] (.names)                                            0.261    46.949
n5345.in[1] (.names)                                             1.014    47.963
n5345.out[0] (.names)                                            0.261    48.224
n5672.in[0] (.names)                                             1.014    49.238
n5672.out[0] (.names)                                            0.261    49.499
n2087.in[0] (.names)                                             1.014    50.513
n2087.out[0] (.names)                                            0.261    50.774
n5243.in[1] (.names)                                             1.014    51.787
n5243.out[0] (.names)                                            0.261    52.048
n1505.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1505.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n5837.Q[0] (.latch clocked by pclk)
Endpoint  : n4932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5837.clk[0] (.latch)                                            1.014     1.014
n5837.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6341.in[0] (.names)                                             1.014     2.070
n6341.out[0] (.names)                                            0.261     2.331
n6347.in[2] (.names)                                             1.014     3.344
n6347.out[0] (.names)                                            0.261     3.605
n6348.in[0] (.names)                                             1.014     4.619
n6348.out[0] (.names)                                            0.261     4.880
n6103.in[1] (.names)                                             1.014     5.894
n6103.out[0] (.names)                                            0.261     6.155
n6340.in[1] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6349.in[0] (.names)                                             1.014     8.444
n6349.out[0] (.names)                                            0.261     8.705
n6351.in[2] (.names)                                             1.014     9.719
n6351.out[0] (.names)                                            0.261     9.980
n6303.in[0] (.names)                                             1.014    10.993
n6303.out[0] (.names)                                            0.261    11.254
n6350.in[0] (.names)                                             1.014    12.268
n6350.out[0] (.names)                                            0.261    12.529
n6087.in[0] (.names)                                             1.014    13.543
n6087.out[0] (.names)                                            0.261    13.804
n6081.in[2] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6088.in[0] (.names)                                             1.014    17.367
n6088.out[0] (.names)                                            0.261    17.628
n6089.in[0] (.names)                                             1.014    18.642
n6089.out[0] (.names)                                            0.261    18.903
n6112.in[2] (.names)                                             1.014    19.917
n6112.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6110.in[2] (.names)                                             1.014    22.467
n6110.out[0] (.names)                                            0.261    22.728
n6111.in[1] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6114.in[0] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6129.in[1] (.names)                                             1.014    26.291
n6129.out[0] (.names)                                            0.261    26.552
n6130.in[0] (.names)                                             1.014    27.566
n6130.out[0] (.names)                                            0.261    27.827
n6134.in[0] (.names)                                             1.014    28.841
n6134.out[0] (.names)                                            0.261    29.102
n6036.in[0] (.names)                                             1.014    30.116
n6036.out[0] (.names)                                            0.261    30.377
n6037.in[3] (.names)                                             1.014    31.390
n6037.out[0] (.names)                                            0.261    31.651
n5222.in[0] (.names)                                             1.014    32.665
n5222.out[0] (.names)                                            0.261    32.926
n2161.in[0] (.names)                                             1.014    33.940
n2161.out[0] (.names)                                            0.261    34.201
n5557.in[0] (.names)                                             1.014    35.215
n5557.out[0] (.names)                                            0.261    35.476
n5555.in[0] (.names)                                             1.014    36.490
n5555.out[0] (.names)                                            0.261    36.751
n5558.in[0] (.names)                                             1.014    37.765
n5558.out[0] (.names)                                            0.261    38.026
n5535.in[0] (.names)                                             1.014    39.039
n5535.out[0] (.names)                                            0.261    39.300
n5229.in[1] (.names)                                             1.014    40.314
n5229.out[0] (.names)                                            0.261    40.575
n5550.in[0] (.names)                                             1.014    41.589
n5550.out[0] (.names)                                            0.261    41.850
n5551.in[1] (.names)                                             1.014    42.864
n5551.out[0] (.names)                                            0.261    43.125
n5553.in[2] (.names)                                             1.014    44.139
n5553.out[0] (.names)                                            0.261    44.400
n5568.in[1] (.names)                                             1.014    45.413
n5568.out[0] (.names)                                            0.261    45.674
n5337.in[1] (.names)                                             1.014    46.688
n5337.out[0] (.names)                                            0.261    46.949
n5569.in[0] (.names)                                             1.014    47.963
n5569.out[0] (.names)                                            0.261    48.224
n5570.in[0] (.names)                                             1.014    49.238
n5570.out[0] (.names)                                            0.261    49.499
n2243.in[2] (.names)                                             1.014    50.513
n2243.out[0] (.names)                                            0.261    50.774
n5313.in[0] (.names)                                             1.014    51.787
n5313.out[0] (.names)                                            0.261    52.048
n4932.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4932.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n8178.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6666.in[0] (.names)                                             1.014    44.139
n6666.out[0] (.names)                                            0.261    44.400
n6674.in[2] (.names)                                             1.014    45.413
n6674.out[0] (.names)                                            0.261    45.674
n6667.in[0] (.names)                                             1.014    46.688
n6667.out[0] (.names)                                            0.261    46.949
n6688.in[0] (.names)                                             1.014    47.963
n6688.out[0] (.names)                                            0.261    48.224
n6690.in[3] (.names)                                             1.014    49.238
n6690.out[0] (.names)                                            0.261    49.499
n8108.in[0] (.names)                                             1.014    50.513
n8108.out[0] (.names)                                            0.261    50.774
n8204.in[0] (.names)                                             1.014    51.787
n8204.out[0] (.names)                                            0.261    52.048
n8178.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8178.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n2411.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3879.in[0] (.names)                                             1.014    31.390
n3879.out[0] (.names)                                            0.261    31.651
n3510.in[0] (.names)                                             1.014    32.665
n3510.out[0] (.names)                                            0.261    32.926
n3799.in[0] (.names)                                             1.014    33.940
n3799.out[0] (.names)                                            0.261    34.201
n3884.in[0] (.names)                                             1.014    35.215
n3884.out[0] (.names)                                            0.261    35.476
n3856.in[0] (.names)                                             1.014    36.490
n3856.out[0] (.names)                                            0.261    36.751
n3858.in[1] (.names)                                             1.014    37.765
n3858.out[0] (.names)                                            0.261    38.026
n3859.in[0] (.names)                                             1.014    39.039
n3859.out[0] (.names)                                            0.261    39.300
n3860.in[0] (.names)                                             1.014    40.314
n3860.out[0] (.names)                                            0.261    40.575
n3926.in[2] (.names)                                             1.014    41.589
n3926.out[0] (.names)                                            0.261    41.850
n2979.in[0] (.names)                                             1.014    42.864
n2979.out[0] (.names)                                            0.261    43.125
n3768.in[1] (.names)                                             1.014    44.139
n3768.out[0] (.names)                                            0.261    44.400
n3847.in[0] (.names)                                             1.014    45.413
n3847.out[0] (.names)                                            0.261    45.674
n2323.in[0] (.names)                                             1.014    46.688
n2323.out[0] (.names)                                            0.261    46.949
n3423.in[0] (.names)                                             1.014    47.963
n3423.out[0] (.names)                                            0.261    48.224
n2977.in[0] (.names)                                             1.014    49.238
n2977.out[0] (.names)                                            0.261    49.499
n2387.in[0] (.names)                                             1.014    50.513
n2387.out[0] (.names)                                            0.261    50.774
n2410.in[0] (.names)                                             1.014    51.787
n2410.out[0] (.names)                                            0.261    52.048
n2411.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2411.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n3660.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n3769.in[1] (.names)                                             1.014    35.215
n3769.out[0] (.names)                                            0.261    35.476
n3586.in[0] (.names)                                             1.014    36.490
n3586.out[0] (.names)                                            0.261    36.751
n3587.in[0] (.names)                                             1.014    37.765
n3587.out[0] (.names)                                            0.261    38.026
n3591.in[0] (.names)                                             1.014    39.039
n3591.out[0] (.names)                                            0.261    39.300
n3594.in[1] (.names)                                             1.014    40.314
n3594.out[0] (.names)                                            0.261    40.575
n3675.in[2] (.names)                                             1.014    41.589
n3675.out[0] (.names)                                            0.261    41.850
n3649.in[0] (.names)                                             1.014    42.864
n3649.out[0] (.names)                                            0.261    43.125
n3650.in[1] (.names)                                             1.014    44.139
n3650.out[0] (.names)                                            0.261    44.400
n3652.in[3] (.names)                                             1.014    45.413
n3652.out[0] (.names)                                            0.261    45.674
n1925.in[0] (.names)                                             1.014    46.688
n1925.out[0] (.names)                                            0.261    46.949
n3654.in[0] (.names)                                             1.014    47.963
n3654.out[0] (.names)                                            0.261    48.224
n3012.in[0] (.names)                                             1.014    49.238
n3012.out[0] (.names)                                            0.261    49.499
n2960.in[1] (.names)                                             1.014    50.513
n2960.out[0] (.names)                                            0.261    50.774
n3659.in[0] (.names)                                             1.014    51.787
n3659.out[0] (.names)                                            0.261    52.048
n3660.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3660.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n3937.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n3769.in[1] (.names)                                             1.014    35.215
n3769.out[0] (.names)                                            0.261    35.476
n3586.in[0] (.names)                                             1.014    36.490
n3586.out[0] (.names)                                            0.261    36.751
n3587.in[0] (.names)                                             1.014    37.765
n3587.out[0] (.names)                                            0.261    38.026
n3591.in[0] (.names)                                             1.014    39.039
n3591.out[0] (.names)                                            0.261    39.300
n3594.in[1] (.names)                                             1.014    40.314
n3594.out[0] (.names)                                            0.261    40.575
n3675.in[2] (.names)                                             1.014    41.589
n3675.out[0] (.names)                                            0.261    41.850
n3649.in[0] (.names)                                             1.014    42.864
n3649.out[0] (.names)                                            0.261    43.125
n3650.in[1] (.names)                                             1.014    44.139
n3650.out[0] (.names)                                            0.261    44.400
n3652.in[3] (.names)                                             1.014    45.413
n3652.out[0] (.names)                                            0.261    45.674
n1925.in[0] (.names)                                             1.014    46.688
n1925.out[0] (.names)                                            0.261    46.949
n3654.in[0] (.names)                                             1.014    47.963
n3654.out[0] (.names)                                            0.261    48.224
n3012.in[0] (.names)                                             1.014    49.238
n3012.out[0] (.names)                                            0.261    49.499
n2960.in[1] (.names)                                             1.014    50.513
n2960.out[0] (.names)                                            0.261    50.774
n3659.in[0] (.names)                                             1.014    51.787
n3659.out[0] (.names)                                            0.261    52.048
n3937.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3937.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n2008.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n3769.in[1] (.names)                                             1.014    35.215
n3769.out[0] (.names)                                            0.261    35.476
n3586.in[0] (.names)                                             1.014    36.490
n3586.out[0] (.names)                                            0.261    36.751
n3587.in[0] (.names)                                             1.014    37.765
n3587.out[0] (.names)                                            0.261    38.026
n3591.in[0] (.names)                                             1.014    39.039
n3591.out[0] (.names)                                            0.261    39.300
n3594.in[1] (.names)                                             1.014    40.314
n3594.out[0] (.names)                                            0.261    40.575
n3675.in[2] (.names)                                             1.014    41.589
n3675.out[0] (.names)                                            0.261    41.850
n3649.in[0] (.names)                                             1.014    42.864
n3649.out[0] (.names)                                            0.261    43.125
n1472.in[0] (.names)                                             1.014    44.139
n1472.out[0] (.names)                                            0.261    44.400
n3667.in[1] (.names)                                             1.014    45.413
n3667.out[0] (.names)                                            0.261    45.674
n3668.in[1] (.names)                                             1.014    46.688
n3668.out[0] (.names)                                            0.261    46.949
n3669.in[0] (.names)                                             1.014    47.963
n3669.out[0] (.names)                                            0.261    48.224
n3186.in[0] (.names)                                             1.014    49.238
n3186.out[0] (.names)                                            0.261    49.499
n3670.in[0] (.names)                                             1.014    50.513
n3670.out[0] (.names)                                            0.261    50.774
n2383.in[0] (.names)                                             1.014    51.787
n2383.out[0] (.names)                                            0.261    52.048
n2008.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2008.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n3671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n3769.in[1] (.names)                                             1.014    35.215
n3769.out[0] (.names)                                            0.261    35.476
n3586.in[0] (.names)                                             1.014    36.490
n3586.out[0] (.names)                                            0.261    36.751
n3587.in[0] (.names)                                             1.014    37.765
n3587.out[0] (.names)                                            0.261    38.026
n3591.in[0] (.names)                                             1.014    39.039
n3591.out[0] (.names)                                            0.261    39.300
n3594.in[1] (.names)                                             1.014    40.314
n3594.out[0] (.names)                                            0.261    40.575
n3675.in[2] (.names)                                             1.014    41.589
n3675.out[0] (.names)                                            0.261    41.850
n3649.in[0] (.names)                                             1.014    42.864
n3649.out[0] (.names)                                            0.261    43.125
n1472.in[0] (.names)                                             1.014    44.139
n1472.out[0] (.names)                                            0.261    44.400
n3667.in[1] (.names)                                             1.014    45.413
n3667.out[0] (.names)                                            0.261    45.674
n3668.in[1] (.names)                                             1.014    46.688
n3668.out[0] (.names)                                            0.261    46.949
n3669.in[0] (.names)                                             1.014    47.963
n3669.out[0] (.names)                                            0.261    48.224
n3186.in[0] (.names)                                             1.014    49.238
n3186.out[0] (.names)                                            0.261    49.499
n3670.in[0] (.names)                                             1.014    50.513
n3670.out[0] (.names)                                            0.261    50.774
n2383.in[0] (.names)                                             1.014    51.787
n2383.out[0] (.names)                                            0.261    52.048
n3671.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3975.Q[0] (.latch clocked by pclk)
Endpoint  : n1901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3975.clk[0] (.latch)                                            1.014     1.014
n3975.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4065.in[0] (.names)                                             1.014     2.070
n4065.out[0] (.names)                                            0.261     2.331
n4059.in[0] (.names)                                             1.014     3.344
n4059.out[0] (.names)                                            0.261     3.605
n4061.in[2] (.names)                                             1.014     4.619
n4061.out[0] (.names)                                            0.261     4.880
n4062.in[0] (.names)                                             1.014     5.894
n4062.out[0] (.names)                                            0.261     6.155
n4063.in[0] (.names)                                             1.014     7.169
n4063.out[0] (.names)                                            0.261     7.430
n4068.in[1] (.names)                                             1.014     8.444
n4068.out[0] (.names)                                            0.261     8.705
n4069.in[0] (.names)                                             1.014     9.719
n4069.out[0] (.names)                                            0.261     9.980
n4055.in[1] (.names)                                             1.014    10.993
n4055.out[0] (.names)                                            0.261    11.254
n4072.in[0] (.names)                                             1.014    12.268
n4072.out[0] (.names)                                            0.261    12.529
n4077.in[2] (.names)                                             1.014    13.543
n4077.out[0] (.names)                                            0.261    13.804
n2981.in[2] (.names)                                             1.014    14.818
n2981.out[0] (.names)                                            0.261    15.079
n4023.in[1] (.names)                                             1.014    16.093
n4023.out[0] (.names)                                            0.261    16.354
n4006.in[0] (.names)                                             1.014    17.367
n4006.out[0] (.names)                                            0.261    17.628
n4001.in[0] (.names)                                             1.014    18.642
n4001.out[0] (.names)                                            0.261    18.903
n3864.in[0] (.names)                                             1.014    19.917
n3864.out[0] (.names)                                            0.261    20.178
n3865.in[3] (.names)                                             1.014    21.192
n3865.out[0] (.names)                                            0.261    21.453
n3870.in[0] (.names)                                             1.014    22.467
n3870.out[0] (.names)                                            0.261    22.728
n3872.in[1] (.names)                                             1.014    23.742
n3872.out[0] (.names)                                            0.261    24.003
n3873.in[0] (.names)                                             1.014    25.016
n3873.out[0] (.names)                                            0.261    25.277
n3874.in[0] (.names)                                             1.014    26.291
n3874.out[0] (.names)                                            0.261    26.552
n3875.in[0] (.names)                                             1.014    27.566
n3875.out[0] (.names)                                            0.261    27.827
n3877.in[1] (.names)                                             1.014    28.841
n3877.out[0] (.names)                                            0.261    29.102
n3878.in[0] (.names)                                             1.014    30.116
n3878.out[0] (.names)                                            0.261    30.377
n3721.in[2] (.names)                                             1.014    31.390
n3721.out[0] (.names)                                            0.261    31.651
n3917.in[1] (.names)                                             1.014    32.665
n3917.out[0] (.names)                                            0.261    32.926
n2111.in[0] (.names)                                             1.014    33.940
n2111.out[0] (.names)                                            0.261    34.201
n4543.in[0] (.names)                                             1.014    35.215
n4543.out[0] (.names)                                            0.261    35.476
n4545.in[1] (.names)                                             1.014    36.490
n4545.out[0] (.names)                                            0.261    36.751
n4546.in[0] (.names)                                             1.014    37.765
n4546.out[0] (.names)                                            0.261    38.026
n4547.in[2] (.names)                                             1.014    39.039
n4547.out[0] (.names)                                            0.261    39.300
n4553.in[0] (.names)                                             1.014    40.314
n4553.out[0] (.names)                                            0.261    40.575
n4548.in[1] (.names)                                             1.014    41.589
n4548.out[0] (.names)                                            0.261    41.850
n4549.in[2] (.names)                                             1.014    42.864
n4549.out[0] (.names)                                            0.261    43.125
n3983.in[1] (.names)                                             1.014    44.139
n3983.out[0] (.names)                                            0.261    44.400
n4552.in[0] (.names)                                             1.014    45.413
n4552.out[0] (.names)                                            0.261    45.674
n4556.in[2] (.names)                                             1.014    46.688
n4556.out[0] (.names)                                            0.261    46.949
n4557.in[1] (.names)                                             1.014    47.963
n4557.out[0] (.names)                                            0.261    48.224
n2371.in[0] (.names)                                             1.014    49.238
n2371.out[0] (.names)                                            0.261    49.499
n2945.in[1] (.names)                                             1.014    50.513
n2945.out[0] (.names)                                            0.261    50.774
n2955.in[0] (.names)                                             1.014    51.787
n2955.out[0] (.names)                                            0.261    52.048
n1901.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1901.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n6255.Q[0] (.latch clocked by pclk)
Endpoint  : n1911.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6255.clk[0] (.latch)                                            1.014     1.014
n6255.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5633.in[0] (.names)                                             1.014     2.070
n5633.out[0] (.names)                                            0.261     2.331
n5634.in[0] (.names)                                             1.014     3.344
n5634.out[0] (.names)                                            0.261     3.605
n5635.in[1] (.names)                                             1.014     4.619
n5635.out[0] (.names)                                            0.261     4.880
n5637.in[0] (.names)                                             1.014     5.894
n5637.out[0] (.names)                                            0.261     6.155
n5180.in[0] (.names)                                             1.014     7.169
n5180.out[0] (.names)                                            0.261     7.430
n5539.in[2] (.names)                                             1.014     8.444
n5539.out[0] (.names)                                            0.261     8.705
n5540.in[0] (.names)                                             1.014     9.719
n5540.out[0] (.names)                                            0.261     9.980
n5541.in[0] (.names)                                             1.014    10.993
n5541.out[0] (.names)                                            0.261    11.254
n5620.in[0] (.names)                                             1.014    12.268
n5620.out[0] (.names)                                            0.261    12.529
n5621.in[0] (.names)                                             1.014    13.543
n5621.out[0] (.names)                                            0.261    13.804
n5622.in[0] (.names)                                             1.014    14.818
n5622.out[0] (.names)                                            0.261    15.079
n5607.in[2] (.names)                                             1.014    16.093
n5607.out[0] (.names)                                            0.261    16.354
n5608.in[1] (.names)                                             1.014    17.367
n5608.out[0] (.names)                                            0.261    17.628
n5519.in[0] (.names)                                             1.014    18.642
n5519.out[0] (.names)                                            0.261    18.903
n5679.in[0] (.names)                                             1.014    19.917
n5679.out[0] (.names)                                            0.261    20.178
n5682.in[1] (.names)                                             1.014    21.192
n5682.out[0] (.names)                                            0.261    21.453
n5494.in[0] (.names)                                             1.014    22.467
n5494.out[0] (.names)                                            0.261    22.728
n5469.in[1] (.names)                                             1.014    23.742
n5469.out[0] (.names)                                            0.261    24.003
n5471.in[0] (.names)                                             1.014    25.016
n5471.out[0] (.names)                                            0.261    25.277
n5486.in[1] (.names)                                             1.014    26.291
n5486.out[0] (.names)                                            0.261    26.552
n5489.in[2] (.names)                                             1.014    27.566
n5489.out[0] (.names)                                            0.261    27.827
n5491.in[1] (.names)                                             1.014    28.841
n5491.out[0] (.names)                                            0.261    29.102
n5473.in[0] (.names)                                             1.014    30.116
n5473.out[0] (.names)                                            0.261    30.377
n5475.in[2] (.names)                                             1.014    31.390
n5475.out[0] (.names)                                            0.261    31.651
n5477.in[1] (.names)                                             1.014    32.665
n5477.out[0] (.names)                                            0.261    32.926
n5479.in[3] (.names)                                             1.014    33.940
n5479.out[0] (.names)                                            0.261    34.201
n5480.in[0] (.names)                                             1.014    35.215
n5480.out[0] (.names)                                            0.261    35.476
n5481.in[0] (.names)                                             1.014    36.490
n5481.out[0] (.names)                                            0.261    36.751
n5500.in[0] (.names)                                             1.014    37.765
n5500.out[0] (.names)                                            0.261    38.026
n5509.in[2] (.names)                                             1.014    39.039
n5509.out[0] (.names)                                            0.261    39.300
n5511.in[0] (.names)                                             1.014    40.314
n5511.out[0] (.names)                                            0.261    40.575
n5516.in[1] (.names)                                             1.014    41.589
n5516.out[0] (.names)                                            0.261    41.850
n5529.in[3] (.names)                                             1.014    42.864
n5529.out[0] (.names)                                            0.261    43.125
n5513.in[1] (.names)                                             1.014    44.139
n5513.out[0] (.names)                                            0.261    44.400
n5514.in[1] (.names)                                             1.014    45.413
n5514.out[0] (.names)                                            0.261    45.674
n5319.in[1] (.names)                                             1.014    46.688
n5319.out[0] (.names)                                            0.261    46.949
n5517.in[0] (.names)                                             1.014    47.963
n5517.out[0] (.names)                                            0.261    48.224
n5504.in[1] (.names)                                             1.014    49.238
n5504.out[0] (.names)                                            0.261    49.499
n5506.in[0] (.names)                                             1.014    50.513
n5506.out[0] (.names)                                            0.261    50.774
n5318.in[1] (.names)                                             1.014    51.787
n5318.out[0] (.names)                                            0.261    52.048
n1911.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1911.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n5304.Q[0] (.latch clocked by pclk)
Endpoint  : n6800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5304.clk[0] (.latch)                                            1.014     1.014
n5304.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7089.in[0] (.names)                                             1.014     2.070
n7089.out[0] (.names)                                            0.261     2.331
n7078.in[3] (.names)                                             1.014     3.344
n7078.out[0] (.names)                                            0.261     3.605
n2019.in[0] (.names)                                             1.014     4.619
n2019.out[0] (.names)                                            0.261     4.880
n7090.in[0] (.names)                                             1.014     5.894
n7090.out[0] (.names)                                            0.261     6.155
n6731.in[0] (.names)                                             1.014     7.169
n6731.out[0] (.names)                                            0.261     7.430
n8492.in[1] (.names)                                             1.014     8.444
n8492.out[0] (.names)                                            0.261     8.705
n1546.in[1] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n7504.in[0] (.names)                                             1.014    10.993
n7504.out[0] (.names)                                            0.261    11.254
n7505.in[1] (.names)                                             1.014    12.268
n7505.out[0] (.names)                                            0.261    12.529
n7506.in[1] (.names)                                             1.014    13.543
n7506.out[0] (.names)                                            0.261    13.804
n6966.in[0] (.names)                                             1.014    14.818
n6966.out[0] (.names)                                            0.261    15.079
n1855.in[0] (.names)                                             1.014    16.093
n1855.out[0] (.names)                                            0.261    16.354
n6974.in[1] (.names)                                             1.014    17.367
n6974.out[0] (.names)                                            0.261    17.628
n6981.in[1] (.names)                                             1.014    18.642
n6981.out[0] (.names)                                            0.261    18.903
n6977.in[0] (.names)                                             1.014    19.917
n6977.out[0] (.names)                                            0.261    20.178
n6992.in[1] (.names)                                             1.014    21.192
n6992.out[0] (.names)                                            0.261    21.453
n6985.in[1] (.names)                                             1.014    22.467
n6985.out[0] (.names)                                            0.261    22.728
n6986.in[0] (.names)                                             1.014    23.742
n6986.out[0] (.names)                                            0.261    24.003
n6993.in[1] (.names)                                             1.014    25.016
n6993.out[0] (.names)                                            0.261    25.277
n7002.in[1] (.names)                                             1.014    26.291
n7002.out[0] (.names)                                            0.261    26.552
n6983.in[0] (.names)                                             1.014    27.566
n6983.out[0] (.names)                                            0.261    27.827
n7003.in[0] (.names)                                             1.014    28.841
n7003.out[0] (.names)                                            0.261    29.102
n1927.in[1] (.names)                                             1.014    30.116
n1927.out[0] (.names)                                            0.261    30.377
n6935.in[2] (.names)                                             1.014    31.390
n6935.out[0] (.names)                                            0.261    31.651
n7009.in[1] (.names)                                             1.014    32.665
n7009.out[0] (.names)                                            0.261    32.926
n7010.in[1] (.names)                                             1.014    33.940
n7010.out[0] (.names)                                            0.261    34.201
n6987.in[0] (.names)                                             1.014    35.215
n6987.out[0] (.names)                                            0.261    35.476
n6920.in[1] (.names)                                             1.014    36.490
n6920.out[0] (.names)                                            0.261    36.751
n7097.in[2] (.names)                                             1.014    37.765
n7097.out[0] (.names)                                            0.261    38.026
n2076.in[1] (.names)                                             1.014    39.039
n2076.out[0] (.names)                                            0.261    39.300
n7085.in[0] (.names)                                             1.014    40.314
n7085.out[0] (.names)                                            0.261    40.575
n7086.in[1] (.names)                                             1.014    41.589
n7086.out[0] (.names)                                            0.261    41.850
n7073.in[0] (.names)                                             1.014    42.864
n7073.out[0] (.names)                                            0.261    43.125
n6934.in[2] (.names)                                             1.014    44.139
n6934.out[0] (.names)                                            0.261    44.400
n7076.in[0] (.names)                                             1.014    45.413
n7076.out[0] (.names)                                            0.261    45.674
n7077.in[2] (.names)                                             1.014    46.688
n7077.out[0] (.names)                                            0.261    46.949
n7082.in[1] (.names)                                             1.014    47.963
n7082.out[0] (.names)                                            0.261    48.224
n7083.in[0] (.names)                                             1.014    49.238
n7083.out[0] (.names)                                            0.261    49.499
n6527.in[0] (.names)                                             1.014    50.513
n6527.out[0] (.names)                                            0.261    50.774
n6799.in[0] (.names)                                             1.014    51.787
n6799.out[0] (.names)                                            0.261    52.048
n6800.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6800.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n1999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6653.in[0] (.names)                                             1.014    44.139
n6653.out[0] (.names)                                            0.261    44.400
n6659.in[2] (.names)                                             1.014    45.413
n6659.out[0] (.names)                                            0.261    45.674
n6655.in[0] (.names)                                             1.014    46.688
n6655.out[0] (.names)                                            0.261    46.949
n1555.in[0] (.names)                                             1.014    47.963
n1555.out[0] (.names)                                            0.261    48.224
n6660.in[0] (.names)                                             1.014    49.238
n6660.out[0] (.names)                                            0.261    49.499
n6537.in[1] (.names)                                             1.014    50.513
n6537.out[0] (.names)                                            0.261    50.774
n6543.in[0] (.names)                                             1.014    51.787
n6543.out[0] (.names)                                            0.261    52.048
n1999.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1999.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n5234.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6666.in[0] (.names)                                             1.014    44.139
n6666.out[0] (.names)                                            0.261    44.400
n6674.in[2] (.names)                                             1.014    45.413
n6674.out[0] (.names)                                            0.261    45.674
n6533.in[0] (.names)                                             1.014    46.688
n6533.out[0] (.names)                                            0.261    46.949
n6668.in[0] (.names)                                             1.014    47.963
n6668.out[0] (.names)                                            0.261    48.224
n6669.in[0] (.names)                                             1.014    49.238
n6669.out[0] (.names)                                            0.261    49.499
n6583.in[0] (.names)                                             1.014    50.513
n6583.out[0] (.names)                                            0.261    50.774
n5233.in[0] (.names)                                             1.014    51.787
n5233.out[0] (.names)                                            0.261    52.048
n5234.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5234.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n6540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6666.in[0] (.names)                                             1.014    44.139
n6666.out[0] (.names)                                            0.261    44.400
n6674.in[2] (.names)                                             1.014    45.413
n6674.out[0] (.names)                                            0.261    45.674
n6667.in[0] (.names)                                             1.014    46.688
n6667.out[0] (.names)                                            0.261    46.949
n6560.in[2] (.names)                                             1.014    47.963
n6560.out[0] (.names)                                            0.261    48.224
n6673.in[1] (.names)                                             1.014    49.238
n6673.out[0] (.names)                                            0.261    49.499
n8437.in[2] (.names)                                             1.014    50.513
n8437.out[0] (.names)                                            0.261    50.774
n6539.in[0] (.names)                                             1.014    51.787
n6539.out[0] (.names)                                            0.261    52.048
n6540.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6540.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n8440.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6666.in[0] (.names)                                             1.014    44.139
n6666.out[0] (.names)                                            0.261    44.400
n6674.in[2] (.names)                                             1.014    45.413
n6674.out[0] (.names)                                            0.261    45.674
n6667.in[0] (.names)                                             1.014    46.688
n6667.out[0] (.names)                                            0.261    46.949
n6560.in[2] (.names)                                             1.014    47.963
n6560.out[0] (.names)                                            0.261    48.224
n6673.in[1] (.names)                                             1.014    49.238
n6673.out[0] (.names)                                            0.261    49.499
n8437.in[2] (.names)                                             1.014    50.513
n8437.out[0] (.names)                                            0.261    50.774
n6539.in[0] (.names)                                             1.014    51.787
n6539.out[0] (.names)                                            0.261    52.048
n8440.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8440.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n8110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6654.in[0] (.names)                                             1.014    40.314
n6654.out[0] (.names)                                            0.261    40.575
n6651.in[0] (.names)                                             1.014    41.589
n6651.out[0] (.names)                                            0.261    41.850
n6652.in[0] (.names)                                             1.014    42.864
n6652.out[0] (.names)                                            0.261    43.125
n6666.in[0] (.names)                                             1.014    44.139
n6666.out[0] (.names)                                            0.261    44.400
n6674.in[2] (.names)                                             1.014    45.413
n6674.out[0] (.names)                                            0.261    45.674
n6667.in[0] (.names)                                             1.014    46.688
n6667.out[0] (.names)                                            0.261    46.949
n6688.in[0] (.names)                                             1.014    47.963
n6688.out[0] (.names)                                            0.261    48.224
n6690.in[3] (.names)                                             1.014    49.238
n6690.out[0] (.names)                                            0.261    49.499
n8108.in[0] (.names)                                             1.014    50.513
n8108.out[0] (.names)                                            0.261    50.774
n8109.in[1] (.names)                                             1.014    51.787
n8109.out[0] (.names)                                            0.261    52.048
n8110.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8110.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n1539.Q[0] (.latch clocked by pclk)
Endpoint  : n5175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1539.clk[0] (.latch)                                            1.014     1.014
n1539.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8512.in[0] (.names)                                             1.014     2.070
n8512.out[0] (.names)                                            0.261     2.331
n8514.in[0] (.names)                                             1.014     3.344
n8514.out[0] (.names)                                            0.261     3.605
n8517.in[2] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8518.in[1] (.names)                                             1.014     5.894
n8518.out[0] (.names)                                            0.261     6.155
n4704.in[1] (.names)                                             1.014     7.169
n4704.out[0] (.names)                                            0.261     7.430
n4224.in[1] (.names)                                             1.014     8.444
n4224.out[0] (.names)                                            0.261     8.705
n4225.in[1] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[1] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4229.in[0] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n2227.in[0] (.names)                                             1.014    13.543
n2227.out[0] (.names)                                            0.261    13.804
n4818.in[2] (.names)                                             1.014    14.818
n4818.out[0] (.names)                                            0.261    15.079
n4819.in[0] (.names)                                             1.014    16.093
n4819.out[0] (.names)                                            0.261    16.354
n4821.in[0] (.names)                                             1.014    17.367
n4821.out[0] (.names)                                            0.261    17.628
n8574.in[1] (.names)                                             1.014    18.642
n8574.out[0] (.names)                                            0.261    18.903
n8579.in[2] (.names)                                             1.014    19.917
n8579.out[0] (.names)                                            0.261    20.178
n8581.in[1] (.names)                                             1.014    21.192
n8581.out[0] (.names)                                            0.261    21.453
n8582.in[1] (.names)                                             1.014    22.467
n8582.out[0] (.names)                                            0.261    22.728
n8608.in[2] (.names)                                             1.014    23.742
n8608.out[0] (.names)                                            0.261    24.003
n8614.in[0] (.names)                                             1.014    25.016
n8614.out[0] (.names)                                            0.261    25.277
n8615.in[0] (.names)                                             1.014    26.291
n8615.out[0] (.names)                                            0.261    26.552
n8616.in[0] (.names)                                             1.014    27.566
n8616.out[0] (.names)                                            0.261    27.827
n8612.in[1] (.names)                                             1.014    28.841
n8612.out[0] (.names)                                            0.261    29.102
n8613.in[1] (.names)                                             1.014    30.116
n8613.out[0] (.names)                                            0.261    30.377
n7308.in[0] (.names)                                             1.014    31.390
n7308.out[0] (.names)                                            0.261    31.651
n7310.in[1] (.names)                                             1.014    32.665
n7310.out[0] (.names)                                            0.261    32.926
n7314.in[1] (.names)                                             1.014    33.940
n7314.out[0] (.names)                                            0.261    34.201
n7301.in[2] (.names)                                             1.014    35.215
n7301.out[0] (.names)                                            0.261    35.476
n7306.in[0] (.names)                                             1.014    36.490
n7306.out[0] (.names)                                            0.261    36.751
n7315.in[0] (.names)                                             1.014    37.765
n7315.out[0] (.names)                                            0.261    38.026
n5071.in[0] (.names)                                             1.014    39.039
n5071.out[0] (.names)                                            0.261    39.300
n5072.in[2] (.names)                                             1.014    40.314
n5072.out[0] (.names)                                            0.261    40.575
n5073.in[0] (.names)                                             1.014    41.589
n5073.out[0] (.names)                                            0.261    41.850
n5040.in[2] (.names)                                             1.014    42.864
n5040.out[0] (.names)                                            0.261    43.125
n5043.in[0] (.names)                                             1.014    44.139
n5043.out[0] (.names)                                            0.261    44.400
n5055.in[2] (.names)                                             1.014    45.413
n5055.out[0] (.names)                                            0.261    45.674
n5057.in[2] (.names)                                             1.014    46.688
n5057.out[0] (.names)                                            0.261    46.949
n5036.in[0] (.names)                                             1.014    47.963
n5036.out[0] (.names)                                            0.261    48.224
n5059.in[0] (.names)                                             1.014    49.238
n5059.out[0] (.names)                                            0.261    49.499
n2321.in[0] (.names)                                             1.014    50.513
n2321.out[0] (.names)                                            0.261    50.774
n4672.in[0] (.names)                                             1.014    51.787
n4672.out[0] (.names)                                            0.261    52.048
n5175.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5175.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n1904.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6613.in[2] (.names)                                             1.014    39.039
n6613.out[0] (.names)                                            0.261    39.300
n5250.in[0] (.names)                                             1.014    40.314
n5250.out[0] (.names)                                            0.261    40.575
n6787.in[0] (.names)                                             1.014    41.589
n6787.out[0] (.names)                                            0.261    41.850
n6780.in[1] (.names)                                             1.014    42.864
n6780.out[0] (.names)                                            0.261    43.125
n6781.in[1] (.names)                                             1.014    44.139
n6781.out[0] (.names)                                            0.261    44.400
n6601.in[2] (.names)                                             1.014    45.413
n6601.out[0] (.names)                                            0.261    45.674
n6782.in[0] (.names)                                             1.014    46.688
n6782.out[0] (.names)                                            0.261    46.949
n6783.in[0] (.names)                                             1.014    47.963
n6783.out[0] (.names)                                            0.261    48.224
n6786.in[1] (.names)                                             1.014    49.238
n6786.out[0] (.names)                                            0.261    49.499
n6716.in[2] (.names)                                             1.014    50.513
n6716.out[0] (.names)                                            0.261    50.774
n5274.in[1] (.names)                                             1.014    51.787
n5274.out[0] (.names)                                            0.261    52.048
n1904.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1904.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n6708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6613.in[2] (.names)                                             1.014    39.039
n6613.out[0] (.names)                                            0.261    39.300
n5250.in[0] (.names)                                             1.014    40.314
n5250.out[0] (.names)                                            0.261    40.575
n6787.in[0] (.names)                                             1.014    41.589
n6787.out[0] (.names)                                            0.261    41.850
n6780.in[1] (.names)                                             1.014    42.864
n6780.out[0] (.names)                                            0.261    43.125
n6781.in[1] (.names)                                             1.014    44.139
n6781.out[0] (.names)                                            0.261    44.400
n6601.in[2] (.names)                                             1.014    45.413
n6601.out[0] (.names)                                            0.261    45.674
n6782.in[0] (.names)                                             1.014    46.688
n6782.out[0] (.names)                                            0.261    46.949
n6783.in[0] (.names)                                             1.014    47.963
n6783.out[0] (.names)                                            0.261    48.224
n6786.in[1] (.names)                                             1.014    49.238
n6786.out[0] (.names)                                            0.261    49.499
n6716.in[2] (.names)                                             1.014    50.513
n6716.out[0] (.names)                                            0.261    50.774
n5274.in[1] (.names)                                             1.014    51.787
n5274.out[0] (.names)                                            0.261    52.048
n6708.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6708.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n7422.Q[0] (.latch clocked by pclk)
Endpoint  : n6608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7422.clk[0] (.latch)                                            1.014     1.014
n7422.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7362.in[0] (.names)                                             1.014     2.070
n7362.out[0] (.names)                                            0.261     2.331
n7423.in[0] (.names)                                             1.014     3.344
n7423.out[0] (.names)                                            0.261     3.605
n7414.in[1] (.names)                                             1.014     4.619
n7414.out[0] (.names)                                            0.261     4.880
n7415.in[0] (.names)                                             1.014     5.894
n7415.out[0] (.names)                                            0.261     6.155
n7417.in[1] (.names)                                             1.014     7.169
n7417.out[0] (.names)                                            0.261     7.430
n7367.in[0] (.names)                                             1.014     8.444
n7367.out[0] (.names)                                            0.261     8.705
n7371.in[0] (.names)                                             1.014     9.719
n7371.out[0] (.names)                                            0.261     9.980
n7272.in[0] (.names)                                             1.014    10.993
n7272.out[0] (.names)                                            0.261    11.254
n7266.in[0] (.names)                                             1.014    12.268
n7266.out[0] (.names)                                            0.261    12.529
n1470.in[0] (.names)                                             1.014    13.543
n1470.out[0] (.names)                                            0.261    13.804
n7275.in[0] (.names)                                             1.014    14.818
n7275.out[0] (.names)                                            0.261    15.079
n7258.in[1] (.names)                                             1.014    16.093
n7258.out[0] (.names)                                            0.261    16.354
n7279.in[0] (.names)                                             1.014    17.367
n7279.out[0] (.names)                                            0.261    17.628
n7282.in[2] (.names)                                             1.014    18.642
n7282.out[0] (.names)                                            0.261    18.903
n7278.in[1] (.names)                                             1.014    19.917
n7278.out[0] (.names)                                            0.261    20.178
n7242.in[1] (.names)                                             1.014    21.192
n7242.out[0] (.names)                                            0.261    21.453
n7243.in[3] (.names)                                             1.014    22.467
n7243.out[0] (.names)                                            0.261    22.728
n7246.in[0] (.names)                                             1.014    23.742
n7246.out[0] (.names)                                            0.261    24.003
n7249.in[1] (.names)                                             1.014    25.016
n7249.out[0] (.names)                                            0.261    25.277
n7538.in[1] (.names)                                             1.014    26.291
n7538.out[0] (.names)                                            0.261    26.552
n7541.in[0] (.names)                                             1.014    27.566
n7541.out[0] (.names)                                            0.261    27.827
n7522.in[1] (.names)                                             1.014    28.841
n7522.out[0] (.names)                                            0.261    29.102
n7521.in[0] (.names)                                             1.014    30.116
n7521.out[0] (.names)                                            0.261    30.377
n6837.in[1] (.names)                                             1.014    31.390
n6837.out[0] (.names)                                            0.261    31.651
n6743.in[1] (.names)                                             1.014    32.665
n6743.out[0] (.names)                                            0.261    32.926
n6745.in[1] (.names)                                             1.014    33.940
n6745.out[0] (.names)                                            0.261    34.201
n6746.in[2] (.names)                                             1.014    35.215
n6746.out[0] (.names)                                            0.261    35.476
n6648.in[2] (.names)                                             1.014    36.490
n6648.out[0] (.names)                                            0.261    36.751
n6649.in[2] (.names)                                             1.014    37.765
n6649.out[0] (.names)                                            0.261    38.026
n6613.in[2] (.names)                                             1.014    39.039
n6613.out[0] (.names)                                            0.261    39.300
n5250.in[0] (.names)                                             1.014    40.314
n5250.out[0] (.names)                                            0.261    40.575
n6787.in[0] (.names)                                             1.014    41.589
n6787.out[0] (.names)                                            0.261    41.850
n6780.in[1] (.names)                                             1.014    42.864
n6780.out[0] (.names)                                            0.261    43.125
n6781.in[1] (.names)                                             1.014    44.139
n6781.out[0] (.names)                                            0.261    44.400
n6601.in[2] (.names)                                             1.014    45.413
n6601.out[0] (.names)                                            0.261    45.674
n6782.in[0] (.names)                                             1.014    46.688
n6782.out[0] (.names)                                            0.261    46.949
n6783.in[0] (.names)                                             1.014    47.963
n6783.out[0] (.names)                                            0.261    48.224
n6786.in[1] (.names)                                             1.014    49.238
n6786.out[0] (.names)                                            0.261    49.499
n6716.in[2] (.names)                                             1.014    50.513
n6716.out[0] (.names)                                            0.261    50.774
n6607.in[1] (.names)                                             1.014    51.787
n6607.out[0] (.names)                                            0.261    52.048
n6608.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6608.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n1539.Q[0] (.latch clocked by pclk)
Endpoint  : n7162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1539.clk[0] (.latch)                                            1.014     1.014
n1539.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8512.in[0] (.names)                                             1.014     2.070
n8512.out[0] (.names)                                            0.261     2.331
n8514.in[0] (.names)                                             1.014     3.344
n8514.out[0] (.names)                                            0.261     3.605
n8517.in[2] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8518.in[1] (.names)                                             1.014     5.894
n8518.out[0] (.names)                                            0.261     6.155
n4704.in[1] (.names)                                             1.014     7.169
n4704.out[0] (.names)                                            0.261     7.430
n4224.in[1] (.names)                                             1.014     8.444
n4224.out[0] (.names)                                            0.261     8.705
n4225.in[1] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[1] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4229.in[0] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n2227.in[0] (.names)                                             1.014    13.543
n2227.out[0] (.names)                                            0.261    13.804
n4818.in[2] (.names)                                             1.014    14.818
n4818.out[0] (.names)                                            0.261    15.079
n4819.in[0] (.names)                                             1.014    16.093
n4819.out[0] (.names)                                            0.261    16.354
n4821.in[0] (.names)                                             1.014    17.367
n4821.out[0] (.names)                                            0.261    17.628
n4822.in[0] (.names)                                             1.014    18.642
n4822.out[0] (.names)                                            0.261    18.903
n4824.in[1] (.names)                                             1.014    19.917
n4824.out[0] (.names)                                            0.261    20.178
n7370.in[1] (.names)                                             1.014    21.192
n7370.out[0] (.names)                                            0.261    21.453
n7409.in[0] (.names)                                             1.014    22.467
n7409.out[0] (.names)                                            0.261    22.728
n7286.in[1] (.names)                                             1.014    23.742
n7286.out[0] (.names)                                            0.261    24.003
n7287.in[0] (.names)                                             1.014    25.016
n7287.out[0] (.names)                                            0.261    25.277
n7360.in[1] (.names)                                             1.014    26.291
n7360.out[0] (.names)                                            0.261    26.552
n7379.in[0] (.names)                                             1.014    27.566
n7379.out[0] (.names)                                            0.261    27.827
n7383.in[1] (.names)                                             1.014    28.841
n7383.out[0] (.names)                                            0.261    29.102
n7384.in[0] (.names)                                             1.014    30.116
n7384.out[0] (.names)                                            0.261    30.377
n7387.in[2] (.names)                                             1.014    31.390
n7387.out[0] (.names)                                            0.261    31.651
n7389.in[0] (.names)                                             1.014    32.665
n7389.out[0] (.names)                                            0.261    32.926
n7338.in[1] (.names)                                             1.014    33.940
n7338.out[0] (.names)                                            0.261    34.201
n7391.in[0] (.names)                                             1.014    35.215
n7391.out[0] (.names)                                            0.261    35.476
n7381.in[0] (.names)                                             1.014    36.490
n7381.out[0] (.names)                                            0.261    36.751
n7382.in[0] (.names)                                             1.014    37.765
n7382.out[0] (.names)                                            0.261    38.026
n7392.in[0] (.names)                                             1.014    39.039
n7392.out[0] (.names)                                            0.261    39.300
n7395.in[1] (.names)                                             1.014    40.314
n7395.out[0] (.names)                                            0.261    40.575
n6789.in[1] (.names)                                             1.014    41.589
n6789.out[0] (.names)                                            0.261    41.850
n7396.in[1] (.names)                                             1.014    42.864
n7396.out[0] (.names)                                            0.261    43.125
n6806.in[1] (.names)                                             1.014    44.139
n6806.out[0] (.names)                                            0.261    44.400
n7400.in[0] (.names)                                             1.014    45.413
n7400.out[0] (.names)                                            0.261    45.674
n7404.in[1] (.names)                                             1.014    46.688
n7404.out[0] (.names)                                            0.261    46.949
n7405.in[0] (.names)                                             1.014    47.963
n7405.out[0] (.names)                                            0.261    48.224
n7291.in[0] (.names)                                             1.014    49.238
n7291.out[0] (.names)                                            0.261    49.499
n6793.in[1] (.names)                                             1.014    50.513
n6793.out[0] (.names)                                            0.261    50.774
n7161.in[0] (.names)                                             1.014    51.787
n7161.out[0] (.names)                                            0.261    52.048
n7162.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7162.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n1539.Q[0] (.latch clocked by pclk)
Endpoint  : n7365.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1539.clk[0] (.latch)                                            1.014     1.014
n1539.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8512.in[0] (.names)                                             1.014     2.070
n8512.out[0] (.names)                                            0.261     2.331
n8514.in[0] (.names)                                             1.014     3.344
n8514.out[0] (.names)                                            0.261     3.605
n8517.in[2] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8518.in[1] (.names)                                             1.014     5.894
n8518.out[0] (.names)                                            0.261     6.155
n4704.in[1] (.names)                                             1.014     7.169
n4704.out[0] (.names)                                            0.261     7.430
n4224.in[1] (.names)                                             1.014     8.444
n4224.out[0] (.names)                                            0.261     8.705
n4225.in[1] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[1] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4229.in[0] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n2227.in[0] (.names)                                             1.014    13.543
n2227.out[0] (.names)                                            0.261    13.804
n4818.in[2] (.names)                                             1.014    14.818
n4818.out[0] (.names)                                            0.261    15.079
n4819.in[0] (.names)                                             1.014    16.093
n4819.out[0] (.names)                                            0.261    16.354
n4821.in[0] (.names)                                             1.014    17.367
n4821.out[0] (.names)                                            0.261    17.628
n4822.in[0] (.names)                                             1.014    18.642
n4822.out[0] (.names)                                            0.261    18.903
n4824.in[1] (.names)                                             1.014    19.917
n4824.out[0] (.names)                                            0.261    20.178
n7370.in[1] (.names)                                             1.014    21.192
n7370.out[0] (.names)                                            0.261    21.453
n7409.in[0] (.names)                                             1.014    22.467
n7409.out[0] (.names)                                            0.261    22.728
n7286.in[1] (.names)                                             1.014    23.742
n7286.out[0] (.names)                                            0.261    24.003
n7287.in[0] (.names)                                             1.014    25.016
n7287.out[0] (.names)                                            0.261    25.277
n7360.in[1] (.names)                                             1.014    26.291
n7360.out[0] (.names)                                            0.261    26.552
n7379.in[0] (.names)                                             1.014    27.566
n7379.out[0] (.names)                                            0.261    27.827
n7383.in[1] (.names)                                             1.014    28.841
n7383.out[0] (.names)                                            0.261    29.102
n7384.in[0] (.names)                                             1.014    30.116
n7384.out[0] (.names)                                            0.261    30.377
n7387.in[2] (.names)                                             1.014    31.390
n7387.out[0] (.names)                                            0.261    31.651
n7389.in[0] (.names)                                             1.014    32.665
n7389.out[0] (.names)                                            0.261    32.926
n7338.in[1] (.names)                                             1.014    33.940
n7338.out[0] (.names)                                            0.261    34.201
n7391.in[0] (.names)                                             1.014    35.215
n7391.out[0] (.names)                                            0.261    35.476
n7381.in[0] (.names)                                             1.014    36.490
n7381.out[0] (.names)                                            0.261    36.751
n7382.in[0] (.names)                                             1.014    37.765
n7382.out[0] (.names)                                            0.261    38.026
n7392.in[0] (.names)                                             1.014    39.039
n7392.out[0] (.names)                                            0.261    39.300
n7395.in[1] (.names)                                             1.014    40.314
n7395.out[0] (.names)                                            0.261    40.575
n6789.in[1] (.names)                                             1.014    41.589
n6789.out[0] (.names)                                            0.261    41.850
n7396.in[1] (.names)                                             1.014    42.864
n7396.out[0] (.names)                                            0.261    43.125
n6806.in[1] (.names)                                             1.014    44.139
n6806.out[0] (.names)                                            0.261    44.400
n7400.in[0] (.names)                                             1.014    45.413
n7400.out[0] (.names)                                            0.261    45.674
n7404.in[1] (.names)                                             1.014    46.688
n7404.out[0] (.names)                                            0.261    46.949
n7405.in[0] (.names)                                             1.014    47.963
n7405.out[0] (.names)                                            0.261    48.224
n7291.in[0] (.names)                                             1.014    49.238
n7291.out[0] (.names)                                            0.261    49.499
n6793.in[1] (.names)                                             1.014    50.513
n6793.out[0] (.names)                                            0.261    50.774
n7161.in[0] (.names)                                             1.014    51.787
n7161.out[0] (.names)                                            0.261    52.048
n7365.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7365.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n6546.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n8331.in[1] (.names)                                             1.014    27.566
n8331.out[0] (.names)                                            0.261    27.827
n8332.in[0] (.names)                                             1.014    28.841
n8332.out[0] (.names)                                            0.261    29.102
n8334.in[1] (.names)                                             1.014    30.116
n8334.out[0] (.names)                                            0.261    30.377
n8338.in[0] (.names)                                             1.014    31.390
n8338.out[0] (.names)                                            0.261    31.651
n8302.in[1] (.names)                                             1.014    32.665
n8302.out[0] (.names)                                            0.261    32.926
n8339.in[0] (.names)                                             1.014    33.940
n8339.out[0] (.names)                                            0.261    34.201
n8354.in[0] (.names)                                             1.014    35.215
n8354.out[0] (.names)                                            0.261    35.476
n8307.in[0] (.names)                                             1.014    36.490
n8307.out[0] (.names)                                            0.261    36.751
n8308.in[0] (.names)                                             1.014    37.765
n8308.out[0] (.names)                                            0.261    38.026
n1606.in[0] (.names)                                             1.014    39.039
n1606.out[0] (.names)                                            0.261    39.300
n8319.in[0] (.names)                                             1.014    40.314
n8319.out[0] (.names)                                            0.261    40.575
n8357.in[1] (.names)                                             1.014    41.589
n8357.out[0] (.names)                                            0.261    41.850
n8311.in[0] (.names)                                             1.014    42.864
n8311.out[0] (.names)                                            0.261    43.125
n8312.in[0] (.names)                                             1.014    44.139
n8312.out[0] (.names)                                            0.261    44.400
n8315.in[0] (.names)                                             1.014    45.413
n8315.out[0] (.names)                                            0.261    45.674
n8317.in[0] (.names)                                             1.014    46.688
n8317.out[0] (.names)                                            0.261    46.949
n8356.in[2] (.names)                                             1.014    47.963
n8356.out[0] (.names)                                            0.261    48.224
n8366.in[0] (.names)                                             1.014    49.238
n8366.out[0] (.names)                                            0.261    49.499
n1490.in[2] (.names)                                             1.014    50.513
n1490.out[0] (.names)                                            0.261    50.774
n6545.in[1] (.names)                                             1.014    51.787
n6545.out[0] (.names)                                            0.261    52.048
n6546.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6546.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n6561.Q[0] (.latch clocked by pclk)
Endpoint  : n5356.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6561.clk[0] (.latch)                                            1.014     1.014
n6561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4592.in[0] (.names)                                             1.014     2.070
n4592.out[0] (.names)                                            0.261     2.331
n5370.in[0] (.names)                                             1.014     3.344
n5370.out[0] (.names)                                            0.261     3.605
n5373.in[0] (.names)                                             1.014     4.619
n5373.out[0] (.names)                                            0.261     4.880
n5376.in[0] (.names)                                             1.014     5.894
n5376.out[0] (.names)                                            0.261     6.155
n5377.in[0] (.names)                                             1.014     7.169
n5377.out[0] (.names)                                            0.261     7.430
n5366.in[0] (.names)                                             1.014     8.444
n5366.out[0] (.names)                                            0.261     8.705
n5363.in[1] (.names)                                             1.014     9.719
n5363.out[0] (.names)                                            0.261     9.980
n5365.in[0] (.names)                                             1.014    10.993
n5365.out[0] (.names)                                            0.261    11.254
n5369.in[2] (.names)                                             1.014    12.268
n5369.out[0] (.names)                                            0.261    12.529
n5378.in[1] (.names)                                             1.014    13.543
n5378.out[0] (.names)                                            0.261    13.804
n5380.in[0] (.names)                                             1.014    14.818
n5380.out[0] (.names)                                            0.261    15.079
n5385.in[1] (.names)                                             1.014    16.093
n5385.out[0] (.names)                                            0.261    16.354
n5386.in[2] (.names)                                             1.014    17.367
n5386.out[0] (.names)                                            0.261    17.628
n5388.in[1] (.names)                                             1.014    18.642
n5388.out[0] (.names)                                            0.261    18.903
n5389.in[0] (.names)                                             1.014    19.917
n5389.out[0] (.names)                                            0.261    20.178
n5391.in[0] (.names)                                             1.014    21.192
n5391.out[0] (.names)                                            0.261    21.453
n5393.in[2] (.names)                                             1.014    22.467
n5393.out[0] (.names)                                            0.261    22.728
n5394.in[0] (.names)                                             1.014    23.742
n5394.out[0] (.names)                                            0.261    24.003
n5395.in[0] (.names)                                             1.014    25.016
n5395.out[0] (.names)                                            0.261    25.277
n5396.in[0] (.names)                                             1.014    26.291
n5396.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[0] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5856.in[0] (.names)                                             1.014    30.116
n5856.out[0] (.names)                                            0.261    30.377
n5857.in[0] (.names)                                             1.014    31.390
n5857.out[0] (.names)                                            0.261    31.651
n5861.in[0] (.names)                                             1.014    32.665
n5861.out[0] (.names)                                            0.261    32.926
n5898.in[1] (.names)                                             1.014    33.940
n5898.out[0] (.names)                                            0.261    34.201
n5915.in[1] (.names)                                             1.014    35.215
n5915.out[0] (.names)                                            0.261    35.476
n5918.in[2] (.names)                                             1.014    36.490
n5918.out[0] (.names)                                            0.261    36.751
n5920.in[0] (.names)                                             1.014    37.765
n5920.out[0] (.names)                                            0.261    38.026
n5910.in[0] (.names)                                             1.014    39.039
n5910.out[0] (.names)                                            0.261    39.300
n5911.in[1] (.names)                                             1.014    40.314
n5911.out[0] (.names)                                            0.261    40.575
n5912.in[0] (.names)                                             1.014    41.589
n5912.out[0] (.names)                                            0.261    41.850
n5968.in[1] (.names)                                             1.014    42.864
n5968.out[0] (.names)                                            0.261    43.125
n5969.in[0] (.names)                                             1.014    44.139
n5969.out[0] (.names)                                            0.261    44.400
n5960.in[0] (.names)                                             1.014    45.413
n5960.out[0] (.names)                                            0.261    45.674
n5974.in[0] (.names)                                             1.014    46.688
n5974.out[0] (.names)                                            0.261    46.949
n5964.in[0] (.names)                                             1.014    47.963
n5964.out[0] (.names)                                            0.261    48.224
n5958.in[1] (.names)                                             1.014    49.238
n5958.out[0] (.names)                                            0.261    49.499
n5959.in[1] (.names)                                             1.014    50.513
n5959.out[0] (.names)                                            0.261    50.774
n5355.in[1] (.names)                                             1.014    51.787
n5355.out[0] (.names)                                            0.261    52.048
n5356.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5356.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n6561.Q[0] (.latch clocked by pclk)
Endpoint  : n5957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6561.clk[0] (.latch)                                            1.014     1.014
n6561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4592.in[0] (.names)                                             1.014     2.070
n4592.out[0] (.names)                                            0.261     2.331
n5370.in[0] (.names)                                             1.014     3.344
n5370.out[0] (.names)                                            0.261     3.605
n5373.in[0] (.names)                                             1.014     4.619
n5373.out[0] (.names)                                            0.261     4.880
n5376.in[0] (.names)                                             1.014     5.894
n5376.out[0] (.names)                                            0.261     6.155
n5377.in[0] (.names)                                             1.014     7.169
n5377.out[0] (.names)                                            0.261     7.430
n5366.in[0] (.names)                                             1.014     8.444
n5366.out[0] (.names)                                            0.261     8.705
n5363.in[1] (.names)                                             1.014     9.719
n5363.out[0] (.names)                                            0.261     9.980
n5365.in[0] (.names)                                             1.014    10.993
n5365.out[0] (.names)                                            0.261    11.254
n5369.in[2] (.names)                                             1.014    12.268
n5369.out[0] (.names)                                            0.261    12.529
n5378.in[1] (.names)                                             1.014    13.543
n5378.out[0] (.names)                                            0.261    13.804
n5380.in[0] (.names)                                             1.014    14.818
n5380.out[0] (.names)                                            0.261    15.079
n5385.in[1] (.names)                                             1.014    16.093
n5385.out[0] (.names)                                            0.261    16.354
n5386.in[2] (.names)                                             1.014    17.367
n5386.out[0] (.names)                                            0.261    17.628
n5388.in[1] (.names)                                             1.014    18.642
n5388.out[0] (.names)                                            0.261    18.903
n5389.in[0] (.names)                                             1.014    19.917
n5389.out[0] (.names)                                            0.261    20.178
n5391.in[0] (.names)                                             1.014    21.192
n5391.out[0] (.names)                                            0.261    21.453
n5393.in[2] (.names)                                             1.014    22.467
n5393.out[0] (.names)                                            0.261    22.728
n5394.in[0] (.names)                                             1.014    23.742
n5394.out[0] (.names)                                            0.261    24.003
n5395.in[0] (.names)                                             1.014    25.016
n5395.out[0] (.names)                                            0.261    25.277
n5396.in[0] (.names)                                             1.014    26.291
n5396.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[0] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5856.in[0] (.names)                                             1.014    30.116
n5856.out[0] (.names)                                            0.261    30.377
n5857.in[0] (.names)                                             1.014    31.390
n5857.out[0] (.names)                                            0.261    31.651
n5861.in[0] (.names)                                             1.014    32.665
n5861.out[0] (.names)                                            0.261    32.926
n5898.in[1] (.names)                                             1.014    33.940
n5898.out[0] (.names)                                            0.261    34.201
n5915.in[1] (.names)                                             1.014    35.215
n5915.out[0] (.names)                                            0.261    35.476
n5918.in[2] (.names)                                             1.014    36.490
n5918.out[0] (.names)                                            0.261    36.751
n5920.in[0] (.names)                                             1.014    37.765
n5920.out[0] (.names)                                            0.261    38.026
n5910.in[0] (.names)                                             1.014    39.039
n5910.out[0] (.names)                                            0.261    39.300
n5911.in[1] (.names)                                             1.014    40.314
n5911.out[0] (.names)                                            0.261    40.575
n5912.in[0] (.names)                                             1.014    41.589
n5912.out[0] (.names)                                            0.261    41.850
n5968.in[1] (.names)                                             1.014    42.864
n5968.out[0] (.names)                                            0.261    43.125
n5969.in[0] (.names)                                             1.014    44.139
n5969.out[0] (.names)                                            0.261    44.400
n5960.in[0] (.names)                                             1.014    45.413
n5960.out[0] (.names)                                            0.261    45.674
n5974.in[0] (.names)                                             1.014    46.688
n5974.out[0] (.names)                                            0.261    46.949
n5964.in[0] (.names)                                             1.014    47.963
n5964.out[0] (.names)                                            0.261    48.224
n5958.in[1] (.names)                                             1.014    49.238
n5958.out[0] (.names)                                            0.261    49.499
n5959.in[1] (.names)                                             1.014    50.513
n5959.out[0] (.names)                                            0.261    50.774
n5355.in[1] (.names)                                             1.014    51.787
n5355.out[0] (.names)                                            0.261    52.048
n5957.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5957.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n6561.Q[0] (.latch clocked by pclk)
Endpoint  : n5336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6561.clk[0] (.latch)                                            1.014     1.014
n6561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4592.in[0] (.names)                                             1.014     2.070
n4592.out[0] (.names)                                            0.261     2.331
n5370.in[0] (.names)                                             1.014     3.344
n5370.out[0] (.names)                                            0.261     3.605
n5373.in[0] (.names)                                             1.014     4.619
n5373.out[0] (.names)                                            0.261     4.880
n5376.in[0] (.names)                                             1.014     5.894
n5376.out[0] (.names)                                            0.261     6.155
n5377.in[0] (.names)                                             1.014     7.169
n5377.out[0] (.names)                                            0.261     7.430
n5366.in[0] (.names)                                             1.014     8.444
n5366.out[0] (.names)                                            0.261     8.705
n5363.in[1] (.names)                                             1.014     9.719
n5363.out[0] (.names)                                            0.261     9.980
n5365.in[0] (.names)                                             1.014    10.993
n5365.out[0] (.names)                                            0.261    11.254
n5369.in[2] (.names)                                             1.014    12.268
n5369.out[0] (.names)                                            0.261    12.529
n5378.in[1] (.names)                                             1.014    13.543
n5378.out[0] (.names)                                            0.261    13.804
n5380.in[0] (.names)                                             1.014    14.818
n5380.out[0] (.names)                                            0.261    15.079
n5385.in[1] (.names)                                             1.014    16.093
n5385.out[0] (.names)                                            0.261    16.354
n5386.in[2] (.names)                                             1.014    17.367
n5386.out[0] (.names)                                            0.261    17.628
n5388.in[1] (.names)                                             1.014    18.642
n5388.out[0] (.names)                                            0.261    18.903
n5389.in[0] (.names)                                             1.014    19.917
n5389.out[0] (.names)                                            0.261    20.178
n5391.in[0] (.names)                                             1.014    21.192
n5391.out[0] (.names)                                            0.261    21.453
n5393.in[2] (.names)                                             1.014    22.467
n5393.out[0] (.names)                                            0.261    22.728
n5394.in[0] (.names)                                             1.014    23.742
n5394.out[0] (.names)                                            0.261    24.003
n5395.in[0] (.names)                                             1.014    25.016
n5395.out[0] (.names)                                            0.261    25.277
n5396.in[0] (.names)                                             1.014    26.291
n5396.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[0] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5856.in[0] (.names)                                             1.014    30.116
n5856.out[0] (.names)                                            0.261    30.377
n5857.in[0] (.names)                                             1.014    31.390
n5857.out[0] (.names)                                            0.261    31.651
n5861.in[0] (.names)                                             1.014    32.665
n5861.out[0] (.names)                                            0.261    32.926
n5898.in[1] (.names)                                             1.014    33.940
n5898.out[0] (.names)                                            0.261    34.201
n5915.in[1] (.names)                                             1.014    35.215
n5915.out[0] (.names)                                            0.261    35.476
n5918.in[2] (.names)                                             1.014    36.490
n5918.out[0] (.names)                                            0.261    36.751
n5920.in[0] (.names)                                             1.014    37.765
n5920.out[0] (.names)                                            0.261    38.026
n5910.in[0] (.names)                                             1.014    39.039
n5910.out[0] (.names)                                            0.261    39.300
n5922.in[0] (.names)                                             1.014    40.314
n5922.out[0] (.names)                                            0.261    40.575
n5924.in[1] (.names)                                             1.014    41.589
n5924.out[0] (.names)                                            0.261    41.850
n5925.in[0] (.names)                                             1.014    42.864
n5925.out[0] (.names)                                            0.261    43.125
n5943.in[0] (.names)                                             1.014    44.139
n5943.out[0] (.names)                                            0.261    44.400
n5331.in[2] (.names)                                             1.014    45.413
n5331.out[0] (.names)                                            0.261    45.674
n5950.in[0] (.names)                                             1.014    46.688
n5950.out[0] (.names)                                            0.261    46.949
n2292.in[1] (.names)                                             1.014    47.963
n2292.out[0] (.names)                                            0.261    48.224
n5956.in[0] (.names)                                             1.014    49.238
n5956.out[0] (.names)                                            0.261    49.499
n5989.in[1] (.names)                                             1.014    50.513
n5989.out[0] (.names)                                            0.261    50.774
n5335.in[1] (.names)                                             1.014    51.787
n5335.out[0] (.names)                                            0.261    52.048
n5336.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5336.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n7554.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7905.in[2] (.names)                                             1.014    22.467
n7905.out[0] (.names)                                            0.261    22.728
n7906.in[1] (.names)                                             1.014    23.742
n7906.out[0] (.names)                                            0.261    24.003
n7893.in[0] (.names)                                             1.014    25.016
n7893.out[0] (.names)                                            0.261    25.277
n7907.in[0] (.names)                                             1.014    26.291
n7907.out[0] (.names)                                            0.261    26.552
n7602.in[1] (.names)                                             1.014    27.566
n7602.out[0] (.names)                                            0.261    27.827
n7908.in[0] (.names)                                             1.014    28.841
n7908.out[0] (.names)                                            0.261    29.102
n7726.in[3] (.names)                                             1.014    30.116
n7726.out[0] (.names)                                            0.261    30.377
n7923.in[0] (.names)                                             1.014    31.390
n7923.out[0] (.names)                                            0.261    31.651
n7609.in[0] (.names)                                             1.014    32.665
n7609.out[0] (.names)                                            0.261    32.926
n7924.in[0] (.names)                                             1.014    33.940
n7924.out[0] (.names)                                            0.261    34.201
n7925.in[0] (.names)                                             1.014    35.215
n7925.out[0] (.names)                                            0.261    35.476
n7927.in[2] (.names)                                             1.014    36.490
n7927.out[0] (.names)                                            0.261    36.751
n7894.in[0] (.names)                                             1.014    37.765
n7894.out[0] (.names)                                            0.261    38.026
n7940.in[0] (.names)                                             1.014    39.039
n7940.out[0] (.names)                                            0.261    39.300
n7941.in[1] (.names)                                             1.014    40.314
n7941.out[0] (.names)                                            0.261    40.575
n7942.in[0] (.names)                                             1.014    41.589
n7942.out[0] (.names)                                            0.261    41.850
n7928.in[0] (.names)                                             1.014    42.864
n7928.out[0] (.names)                                            0.261    43.125
n7929.in[0] (.names)                                             1.014    44.139
n7929.out[0] (.names)                                            0.261    44.400
n7157.in[0] (.names)                                             1.014    45.413
n7157.out[0] (.names)                                            0.261    45.674
n7610.in[2] (.names)                                             1.014    46.688
n7610.out[0] (.names)                                            0.261    46.949
n7934.in[1] (.names)                                             1.014    47.963
n7934.out[0] (.names)                                            0.261    48.224
n6492.in[2] (.names)                                             1.014    49.238
n6492.out[0] (.names)                                            0.261    49.499
n7944.in[2] (.names)                                             1.014    50.513
n7944.out[0] (.names)                                            0.261    50.774
n7553.in[1] (.names)                                             1.014    51.787
n7553.out[0] (.names)                                            0.261    52.048
n7554.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7554.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n2205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n8723.in[0] (.names)                                             1.014    37.765
n8723.out[0] (.names)                                            0.261    38.026
n2147.in[1] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n8663.in[1] (.names)                                             1.014    40.314
n8663.out[0] (.names)                                            0.261    40.575
n8725.in[0] (.names)                                             1.014    41.589
n8725.out[0] (.names)                                            0.261    41.850
n8726.in[0] (.names)                                             1.014    42.864
n8726.out[0] (.names)                                            0.261    43.125
n8801.in[0] (.names)                                             1.014    44.139
n8801.out[0] (.names)                                            0.261    44.400
n8804.in[0] (.names)                                             1.014    45.413
n8804.out[0] (.names)                                            0.261    45.674
n1584.in[0] (.names)                                             1.014    46.688
n1584.out[0] (.names)                                            0.261    46.949
n9038.in[1] (.names)                                             1.014    47.963
n9038.out[0] (.names)                                            0.261    48.224
n9052.in[0] (.names)                                             1.014    49.238
n9052.out[0] (.names)                                            0.261    49.499
n8774.in[2] (.names)                                             1.014    50.513
n8774.out[0] (.names)                                            0.261    50.774
n2204.in[1] (.names)                                             1.014    51.787
n2204.out[0] (.names)                                            0.261    52.048
n2205.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2205.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n1539.Q[0] (.latch clocked by pclk)
Endpoint  : n4673.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1539.clk[0] (.latch)                                            1.014     1.014
n1539.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8512.in[0] (.names)                                             1.014     2.070
n8512.out[0] (.names)                                            0.261     2.331
n8514.in[0] (.names)                                             1.014     3.344
n8514.out[0] (.names)                                            0.261     3.605
n8517.in[2] (.names)                                             1.014     4.619
n8517.out[0] (.names)                                            0.261     4.880
n8518.in[1] (.names)                                             1.014     5.894
n8518.out[0] (.names)                                            0.261     6.155
n4704.in[1] (.names)                                             1.014     7.169
n4704.out[0] (.names)                                            0.261     7.430
n4224.in[1] (.names)                                             1.014     8.444
n4224.out[0] (.names)                                            0.261     8.705
n4225.in[1] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4227.in[1] (.names)                                             1.014    10.993
n4227.out[0] (.names)                                            0.261    11.254
n4229.in[0] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n2227.in[0] (.names)                                             1.014    13.543
n2227.out[0] (.names)                                            0.261    13.804
n4818.in[2] (.names)                                             1.014    14.818
n4818.out[0] (.names)                                            0.261    15.079
n4819.in[0] (.names)                                             1.014    16.093
n4819.out[0] (.names)                                            0.261    16.354
n4821.in[0] (.names)                                             1.014    17.367
n4821.out[0] (.names)                                            0.261    17.628
n8574.in[1] (.names)                                             1.014    18.642
n8574.out[0] (.names)                                            0.261    18.903
n8579.in[2] (.names)                                             1.014    19.917
n8579.out[0] (.names)                                            0.261    20.178
n8581.in[1] (.names)                                             1.014    21.192
n8581.out[0] (.names)                                            0.261    21.453
n8582.in[1] (.names)                                             1.014    22.467
n8582.out[0] (.names)                                            0.261    22.728
n8608.in[2] (.names)                                             1.014    23.742
n8608.out[0] (.names)                                            0.261    24.003
n8614.in[0] (.names)                                             1.014    25.016
n8614.out[0] (.names)                                            0.261    25.277
n8615.in[0] (.names)                                             1.014    26.291
n8615.out[0] (.names)                                            0.261    26.552
n8616.in[0] (.names)                                             1.014    27.566
n8616.out[0] (.names)                                            0.261    27.827
n8612.in[1] (.names)                                             1.014    28.841
n8612.out[0] (.names)                                            0.261    29.102
n8613.in[1] (.names)                                             1.014    30.116
n8613.out[0] (.names)                                            0.261    30.377
n7308.in[0] (.names)                                             1.014    31.390
n7308.out[0] (.names)                                            0.261    31.651
n7310.in[1] (.names)                                             1.014    32.665
n7310.out[0] (.names)                                            0.261    32.926
n7314.in[1] (.names)                                             1.014    33.940
n7314.out[0] (.names)                                            0.261    34.201
n7301.in[2] (.names)                                             1.014    35.215
n7301.out[0] (.names)                                            0.261    35.476
n7306.in[0] (.names)                                             1.014    36.490
n7306.out[0] (.names)                                            0.261    36.751
n7315.in[0] (.names)                                             1.014    37.765
n7315.out[0] (.names)                                            0.261    38.026
n5071.in[0] (.names)                                             1.014    39.039
n5071.out[0] (.names)                                            0.261    39.300
n5072.in[2] (.names)                                             1.014    40.314
n5072.out[0] (.names)                                            0.261    40.575
n5073.in[0] (.names)                                             1.014    41.589
n5073.out[0] (.names)                                            0.261    41.850
n5040.in[2] (.names)                                             1.014    42.864
n5040.out[0] (.names)                                            0.261    43.125
n5043.in[0] (.names)                                             1.014    44.139
n5043.out[0] (.names)                                            0.261    44.400
n5055.in[2] (.names)                                             1.014    45.413
n5055.out[0] (.names)                                            0.261    45.674
n5057.in[2] (.names)                                             1.014    46.688
n5057.out[0] (.names)                                            0.261    46.949
n5036.in[0] (.names)                                             1.014    47.963
n5036.out[0] (.names)                                            0.261    48.224
n5059.in[0] (.names)                                             1.014    49.238
n5059.out[0] (.names)                                            0.261    49.499
n2321.in[0] (.names)                                             1.014    50.513
n2321.out[0] (.names)                                            0.261    50.774
n4672.in[0] (.names)                                             1.014    51.787
n4672.out[0] (.names)                                            0.261    52.048
n4673.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4673.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n4502.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7583.in[0] (.names)                                             1.014     2.070
n7583.out[0] (.names)                                            0.261     2.331
n7713.in[0] (.names)                                             1.014     3.344
n7713.out[0] (.names)                                            0.261     3.605
n1938.in[0] (.names)                                             1.014     4.619
n1938.out[0] (.names)                                            0.261     4.880
n1614.in[0] (.names)                                             1.014     5.894
n1614.out[0] (.names)                                            0.261     6.155
n6642.in[3] (.names)                                             1.014     7.169
n6642.out[0] (.names)                                            0.261     7.430
n6620.in[0] (.names)                                             1.014     8.444
n6620.out[0] (.names)                                            0.261     8.705
n6621.in[1] (.names)                                             1.014     9.719
n6621.out[0] (.names)                                            0.261     9.980
n9632.in[0] (.names)                                             1.014    10.993
n9632.out[0] (.names)                                            0.261    11.254
n9571.in[0] (.names)                                             1.014    12.268
n9571.out[0] (.names)                                            0.261    12.529
n9568.in[1] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9561.in[1] (.names)                                             1.014    14.818
n9561.out[0] (.names)                                            0.261    15.079
n9563.in[1] (.names)                                             1.014    16.093
n9563.out[0] (.names)                                            0.261    16.354
n9597.in[2] (.names)                                             1.014    17.367
n9597.out[0] (.names)                                            0.261    17.628
n9598.in[2] (.names)                                             1.014    18.642
n9598.out[0] (.names)                                            0.261    18.903
n9599.in[0] (.names)                                             1.014    19.917
n9599.out[0] (.names)                                            0.261    20.178
n9607.in[1] (.names)                                             1.014    21.192
n9607.out[0] (.names)                                            0.261    21.453
n9614.in[2] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9604.in[1] (.names)                                             1.014    23.742
n9604.out[0] (.names)                                            0.261    24.003
n9606.in[0] (.names)                                             1.014    25.016
n9606.out[0] (.names)                                            0.261    25.277
n4456.in[0] (.names)                                             1.014    26.291
n4456.out[0] (.names)                                            0.261    26.552
n4457.in[2] (.names)                                             1.014    27.566
n4457.out[0] (.names)                                            0.261    27.827
n4461.in[1] (.names)                                             1.014    28.841
n4461.out[0] (.names)                                            0.261    29.102
n4464.in[0] (.names)                                             1.014    30.116
n4464.out[0] (.names)                                            0.261    30.377
n4466.in[3] (.names)                                             1.014    31.390
n4466.out[0] (.names)                                            0.261    31.651
n4471.in[2] (.names)                                             1.014    32.665
n4471.out[0] (.names)                                            0.261    32.926
n4473.in[0] (.names)                                             1.014    33.940
n4473.out[0] (.names)                                            0.261    34.201
n4475.in[0] (.names)                                             1.014    35.215
n4475.out[0] (.names)                                            0.261    35.476
n2425.in[1] (.names)                                             1.014    36.490
n2425.out[0] (.names)                                            0.261    36.751
n4508.in[0] (.names)                                             1.014    37.765
n4508.out[0] (.names)                                            0.261    38.026
n4510.in[1] (.names)                                             1.014    39.039
n4510.out[0] (.names)                                            0.261    39.300
n4506.in[0] (.names)                                             1.014    40.314
n4506.out[0] (.names)                                            0.261    40.575
n4505.in[1] (.names)                                             1.014    41.589
n4505.out[0] (.names)                                            0.261    41.850
n4503.in[0] (.names)                                             1.014    42.864
n4503.out[0] (.names)                                            0.261    43.125
n2974.in[1] (.names)                                             1.014    44.139
n2974.out[0] (.names)                                            0.261    44.400
n3372.in[0] (.names)                                             1.014    45.413
n3372.out[0] (.names)                                            0.261    45.674
n4516.in[2] (.names)                                             1.014    46.688
n4516.out[0] (.names)                                            0.261    46.949
n4517.in[0] (.names)                                             1.014    47.963
n4517.out[0] (.names)                                            0.261    48.224
n2329.in[0] (.names)                                             1.014    49.238
n2329.out[0] (.names)                                            0.261    49.499
n3988.in[0] (.names)                                             1.014    50.513
n3988.out[0] (.names)                                            0.261    50.774
n2412.in[0] (.names)                                             1.014    51.787
n2412.out[0] (.names)                                            0.261    52.048
n4502.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4502.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n10121.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10337.in[0] (.names)                                            1.014     9.719
n10337.out[0] (.names)                                           0.261     9.980
n10338.in[1] (.names)                                            1.014    10.993
n10338.out[0] (.names)                                           0.261    11.254
n10226.in[1] (.names)                                            1.014    12.268
n10226.out[0] (.names)                                           0.261    12.529
n10339.in[0] (.names)                                            1.014    13.543
n10339.out[0] (.names)                                           0.261    13.804
n10271.in[2] (.names)                                            1.014    14.818
n10271.out[0] (.names)                                           0.261    15.079
n10272.in[0] (.names)                                            1.014    16.093
n10272.out[0] (.names)                                           0.261    16.354
n10313.in[1] (.names)                                            1.014    17.367
n10313.out[0] (.names)                                           0.261    17.628
n10298.in[0] (.names)                                            1.014    18.642
n10298.out[0] (.names)                                           0.261    18.903
n10290.in[1] (.names)                                            1.014    19.917
n10290.out[0] (.names)                                           0.261    20.178
n10292.in[0] (.names)                                            1.014    21.192
n10292.out[0] (.names)                                           0.261    21.453
n10284.in[2] (.names)                                            1.014    22.467
n10284.out[0] (.names)                                           0.261    22.728
n10302.in[1] (.names)                                            1.014    23.742
n10302.out[0] (.names)                                           0.261    24.003
n10304.in[0] (.names)                                            1.014    25.016
n10304.out[0] (.names)                                           0.261    25.277
n10326.in[1] (.names)                                            1.014    26.291
n10326.out[0] (.names)                                           0.261    26.552
n10327.in[0] (.names)                                            1.014    27.566
n10327.out[0] (.names)                                           0.261    27.827
n10299.in[0] (.names)                                            1.014    28.841
n10299.out[0] (.names)                                           0.261    29.102
n10300.in[0] (.names)                                            1.014    30.116
n10300.out[0] (.names)                                           0.261    30.377
n10283.in[3] (.names)                                            1.014    31.390
n10283.out[0] (.names)                                           0.261    31.651
n10276.in[1] (.names)                                            1.014    32.665
n10276.out[0] (.names)                                           0.261    32.926
n10253.in[1] (.names)                                            1.014    33.940
n10253.out[0] (.names)                                           0.261    34.201
n10255.in[0] (.names)                                            1.014    35.215
n10255.out[0] (.names)                                           0.261    35.476
n10130.in[1] (.names)                                            1.014    36.490
n10130.out[0] (.names)                                           0.261    36.751
n10213.in[1] (.names)                                            1.014    37.765
n10213.out[0] (.names)                                           0.261    38.026
n2245.in[0] (.names)                                             1.014    39.039
n2245.out[0] (.names)                                            0.261    39.300
n10128.in[2] (.names)                                            1.014    40.314
n10128.out[0] (.names)                                           0.261    40.575
n11530.in[1] (.names)                                            1.014    41.589
n11530.out[0] (.names)                                           0.261    41.850
n11534.in[1] (.names)                                            1.014    42.864
n11534.out[0] (.names)                                           0.261    43.125
n10154.in[0] (.names)                                            1.014    44.139
n10154.out[0] (.names)                                           0.261    44.400
n11625.in[2] (.names)                                            1.014    45.413
n11625.out[0] (.names)                                           0.261    45.674
n11626.in[0] (.names)                                            1.014    46.688
n11626.out[0] (.names)                                           0.261    46.949
n11627.in[1] (.names)                                            1.014    47.963
n11627.out[0] (.names)                                           0.261    48.224
n11418.in[0] (.names)                                            1.014    49.238
n11418.out[0] (.names)                                           0.261    49.499
n11419.in[0] (.names)                                            1.014    50.513
n11419.out[0] (.names)                                           0.261    50.774
n10120.in[1] (.names)                                            1.014    51.787
n10120.out[0] (.names)                                           0.261    52.048
n10121.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10121.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n10115.Q[0] (.latch clocked by pclk)
Endpoint  : n10506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10115.clk[0] (.latch)                                           1.014     1.014
n10115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11301.in[0] (.names)                                            1.014     2.070
n11301.out[0] (.names)                                           0.261     2.331
n11303.in[1] (.names)                                            1.014     3.344
n11303.out[0] (.names)                                           0.261     3.605
n11304.in[2] (.names)                                            1.014     4.619
n11304.out[0] (.names)                                           0.261     4.880
n11305.in[1] (.names)                                            1.014     5.894
n11305.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n10494.in[0] (.names)                                            1.014     8.444
n10494.out[0] (.names)                                           0.261     8.705
n11306.in[1] (.names)                                            1.014     9.719
n11306.out[0] (.names)                                           0.261     9.980
n11832.in[0] (.names)                                            1.014    10.993
n11832.out[0] (.names)                                           0.261    11.254
n10718.in[0] (.names)                                            1.014    12.268
n10718.out[0] (.names)                                           0.261    12.529
n10713.in[1] (.names)                                            1.014    13.543
n10713.out[0] (.names)                                           0.261    13.804
n10703.in[2] (.names)                                            1.014    14.818
n10703.out[0] (.names)                                           0.261    15.079
n10691.in[1] (.names)                                            1.014    16.093
n10691.out[0] (.names)                                           0.261    16.354
n10716.in[0] (.names)                                            1.014    17.367
n10716.out[0] (.names)                                           0.261    17.628
n10707.in[0] (.names)                                            1.014    18.642
n10707.out[0] (.names)                                           0.261    18.903
n10710.in[0] (.names)                                            1.014    19.917
n10710.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n10448.in[0] (.names)                                            1.014    22.467
n10448.out[0] (.names)                                           0.261    22.728
n10451.in[0] (.names)                                            1.014    23.742
n10451.out[0] (.names)                                           0.261    24.003
n10453.in[2] (.names)                                            1.014    25.016
n10453.out[0] (.names)                                           0.261    25.277
n10404.in[0] (.names)                                            1.014    26.291
n10404.out[0] (.names)                                           0.261    26.552
n10405.in[0] (.names)                                            1.014    27.566
n10405.out[0] (.names)                                           0.261    27.827
n10406.in[0] (.names)                                            1.014    28.841
n10406.out[0] (.names)                                           0.261    29.102
n10407.in[0] (.names)                                            1.014    30.116
n10407.out[0] (.names)                                           0.261    30.377
n10413.in[1] (.names)                                            1.014    31.390
n10413.out[0] (.names)                                           0.261    31.651
n10415.in[1] (.names)                                            1.014    32.665
n10415.out[0] (.names)                                           0.261    32.926
n2171.in[0] (.names)                                             1.014    33.940
n2171.out[0] (.names)                                            0.261    34.201
n10408.in[2] (.names)                                            1.014    35.215
n10408.out[0] (.names)                                           0.261    35.476
n10409.in[0] (.names)                                            1.014    36.490
n10409.out[0] (.names)                                           0.261    36.751
n2051.in[0] (.names)                                             1.014    37.765
n2051.out[0] (.names)                                            0.261    38.026
n10419.in[0] (.names)                                            1.014    39.039
n10419.out[0] (.names)                                           0.261    39.300
n10422.in[0] (.names)                                            1.014    40.314
n10422.out[0] (.names)                                           0.261    40.575
n10424.in[0] (.names)                                            1.014    41.589
n10424.out[0] (.names)                                           0.261    41.850
n10435.in[2] (.names)                                            1.014    42.864
n10435.out[0] (.names)                                           0.261    43.125
n10438.in[0] (.names)                                            1.014    44.139
n10438.out[0] (.names)                                           0.261    44.400
n10353.in[0] (.names)                                            1.014    45.413
n10353.out[0] (.names)                                           0.261    45.674
n10417.in[0] (.names)                                            1.014    46.688
n10417.out[0] (.names)                                           0.261    46.949
n10418.in[0] (.names)                                            1.014    47.963
n10418.out[0] (.names)                                           0.261    48.224
n10349.in[1] (.names)                                            1.014    49.238
n10349.out[0] (.names)                                           0.261    49.499
n10374.in[0] (.names)                                            1.014    50.513
n10374.out[0] (.names)                                           0.261    50.774
n10505.in[1] (.names)                                            1.014    51.787
n10505.out[0] (.names)                                           0.261    52.048
n10506.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10506.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n10103.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10244.in[3] (.names)                                            1.014     9.719
n10244.out[0] (.names)                                           0.261     9.980
n10172.in[1] (.names)                                            1.014    10.993
n10172.out[0] (.names)                                           0.261    11.254
n10250.in[0] (.names)                                            1.014    12.268
n10250.out[0] (.names)                                           0.261    12.529
n10251.in[0] (.names)                                            1.014    13.543
n10251.out[0] (.names)                                           0.261    13.804
n10472.in[1] (.names)                                            1.014    14.818
n10472.out[0] (.names)                                           0.261    15.079
n10627.in[0] (.names)                                            1.014    16.093
n10627.out[0] (.names)                                           0.261    16.354
n10623.in[0] (.names)                                            1.014    17.367
n10623.out[0] (.names)                                           0.261    17.628
n10628.in[0] (.names)                                            1.014    18.642
n10628.out[0] (.names)                                           0.261    18.903
n10633.in[0] (.names)                                            1.014    19.917
n10633.out[0] (.names)                                           0.261    20.178
n10634.in[0] (.names)                                            1.014    21.192
n10634.out[0] (.names)                                           0.261    21.453
n10635.in[0] (.names)                                            1.014    22.467
n10635.out[0] (.names)                                           0.261    22.728
n10589.in[0] (.names)                                            1.014    23.742
n10589.out[0] (.names)                                           0.261    24.003
n10590.in[0] (.names)                                            1.014    25.016
n10590.out[0] (.names)                                           0.261    25.277
n10591.in[0] (.names)                                            1.014    26.291
n10591.out[0] (.names)                                           0.261    26.552
n10592.in[0] (.names)                                            1.014    27.566
n10592.out[0] (.names)                                           0.261    27.827
n10593.in[0] (.names)                                            1.014    28.841
n10593.out[0] (.names)                                           0.261    29.102
n10605.in[0] (.names)                                            1.014    30.116
n10605.out[0] (.names)                                           0.261    30.377
n10569.in[0] (.names)                                            1.014    31.390
n10569.out[0] (.names)                                           0.261    31.651
n10598.in[0] (.names)                                            1.014    32.665
n10598.out[0] (.names)                                           0.261    32.926
n10599.in[0] (.names)                                            1.014    33.940
n10599.out[0] (.names)                                           0.261    34.201
n10608.in[0] (.names)                                            1.014    35.215
n10608.out[0] (.names)                                           0.261    35.476
n10615.in[0] (.names)                                            1.014    36.490
n10615.out[0] (.names)                                           0.261    36.751
n10434.in[1] (.names)                                            1.014    37.765
n10434.out[0] (.names)                                           0.261    38.026
n10043.in[0] (.names)                                            1.014    39.039
n10043.out[0] (.names)                                           0.261    39.300
n10768.in[0] (.names)                                            1.014    40.314
n10768.out[0] (.names)                                           0.261    40.575
n10771.in[1] (.names)                                            1.014    41.589
n10771.out[0] (.names)                                           0.261    41.850
n10772.in[0] (.names)                                            1.014    42.864
n10772.out[0] (.names)                                           0.261    43.125
n11294.in[0] (.names)                                            1.014    44.139
n11294.out[0] (.names)                                           0.261    44.400
n11297.in[3] (.names)                                            1.014    45.413
n11297.out[0] (.names)                                           0.261    45.674
n11279.in[0] (.names)                                            1.014    46.688
n11279.out[0] (.names)                                           0.261    46.949
n10814.in[0] (.names)                                            1.014    47.963
n10814.out[0] (.names)                                           0.261    48.224
n10859.in[0] (.names)                                            1.014    49.238
n10859.out[0] (.names)                                           0.261    49.499
n10860.in[0] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n10102.in[0] (.names)                                            1.014    51.787
n10102.out[0] (.names)                                           0.261    52.048
n10103.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10103.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n10852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10244.in[3] (.names)                                            1.014     9.719
n10244.out[0] (.names)                                           0.261     9.980
n10172.in[1] (.names)                                            1.014    10.993
n10172.out[0] (.names)                                           0.261    11.254
n10250.in[0] (.names)                                            1.014    12.268
n10250.out[0] (.names)                                           0.261    12.529
n10251.in[0] (.names)                                            1.014    13.543
n10251.out[0] (.names)                                           0.261    13.804
n10472.in[1] (.names)                                            1.014    14.818
n10472.out[0] (.names)                                           0.261    15.079
n10627.in[0] (.names)                                            1.014    16.093
n10627.out[0] (.names)                                           0.261    16.354
n10623.in[0] (.names)                                            1.014    17.367
n10623.out[0] (.names)                                           0.261    17.628
n10628.in[0] (.names)                                            1.014    18.642
n10628.out[0] (.names)                                           0.261    18.903
n10633.in[0] (.names)                                            1.014    19.917
n10633.out[0] (.names)                                           0.261    20.178
n10634.in[0] (.names)                                            1.014    21.192
n10634.out[0] (.names)                                           0.261    21.453
n10635.in[0] (.names)                                            1.014    22.467
n10635.out[0] (.names)                                           0.261    22.728
n10589.in[0] (.names)                                            1.014    23.742
n10589.out[0] (.names)                                           0.261    24.003
n10590.in[0] (.names)                                            1.014    25.016
n10590.out[0] (.names)                                           0.261    25.277
n10591.in[0] (.names)                                            1.014    26.291
n10591.out[0] (.names)                                           0.261    26.552
n10592.in[0] (.names)                                            1.014    27.566
n10592.out[0] (.names)                                           0.261    27.827
n10593.in[0] (.names)                                            1.014    28.841
n10593.out[0] (.names)                                           0.261    29.102
n10605.in[0] (.names)                                            1.014    30.116
n10605.out[0] (.names)                                           0.261    30.377
n10569.in[0] (.names)                                            1.014    31.390
n10569.out[0] (.names)                                           0.261    31.651
n10598.in[0] (.names)                                            1.014    32.665
n10598.out[0] (.names)                                           0.261    32.926
n10599.in[0] (.names)                                            1.014    33.940
n10599.out[0] (.names)                                           0.261    34.201
n10608.in[0] (.names)                                            1.014    35.215
n10608.out[0] (.names)                                           0.261    35.476
n10615.in[0] (.names)                                            1.014    36.490
n10615.out[0] (.names)                                           0.261    36.751
n10434.in[1] (.names)                                            1.014    37.765
n10434.out[0] (.names)                                           0.261    38.026
n10043.in[0] (.names)                                            1.014    39.039
n10043.out[0] (.names)                                           0.261    39.300
n10768.in[0] (.names)                                            1.014    40.314
n10768.out[0] (.names)                                           0.261    40.575
n10771.in[1] (.names)                                            1.014    41.589
n10771.out[0] (.names)                                           0.261    41.850
n10772.in[0] (.names)                                            1.014    42.864
n10772.out[0] (.names)                                           0.261    43.125
n11294.in[0] (.names)                                            1.014    44.139
n11294.out[0] (.names)                                           0.261    44.400
n11297.in[3] (.names)                                            1.014    45.413
n11297.out[0] (.names)                                           0.261    45.674
n11279.in[0] (.names)                                            1.014    46.688
n11279.out[0] (.names)                                           0.261    46.949
n10814.in[0] (.names)                                            1.014    47.963
n10814.out[0] (.names)                                           0.261    48.224
n10859.in[0] (.names)                                            1.014    49.238
n10859.out[0] (.names)                                           0.261    49.499
n10860.in[0] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n10102.in[0] (.names)                                            1.014    51.787
n10102.out[0] (.names)                                           0.261    52.048
n10852.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10852.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n11185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10244.in[3] (.names)                                            1.014     9.719
n10244.out[0] (.names)                                           0.261     9.980
n10172.in[1] (.names)                                            1.014    10.993
n10172.out[0] (.names)                                           0.261    11.254
n10250.in[0] (.names)                                            1.014    12.268
n10250.out[0] (.names)                                           0.261    12.529
n10251.in[0] (.names)                                            1.014    13.543
n10251.out[0] (.names)                                           0.261    13.804
n10472.in[1] (.names)                                            1.014    14.818
n10472.out[0] (.names)                                           0.261    15.079
n10627.in[0] (.names)                                            1.014    16.093
n10627.out[0] (.names)                                           0.261    16.354
n10623.in[0] (.names)                                            1.014    17.367
n10623.out[0] (.names)                                           0.261    17.628
n10628.in[0] (.names)                                            1.014    18.642
n10628.out[0] (.names)                                           0.261    18.903
n10633.in[0] (.names)                                            1.014    19.917
n10633.out[0] (.names)                                           0.261    20.178
n10634.in[0] (.names)                                            1.014    21.192
n10634.out[0] (.names)                                           0.261    21.453
n10635.in[0] (.names)                                            1.014    22.467
n10635.out[0] (.names)                                           0.261    22.728
n10589.in[0] (.names)                                            1.014    23.742
n10589.out[0] (.names)                                           0.261    24.003
n10590.in[0] (.names)                                            1.014    25.016
n10590.out[0] (.names)                                           0.261    25.277
n10591.in[0] (.names)                                            1.014    26.291
n10591.out[0] (.names)                                           0.261    26.552
n10592.in[0] (.names)                                            1.014    27.566
n10592.out[0] (.names)                                           0.261    27.827
n10593.in[0] (.names)                                            1.014    28.841
n10593.out[0] (.names)                                           0.261    29.102
n10605.in[0] (.names)                                            1.014    30.116
n10605.out[0] (.names)                                           0.261    30.377
n10569.in[0] (.names)                                            1.014    31.390
n10569.out[0] (.names)                                           0.261    31.651
n10598.in[0] (.names)                                            1.014    32.665
n10598.out[0] (.names)                                           0.261    32.926
n10599.in[0] (.names)                                            1.014    33.940
n10599.out[0] (.names)                                           0.261    34.201
n10608.in[0] (.names)                                            1.014    35.215
n10608.out[0] (.names)                                           0.261    35.476
n10615.in[0] (.names)                                            1.014    36.490
n10615.out[0] (.names)                                           0.261    36.751
n10434.in[1] (.names)                                            1.014    37.765
n10434.out[0] (.names)                                           0.261    38.026
n10043.in[0] (.names)                                            1.014    39.039
n10043.out[0] (.names)                                           0.261    39.300
n10768.in[0] (.names)                                            1.014    40.314
n10768.out[0] (.names)                                           0.261    40.575
n10771.in[1] (.names)                                            1.014    41.589
n10771.out[0] (.names)                                           0.261    41.850
n10772.in[0] (.names)                                            1.014    42.864
n10772.out[0] (.names)                                           0.261    43.125
n11294.in[0] (.names)                                            1.014    44.139
n11294.out[0] (.names)                                           0.261    44.400
n11297.in[3] (.names)                                            1.014    45.413
n11297.out[0] (.names)                                           0.261    45.674
n11279.in[0] (.names)                                            1.014    46.688
n11279.out[0] (.names)                                           0.261    46.949
n10814.in[0] (.names)                                            1.014    47.963
n10814.out[0] (.names)                                           0.261    48.224
n10859.in[0] (.names)                                            1.014    49.238
n10859.out[0] (.names)                                           0.261    49.499
n10860.in[0] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n10102.in[0] (.names)                                            1.014    51.787
n10102.out[0] (.names)                                           0.261    52.048
n11185.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11185.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n10836.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10244.in[3] (.names)                                            1.014     9.719
n10244.out[0] (.names)                                           0.261     9.980
n10172.in[1] (.names)                                            1.014    10.993
n10172.out[0] (.names)                                           0.261    11.254
n10250.in[0] (.names)                                            1.014    12.268
n10250.out[0] (.names)                                           0.261    12.529
n10251.in[0] (.names)                                            1.014    13.543
n10251.out[0] (.names)                                           0.261    13.804
n10472.in[1] (.names)                                            1.014    14.818
n10472.out[0] (.names)                                           0.261    15.079
n10627.in[0] (.names)                                            1.014    16.093
n10627.out[0] (.names)                                           0.261    16.354
n10623.in[0] (.names)                                            1.014    17.367
n10623.out[0] (.names)                                           0.261    17.628
n10628.in[0] (.names)                                            1.014    18.642
n10628.out[0] (.names)                                           0.261    18.903
n10633.in[0] (.names)                                            1.014    19.917
n10633.out[0] (.names)                                           0.261    20.178
n10634.in[0] (.names)                                            1.014    21.192
n10634.out[0] (.names)                                           0.261    21.453
n10635.in[0] (.names)                                            1.014    22.467
n10635.out[0] (.names)                                           0.261    22.728
n10589.in[0] (.names)                                            1.014    23.742
n10589.out[0] (.names)                                           0.261    24.003
n10590.in[0] (.names)                                            1.014    25.016
n10590.out[0] (.names)                                           0.261    25.277
n10591.in[0] (.names)                                            1.014    26.291
n10591.out[0] (.names)                                           0.261    26.552
n10592.in[0] (.names)                                            1.014    27.566
n10592.out[0] (.names)                                           0.261    27.827
n10593.in[0] (.names)                                            1.014    28.841
n10593.out[0] (.names)                                           0.261    29.102
n10605.in[0] (.names)                                            1.014    30.116
n10605.out[0] (.names)                                           0.261    30.377
n10569.in[0] (.names)                                            1.014    31.390
n10569.out[0] (.names)                                           0.261    31.651
n10598.in[0] (.names)                                            1.014    32.665
n10598.out[0] (.names)                                           0.261    32.926
n10599.in[0] (.names)                                            1.014    33.940
n10599.out[0] (.names)                                           0.261    34.201
n10608.in[0] (.names)                                            1.014    35.215
n10608.out[0] (.names)                                           0.261    35.476
n10615.in[0] (.names)                                            1.014    36.490
n10615.out[0] (.names)                                           0.261    36.751
n10434.in[1] (.names)                                            1.014    37.765
n10434.out[0] (.names)                                           0.261    38.026
n10043.in[0] (.names)                                            1.014    39.039
n10043.out[0] (.names)                                           0.261    39.300
n10768.in[0] (.names)                                            1.014    40.314
n10768.out[0] (.names)                                           0.261    40.575
n10771.in[1] (.names)                                            1.014    41.589
n10771.out[0] (.names)                                           0.261    41.850
n10772.in[0] (.names)                                            1.014    42.864
n10772.out[0] (.names)                                           0.261    43.125
n11294.in[0] (.names)                                            1.014    44.139
n11294.out[0] (.names)                                           0.261    44.400
n11297.in[3] (.names)                                            1.014    45.413
n11297.out[0] (.names)                                           0.261    45.674
n11279.in[0] (.names)                                            1.014    46.688
n11279.out[0] (.names)                                           0.261    46.949
n11298.in[0] (.names)                                            1.014    47.963
n11298.out[0] (.names)                                           0.261    48.224
n10082.in[0] (.names)                                            1.014    49.238
n10082.out[0] (.names)                                           0.261    49.499
n10808.in[1] (.names)                                            1.014    50.513
n10808.out[0] (.names)                                           0.261    50.774
n10835.in[0] (.names)                                            1.014    51.787
n10835.out[0] (.names)                                           0.261    52.048
n10836.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10836.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n10115.Q[0] (.latch clocked by pclk)
Endpoint  : n10357.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10115.clk[0] (.latch)                                           1.014     1.014
n10115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11301.in[0] (.names)                                            1.014     2.070
n11301.out[0] (.names)                                           0.261     2.331
n11303.in[1] (.names)                                            1.014     3.344
n11303.out[0] (.names)                                           0.261     3.605
n11304.in[2] (.names)                                            1.014     4.619
n11304.out[0] (.names)                                           0.261     4.880
n11305.in[1] (.names)                                            1.014     5.894
n11305.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n10494.in[0] (.names)                                            1.014     8.444
n10494.out[0] (.names)                                           0.261     8.705
n11306.in[1] (.names)                                            1.014     9.719
n11306.out[0] (.names)                                           0.261     9.980
n11832.in[0] (.names)                                            1.014    10.993
n11832.out[0] (.names)                                           0.261    11.254
n10718.in[0] (.names)                                            1.014    12.268
n10718.out[0] (.names)                                           0.261    12.529
n10713.in[1] (.names)                                            1.014    13.543
n10713.out[0] (.names)                                           0.261    13.804
n10703.in[2] (.names)                                            1.014    14.818
n10703.out[0] (.names)                                           0.261    15.079
n10691.in[1] (.names)                                            1.014    16.093
n10691.out[0] (.names)                                           0.261    16.354
n10716.in[0] (.names)                                            1.014    17.367
n10716.out[0] (.names)                                           0.261    17.628
n10707.in[0] (.names)                                            1.014    18.642
n10707.out[0] (.names)                                           0.261    18.903
n10710.in[0] (.names)                                            1.014    19.917
n10710.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n8677.in[0] (.names)                                             1.014    22.467
n8677.out[0] (.names)                                            0.261    22.728
n10462.in[0] (.names)                                            1.014    23.742
n10462.out[0] (.names)                                           0.261    24.003
n10686.in[0] (.names)                                            1.014    25.016
n10686.out[0] (.names)                                           0.261    25.277
n10649.in[1] (.names)                                            1.014    26.291
n10649.out[0] (.names)                                           0.261    26.552
n10681.in[0] (.names)                                            1.014    27.566
n10681.out[0] (.names)                                           0.261    27.827
n10682.in[2] (.names)                                            1.014    28.841
n10682.out[0] (.names)                                           0.261    29.102
n10684.in[0] (.names)                                            1.014    30.116
n10684.out[0] (.names)                                           0.261    30.377
n10502.in[1] (.names)                                            1.014    31.390
n10502.out[0] (.names)                                           0.261    31.651
n10685.in[0] (.names)                                            1.014    32.665
n10685.out[0] (.names)                                           0.261    32.926
n10423.in[0] (.names)                                            1.014    33.940
n10423.out[0] (.names)                                           0.261    34.201
n10688.in[0] (.names)                                            1.014    35.215
n10688.out[0] (.names)                                           0.261    35.476
n10706.in[0] (.names)                                            1.014    36.490
n10706.out[0] (.names)                                           0.261    36.751
n10694.in[2] (.names)                                            1.014    37.765
n10694.out[0] (.names)                                           0.261    38.026
n10689.in[1] (.names)                                            1.014    39.039
n10689.out[0] (.names)                                           0.261    39.300
n10156.in[1] (.names)                                            1.014    40.314
n10156.out[0] (.names)                                           0.261    40.575
n10692.in[0] (.names)                                            1.014    41.589
n10692.out[0] (.names)                                           0.261    41.850
n10693.in[0] (.names)                                            1.014    42.864
n10693.out[0] (.names)                                           0.261    43.125
n10695.in[0] (.names)                                            1.014    44.139
n10695.out[0] (.names)                                           0.261    44.400
n10696.in[0] (.names)                                            1.014    45.413
n10696.out[0] (.names)                                           0.261    45.674
n10697.in[0] (.names)                                            1.014    46.688
n10697.out[0] (.names)                                           0.261    46.949
n10345.in[0] (.names)                                            1.014    47.963
n10345.out[0] (.names)                                           0.261    48.224
n10341.in[0] (.names)                                            1.014    49.238
n10341.out[0] (.names)                                           0.261    49.499
n1852.in[0] (.names)                                             1.014    50.513
n1852.out[0] (.names)                                            0.261    50.774
n10356.in[0] (.names)                                            1.014    51.787
n10356.out[0] (.names)                                           0.261    52.048
n10357.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10357.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n10115.Q[0] (.latch clocked by pclk)
Endpoint  : n11044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10115.clk[0] (.latch)                                           1.014     1.014
n10115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11301.in[0] (.names)                                            1.014     2.070
n11301.out[0] (.names)                                           0.261     2.331
n11303.in[1] (.names)                                            1.014     3.344
n11303.out[0] (.names)                                           0.261     3.605
n11304.in[2] (.names)                                            1.014     4.619
n11304.out[0] (.names)                                           0.261     4.880
n11305.in[1] (.names)                                            1.014     5.894
n11305.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n10494.in[0] (.names)                                            1.014     8.444
n10494.out[0] (.names)                                           0.261     8.705
n11306.in[1] (.names)                                            1.014     9.719
n11306.out[0] (.names)                                           0.261     9.980
n11832.in[0] (.names)                                            1.014    10.993
n11832.out[0] (.names)                                           0.261    11.254
n10718.in[0] (.names)                                            1.014    12.268
n10718.out[0] (.names)                                           0.261    12.529
n10713.in[1] (.names)                                            1.014    13.543
n10713.out[0] (.names)                                           0.261    13.804
n10703.in[2] (.names)                                            1.014    14.818
n10703.out[0] (.names)                                           0.261    15.079
n10691.in[1] (.names)                                            1.014    16.093
n10691.out[0] (.names)                                           0.261    16.354
n10716.in[0] (.names)                                            1.014    17.367
n10716.out[0] (.names)                                           0.261    17.628
n10707.in[0] (.names)                                            1.014    18.642
n10707.out[0] (.names)                                           0.261    18.903
n10710.in[0] (.names)                                            1.014    19.917
n10710.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n8677.in[0] (.names)                                             1.014    22.467
n8677.out[0] (.names)                                            0.261    22.728
n10462.in[0] (.names)                                            1.014    23.742
n10462.out[0] (.names)                                           0.261    24.003
n11348.in[0] (.names)                                            1.014    25.016
n11348.out[0] (.names)                                           0.261    25.277
n11351.in[0] (.names)                                            1.014    26.291
n11351.out[0] (.names)                                           0.261    26.552
n11199.in[0] (.names)                                            1.014    27.566
n11199.out[0] (.names)                                           0.261    27.827
n1501.in[1] (.names)                                             1.014    28.841
n1501.out[0] (.names)                                            0.261    29.102
n11354.in[0] (.names)                                            1.014    30.116
n11354.out[0] (.names)                                           0.261    30.377
n11336.in[1] (.names)                                            1.014    31.390
n11336.out[0] (.names)                                           0.261    31.651
n11337.in[2] (.names)                                            1.014    32.665
n11337.out[0] (.names)                                           0.261    32.926
n11246.in[0] (.names)                                            1.014    33.940
n11246.out[0] (.names)                                           0.261    34.201
n11210.in[0] (.names)                                            1.014    35.215
n11210.out[0] (.names)                                           0.261    35.476
n11342.in[0] (.names)                                            1.014    36.490
n11342.out[0] (.names)                                           0.261    36.751
n11321.in[2] (.names)                                            1.014    37.765
n11321.out[0] (.names)                                           0.261    38.026
n11322.in[2] (.names)                                            1.014    39.039
n11322.out[0] (.names)                                           0.261    39.300
n11325.in[0] (.names)                                            1.014    40.314
n11325.out[0] (.names)                                           0.261    40.575
n11326.in[0] (.names)                                            1.014    41.589
n11326.out[0] (.names)                                           0.261    41.850
n11323.in[2] (.names)                                            1.014    42.864
n11323.out[0] (.names)                                           0.261    43.125
n11324.in[0] (.names)                                            1.014    44.139
n11324.out[0] (.names)                                           0.261    44.400
n11332.in[1] (.names)                                            1.014    45.413
n11332.out[0] (.names)                                           0.261    45.674
n11333.in[0] (.names)                                            1.014    46.688
n11333.out[0] (.names)                                           0.261    46.949
n10827.in[0] (.names)                                            1.014    47.963
n10827.out[0] (.names)                                           0.261    48.224
n10344.in[0] (.names)                                            1.014    49.238
n10344.out[0] (.names)                                           0.261    49.499
n2263.in[0] (.names)                                             1.014    50.513
n2263.out[0] (.names)                                            0.261    50.774
n11041.in[1] (.names)                                            1.014    51.787
n11041.out[0] (.names)                                           0.261    52.048
n11044.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11044.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n6532.Q[0] (.latch clocked by pclk)
Endpoint  : n7397.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6532.clk[0] (.latch)                                            1.014     1.014
n6532.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2065.in[0] (.names)                                             1.014     2.070
n2065.out[0] (.names)                                            0.261     2.331
n7667.in[0] (.names)                                             1.014     3.344
n7667.out[0] (.names)                                            0.261     3.605
n7672.in[0] (.names)                                             1.014     4.619
n7672.out[0] (.names)                                            0.261     4.880
n7714.in[3] (.names)                                             1.014     5.894
n7714.out[0] (.names)                                            0.261     6.155
n7720.in[1] (.names)                                             1.014     7.169
n7720.out[0] (.names)                                            0.261     7.430
n7698.in[0] (.names)                                             1.014     8.444
n7698.out[0] (.names)                                            0.261     8.705
n7715.in[0] (.names)                                             1.014     9.719
n7715.out[0] (.names)                                            0.261     9.980
n7709.in[0] (.names)                                             1.014    10.993
n7709.out[0] (.names)                                            0.261    11.254
n7710.in[0] (.names)                                             1.014    12.268
n7710.out[0] (.names)                                            0.261    12.529
n7711.in[2] (.names)                                             1.014    13.543
n7711.out[0] (.names)                                            0.261    13.804
n7716.in[0] (.names)                                             1.014    14.818
n7716.out[0] (.names)                                            0.261    15.079
n7718.in[0] (.names)                                             1.014    16.093
n7718.out[0] (.names)                                            0.261    16.354
n6689.in[0] (.names)                                             1.014    17.367
n6689.out[0] (.names)                                            0.261    17.628
n7963.in[0] (.names)                                             1.014    18.642
n7963.out[0] (.names)                                            0.261    18.903
n8013.in[0] (.names)                                             1.014    19.917
n8013.out[0] (.names)                                            0.261    20.178
n8015.in[0] (.names)                                             1.014    21.192
n8015.out[0] (.names)                                            0.261    21.453
n7979.in[0] (.names)                                             1.014    22.467
n7979.out[0] (.names)                                            0.261    22.728
n7973.in[2] (.names)                                             1.014    23.742
n7973.out[0] (.names)                                            0.261    24.003
n7981.in[1] (.names)                                             1.014    25.016
n7981.out[0] (.names)                                            0.261    25.277
n7987.in[0] (.names)                                             1.014    26.291
n7987.out[0] (.names)                                            0.261    26.552
n7989.in[1] (.names)                                             1.014    27.566
n7989.out[0] (.names)                                            0.261    27.827
n7990.in[0] (.names)                                             1.014    28.841
n7990.out[0] (.names)                                            0.261    29.102
n7991.in[1] (.names)                                             1.014    30.116
n7991.out[0] (.names)                                            0.261    30.377
n7967.in[1] (.names)                                             1.014    31.390
n7967.out[0] (.names)                                            0.261    31.651
n7962.in[0] (.names)                                             1.014    32.665
n7962.out[0] (.names)                                            0.261    32.926
n7993.in[1] (.names)                                             1.014    33.940
n7993.out[0] (.names)                                            0.261    34.201
n8021.in[0] (.names)                                             1.014    35.215
n8021.out[0] (.names)                                            0.261    35.476
n8016.in[0] (.names)                                             1.014    36.490
n8016.out[0] (.names)                                            0.261    36.751
n8019.in[0] (.names)                                             1.014    37.765
n8019.out[0] (.names)                                            0.261    38.026
n6599.in[3] (.names)                                             1.014    39.039
n6599.out[0] (.names)                                            0.261    39.300
n8024.in[0] (.names)                                             1.014    40.314
n8024.out[0] (.names)                                            0.261    40.575
n8025.in[0] (.names)                                             1.014    41.589
n8025.out[0] (.names)                                            0.261    41.850
n8027.in[0] (.names)                                             1.014    42.864
n8027.out[0] (.names)                                            0.261    43.125
n8028.in[0] (.names)                                             1.014    44.139
n8028.out[0] (.names)                                            0.261    44.400
n8042.in[0] (.names)                                             1.014    45.413
n8042.out[0] (.names)                                            0.261    45.674
n7579.in[0] (.names)                                             1.014    46.688
n7579.out[0] (.names)                                            0.261    46.949
n8053.in[1] (.names)                                             1.014    47.963
n8053.out[0] (.names)                                            0.261    48.224
n8063.in[1] (.names)                                             1.014    49.238
n8063.out[0] (.names)                                            0.261    49.499
n6591.in[0] (.names)                                             1.014    50.513
n6591.out[0] (.names)                                            0.261    50.774
n7568.in[0] (.names)                                             1.014    51.787
n7568.out[0] (.names)                                            0.261    52.048
n7397.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7397.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n10115.Q[0] (.latch clocked by pclk)
Endpoint  : n1591.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10115.clk[0] (.latch)                                           1.014     1.014
n10115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11301.in[0] (.names)                                            1.014     2.070
n11301.out[0] (.names)                                           0.261     2.331
n11303.in[1] (.names)                                            1.014     3.344
n11303.out[0] (.names)                                           0.261     3.605
n11304.in[2] (.names)                                            1.014     4.619
n11304.out[0] (.names)                                           0.261     4.880
n11305.in[1] (.names)                                            1.014     5.894
n11305.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n10494.in[0] (.names)                                            1.014     8.444
n10494.out[0] (.names)                                           0.261     8.705
n11306.in[1] (.names)                                            1.014     9.719
n11306.out[0] (.names)                                           0.261     9.980
n11832.in[0] (.names)                                            1.014    10.993
n11832.out[0] (.names)                                           0.261    11.254
n10718.in[0] (.names)                                            1.014    12.268
n10718.out[0] (.names)                                           0.261    12.529
n10713.in[1] (.names)                                            1.014    13.543
n10713.out[0] (.names)                                           0.261    13.804
n10703.in[2] (.names)                                            1.014    14.818
n10703.out[0] (.names)                                           0.261    15.079
n10691.in[1] (.names)                                            1.014    16.093
n10691.out[0] (.names)                                           0.261    16.354
n10716.in[0] (.names)                                            1.014    17.367
n10716.out[0] (.names)                                           0.261    17.628
n10707.in[0] (.names)                                            1.014    18.642
n10707.out[0] (.names)                                           0.261    18.903
n10710.in[0] (.names)                                            1.014    19.917
n10710.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n8677.in[0] (.names)                                             1.014    22.467
n8677.out[0] (.names)                                            0.261    22.728
n10462.in[0] (.names)                                            1.014    23.742
n10462.out[0] (.names)                                           0.261    24.003
n11348.in[0] (.names)                                            1.014    25.016
n11348.out[0] (.names)                                           0.261    25.277
n11351.in[0] (.names)                                            1.014    26.291
n11351.out[0] (.names)                                           0.261    26.552
n11199.in[0] (.names)                                            1.014    27.566
n11199.out[0] (.names)                                           0.261    27.827
n1501.in[1] (.names)                                             1.014    28.841
n1501.out[0] (.names)                                            0.261    29.102
n11354.in[0] (.names)                                            1.014    30.116
n11354.out[0] (.names)                                           0.261    30.377
n11336.in[1] (.names)                                            1.014    31.390
n11336.out[0] (.names)                                           0.261    31.651
n11337.in[2] (.names)                                            1.014    32.665
n11337.out[0] (.names)                                           0.261    32.926
n11246.in[0] (.names)                                            1.014    33.940
n11246.out[0] (.names)                                           0.261    34.201
n11247.in[0] (.names)                                            1.014    35.215
n11247.out[0] (.names)                                           0.261    35.476
n11249.in[0] (.names)                                            1.014    36.490
n11249.out[0] (.names)                                           0.261    36.751
n11250.in[0] (.names)                                            1.014    37.765
n11250.out[0] (.names)                                           0.261    38.026
n11266.in[3] (.names)                                            1.014    39.039
n11266.out[0] (.names)                                           0.261    39.300
n11268.in[1] (.names)                                            1.014    40.314
n11268.out[0] (.names)                                           0.261    40.575
n1522.in[0] (.names)                                             1.014    41.589
n1522.out[0] (.names)                                            0.261    41.850
n10966.in[2] (.names)                                            1.014    42.864
n10966.out[0] (.names)                                           0.261    43.125
n10970.in[1] (.names)                                            1.014    44.139
n10970.out[0] (.names)                                           0.261    44.400
n11016.in[2] (.names)                                            1.014    45.413
n11016.out[0] (.names)                                           0.261    45.674
n11017.in[0] (.names)                                            1.014    46.688
n11017.out[0] (.names)                                           0.261    46.949
n2121.in[1] (.names)                                             1.014    47.963
n2121.out[0] (.names)                                            0.261    48.224
n11018.in[0] (.names)                                            1.014    49.238
n11018.out[0] (.names)                                           0.261    49.499
n10974.in[0] (.names)                                            1.014    50.513
n10974.out[0] (.names)                                           0.261    50.774
n10139.in[1] (.names)                                            1.014    51.787
n10139.out[0] (.names)                                           0.261    52.048
n1591.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1591.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n10115.Q[0] (.latch clocked by pclk)
Endpoint  : n11234.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10115.clk[0] (.latch)                                           1.014     1.014
n10115.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11301.in[0] (.names)                                            1.014     2.070
n11301.out[0] (.names)                                           0.261     2.331
n11303.in[1] (.names)                                            1.014     3.344
n11303.out[0] (.names)                                           0.261     3.605
n11304.in[2] (.names)                                            1.014     4.619
n11304.out[0] (.names)                                           0.261     4.880
n11305.in[1] (.names)                                            1.014     5.894
n11305.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n10494.in[0] (.names)                                            1.014     8.444
n10494.out[0] (.names)                                           0.261     8.705
n11306.in[1] (.names)                                            1.014     9.719
n11306.out[0] (.names)                                           0.261     9.980
n11832.in[0] (.names)                                            1.014    10.993
n11832.out[0] (.names)                                           0.261    11.254
n10718.in[0] (.names)                                            1.014    12.268
n10718.out[0] (.names)                                           0.261    12.529
n10713.in[1] (.names)                                            1.014    13.543
n10713.out[0] (.names)                                           0.261    13.804
n10703.in[2] (.names)                                            1.014    14.818
n10703.out[0] (.names)                                           0.261    15.079
n10691.in[1] (.names)                                            1.014    16.093
n10691.out[0] (.names)                                           0.261    16.354
n10716.in[0] (.names)                                            1.014    17.367
n10716.out[0] (.names)                                           0.261    17.628
n10707.in[0] (.names)                                            1.014    18.642
n10707.out[0] (.names)                                           0.261    18.903
n10710.in[0] (.names)                                            1.014    19.917
n10710.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n8677.in[0] (.names)                                             1.014    22.467
n8677.out[0] (.names)                                            0.261    22.728
n10462.in[0] (.names)                                            1.014    23.742
n10462.out[0] (.names)                                           0.261    24.003
n11348.in[0] (.names)                                            1.014    25.016
n11348.out[0] (.names)                                           0.261    25.277
n11351.in[0] (.names)                                            1.014    26.291
n11351.out[0] (.names)                                           0.261    26.552
n11199.in[0] (.names)                                            1.014    27.566
n11199.out[0] (.names)                                           0.261    27.827
n1501.in[1] (.names)                                             1.014    28.841
n1501.out[0] (.names)                                            0.261    29.102
n11354.in[0] (.names)                                            1.014    30.116
n11354.out[0] (.names)                                           0.261    30.377
n11336.in[1] (.names)                                            1.014    31.390
n11336.out[0] (.names)                                           0.261    31.651
n11337.in[2] (.names)                                            1.014    32.665
n11337.out[0] (.names)                                           0.261    32.926
n11246.in[0] (.names)                                            1.014    33.940
n11246.out[0] (.names)                                           0.261    34.201
n11247.in[0] (.names)                                            1.014    35.215
n11247.out[0] (.names)                                           0.261    35.476
n11249.in[0] (.names)                                            1.014    36.490
n11249.out[0] (.names)                                           0.261    36.751
n11250.in[0] (.names)                                            1.014    37.765
n11250.out[0] (.names)                                           0.261    38.026
n11266.in[3] (.names)                                            1.014    39.039
n11266.out[0] (.names)                                           0.261    39.300
n11268.in[1] (.names)                                            1.014    40.314
n11268.out[0] (.names)                                           0.261    40.575
n1522.in[0] (.names)                                             1.014    41.589
n1522.out[0] (.names)                                            0.261    41.850
n10966.in[2] (.names)                                            1.014    42.864
n10966.out[0] (.names)                                           0.261    43.125
n10970.in[1] (.names)                                            1.014    44.139
n10970.out[0] (.names)                                           0.261    44.400
n11016.in[2] (.names)                                            1.014    45.413
n11016.out[0] (.names)                                           0.261    45.674
n11017.in[0] (.names)                                            1.014    46.688
n11017.out[0] (.names)                                           0.261    46.949
n2121.in[1] (.names)                                             1.014    47.963
n2121.out[0] (.names)                                            0.261    48.224
n11018.in[0] (.names)                                            1.014    49.238
n11018.out[0] (.names)                                           0.261    49.499
n10974.in[0] (.names)                                            1.014    50.513
n10974.out[0] (.names)                                           0.261    50.774
n10139.in[1] (.names)                                            1.014    51.787
n10139.out[0] (.names)                                           0.261    52.048
n11234.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11234.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n3252.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7583.in[0] (.names)                                             1.014     2.070
n7583.out[0] (.names)                                            0.261     2.331
n7713.in[0] (.names)                                             1.014     3.344
n7713.out[0] (.names)                                            0.261     3.605
n1938.in[0] (.names)                                             1.014     4.619
n1938.out[0] (.names)                                            0.261     4.880
n1614.in[0] (.names)                                             1.014     5.894
n1614.out[0] (.names)                                            0.261     6.155
n6642.in[3] (.names)                                             1.014     7.169
n6642.out[0] (.names)                                            0.261     7.430
n6620.in[0] (.names)                                             1.014     8.444
n6620.out[0] (.names)                                            0.261     8.705
n6621.in[1] (.names)                                             1.014     9.719
n6621.out[0] (.names)                                            0.261     9.980
n9632.in[0] (.names)                                             1.014    10.993
n9632.out[0] (.names)                                            0.261    11.254
n9571.in[0] (.names)                                             1.014    12.268
n9571.out[0] (.names)                                            0.261    12.529
n9568.in[1] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9561.in[1] (.names)                                             1.014    14.818
n9561.out[0] (.names)                                            0.261    15.079
n9563.in[1] (.names)                                             1.014    16.093
n9563.out[0] (.names)                                            0.261    16.354
n9597.in[2] (.names)                                             1.014    17.367
n9597.out[0] (.names)                                            0.261    17.628
n9598.in[2] (.names)                                             1.014    18.642
n9598.out[0] (.names)                                            0.261    18.903
n9599.in[0] (.names)                                             1.014    19.917
n9599.out[0] (.names)                                            0.261    20.178
n9607.in[1] (.names)                                             1.014    21.192
n9607.out[0] (.names)                                            0.261    21.453
n9614.in[2] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9604.in[1] (.names)                                             1.014    23.742
n9604.out[0] (.names)                                            0.261    24.003
n9606.in[0] (.names)                                             1.014    25.016
n9606.out[0] (.names)                                            0.261    25.277
n4456.in[0] (.names)                                             1.014    26.291
n4456.out[0] (.names)                                            0.261    26.552
n4457.in[2] (.names)                                             1.014    27.566
n4457.out[0] (.names)                                            0.261    27.827
n4461.in[1] (.names)                                             1.014    28.841
n4461.out[0] (.names)                                            0.261    29.102
n4464.in[0] (.names)                                             1.014    30.116
n4464.out[0] (.names)                                            0.261    30.377
n4466.in[3] (.names)                                             1.014    31.390
n4466.out[0] (.names)                                            0.261    31.651
n4471.in[2] (.names)                                             1.014    32.665
n4471.out[0] (.names)                                            0.261    32.926
n4473.in[0] (.names)                                             1.014    33.940
n4473.out[0] (.names)                                            0.261    34.201
n4475.in[0] (.names)                                             1.014    35.215
n4475.out[0] (.names)                                            0.261    35.476
n2425.in[1] (.names)                                             1.014    36.490
n2425.out[0] (.names)                                            0.261    36.751
n4508.in[0] (.names)                                             1.014    37.765
n4508.out[0] (.names)                                            0.261    38.026
n4510.in[1] (.names)                                             1.014    39.039
n4510.out[0] (.names)                                            0.261    39.300
n4506.in[0] (.names)                                             1.014    40.314
n4506.out[0] (.names)                                            0.261    40.575
n4505.in[1] (.names)                                             1.014    41.589
n4505.out[0] (.names)                                            0.261    41.850
n4503.in[0] (.names)                                             1.014    42.864
n4503.out[0] (.names)                                            0.261    43.125
n2974.in[1] (.names)                                             1.014    44.139
n2974.out[0] (.names)                                            0.261    44.400
n3372.in[0] (.names)                                             1.014    45.413
n3372.out[0] (.names)                                            0.261    45.674
n1771.in[2] (.names)                                             1.014    46.688
n1771.out[0] (.names)                                            0.261    46.949
n3373.in[0] (.names)                                             1.014    47.963
n3373.out[0] (.names)                                            0.261    48.224
n3378.in[2] (.names)                                             1.014    49.238
n3378.out[0] (.names)                                            0.261    49.499
n3379.in[1] (.names)                                             1.014    50.513
n3379.out[0] (.names)                                            0.261    50.774
n3381.in[1] (.names)                                             1.014    51.787
n3381.out[0] (.names)                                            0.261    52.048
n3252.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3252.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n2007.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7583.in[0] (.names)                                             1.014     2.070
n7583.out[0] (.names)                                            0.261     2.331
n7713.in[0] (.names)                                             1.014     3.344
n7713.out[0] (.names)                                            0.261     3.605
n1938.in[0] (.names)                                             1.014     4.619
n1938.out[0] (.names)                                            0.261     4.880
n1614.in[0] (.names)                                             1.014     5.894
n1614.out[0] (.names)                                            0.261     6.155
n6642.in[3] (.names)                                             1.014     7.169
n6642.out[0] (.names)                                            0.261     7.430
n6620.in[0] (.names)                                             1.014     8.444
n6620.out[0] (.names)                                            0.261     8.705
n6621.in[1] (.names)                                             1.014     9.719
n6621.out[0] (.names)                                            0.261     9.980
n9632.in[0] (.names)                                             1.014    10.993
n9632.out[0] (.names)                                            0.261    11.254
n9571.in[0] (.names)                                             1.014    12.268
n9571.out[0] (.names)                                            0.261    12.529
n9568.in[1] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9561.in[1] (.names)                                             1.014    14.818
n9561.out[0] (.names)                                            0.261    15.079
n9563.in[1] (.names)                                             1.014    16.093
n9563.out[0] (.names)                                            0.261    16.354
n9597.in[2] (.names)                                             1.014    17.367
n9597.out[0] (.names)                                            0.261    17.628
n9598.in[2] (.names)                                             1.014    18.642
n9598.out[0] (.names)                                            0.261    18.903
n9599.in[0] (.names)                                             1.014    19.917
n9599.out[0] (.names)                                            0.261    20.178
n9607.in[1] (.names)                                             1.014    21.192
n9607.out[0] (.names)                                            0.261    21.453
n9614.in[2] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9604.in[1] (.names)                                             1.014    23.742
n9604.out[0] (.names)                                            0.261    24.003
n9606.in[0] (.names)                                             1.014    25.016
n9606.out[0] (.names)                                            0.261    25.277
n4456.in[0] (.names)                                             1.014    26.291
n4456.out[0] (.names)                                            0.261    26.552
n4457.in[2] (.names)                                             1.014    27.566
n4457.out[0] (.names)                                            0.261    27.827
n4461.in[1] (.names)                                             1.014    28.841
n4461.out[0] (.names)                                            0.261    29.102
n4464.in[0] (.names)                                             1.014    30.116
n4464.out[0] (.names)                                            0.261    30.377
n4466.in[3] (.names)                                             1.014    31.390
n4466.out[0] (.names)                                            0.261    31.651
n4471.in[2] (.names)                                             1.014    32.665
n4471.out[0] (.names)                                            0.261    32.926
n4473.in[0] (.names)                                             1.014    33.940
n4473.out[0] (.names)                                            0.261    34.201
n4475.in[0] (.names)                                             1.014    35.215
n4475.out[0] (.names)                                            0.261    35.476
n2425.in[1] (.names)                                             1.014    36.490
n2425.out[0] (.names)                                            0.261    36.751
n4508.in[0] (.names)                                             1.014    37.765
n4508.out[0] (.names)                                            0.261    38.026
n4510.in[1] (.names)                                             1.014    39.039
n4510.out[0] (.names)                                            0.261    39.300
n4506.in[0] (.names)                                             1.014    40.314
n4506.out[0] (.names)                                            0.261    40.575
n4505.in[1] (.names)                                             1.014    41.589
n4505.out[0] (.names)                                            0.261    41.850
n4503.in[0] (.names)                                             1.014    42.864
n4503.out[0] (.names)                                            0.261    43.125
n2974.in[1] (.names)                                             1.014    44.139
n2974.out[0] (.names)                                            0.261    44.400
n3372.in[0] (.names)                                             1.014    45.413
n3372.out[0] (.names)                                            0.261    45.674
n4516.in[2] (.names)                                             1.014    46.688
n4516.out[0] (.names)                                            0.261    46.949
n4517.in[0] (.names)                                             1.014    47.963
n4517.out[0] (.names)                                            0.261    48.224
n2329.in[0] (.names)                                             1.014    49.238
n2329.out[0] (.names)                                            0.261    49.499
n3988.in[0] (.names)                                             1.014    50.513
n3988.out[0] (.names)                                            0.261    50.774
n2412.in[0] (.names)                                             1.014    51.787
n2412.out[0] (.names)                                            0.261    52.048
n2007.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2007.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n5837.Q[0] (.latch clocked by pclk)
Endpoint  : n5863.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5837.clk[0] (.latch)                                            1.014     1.014
n5837.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6341.in[0] (.names)                                             1.014     2.070
n6341.out[0] (.names)                                            0.261     2.331
n6347.in[2] (.names)                                             1.014     3.344
n6347.out[0] (.names)                                            0.261     3.605
n6348.in[0] (.names)                                             1.014     4.619
n6348.out[0] (.names)                                            0.261     4.880
n6103.in[1] (.names)                                             1.014     5.894
n6103.out[0] (.names)                                            0.261     6.155
n6340.in[1] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6349.in[0] (.names)                                             1.014     8.444
n6349.out[0] (.names)                                            0.261     8.705
n6351.in[2] (.names)                                             1.014     9.719
n6351.out[0] (.names)                                            0.261     9.980
n6303.in[0] (.names)                                             1.014    10.993
n6303.out[0] (.names)                                            0.261    11.254
n6350.in[0] (.names)                                             1.014    12.268
n6350.out[0] (.names)                                            0.261    12.529
n6087.in[0] (.names)                                             1.014    13.543
n6087.out[0] (.names)                                            0.261    13.804
n6081.in[2] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6088.in[0] (.names)                                             1.014    17.367
n6088.out[0] (.names)                                            0.261    17.628
n6089.in[0] (.names)                                             1.014    18.642
n6089.out[0] (.names)                                            0.261    18.903
n6112.in[2] (.names)                                             1.014    19.917
n6112.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6110.in[2] (.names)                                             1.014    22.467
n6110.out[0] (.names)                                            0.261    22.728
n6111.in[1] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6114.in[0] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6129.in[1] (.names)                                             1.014    26.291
n6129.out[0] (.names)                                            0.261    26.552
n6130.in[0] (.names)                                             1.014    27.566
n6130.out[0] (.names)                                            0.261    27.827
n6134.in[0] (.names)                                             1.014    28.841
n6134.out[0] (.names)                                            0.261    29.102
n6036.in[0] (.names)                                             1.014    30.116
n6036.out[0] (.names)                                            0.261    30.377
n6037.in[3] (.names)                                             1.014    31.390
n6037.out[0] (.names)                                            0.261    31.651
n5222.in[0] (.names)                                             1.014    32.665
n5222.out[0] (.names)                                            0.261    32.926
n2161.in[0] (.names)                                             1.014    33.940
n2161.out[0] (.names)                                            0.261    34.201
n5557.in[0] (.names)                                             1.014    35.215
n5557.out[0] (.names)                                            0.261    35.476
n5555.in[0] (.names)                                             1.014    36.490
n5555.out[0] (.names)                                            0.261    36.751
n5558.in[0] (.names)                                             1.014    37.765
n5558.out[0] (.names)                                            0.261    38.026
n5535.in[0] (.names)                                             1.014    39.039
n5535.out[0] (.names)                                            0.261    39.300
n5229.in[1] (.names)                                             1.014    40.314
n5229.out[0] (.names)                                            0.261    40.575
n5550.in[0] (.names)                                             1.014    41.589
n5550.out[0] (.names)                                            0.261    41.850
n5551.in[1] (.names)                                             1.014    42.864
n5551.out[0] (.names)                                            0.261    43.125
n5553.in[2] (.names)                                             1.014    44.139
n5553.out[0] (.names)                                            0.261    44.400
n5568.in[1] (.names)                                             1.014    45.413
n5568.out[0] (.names)                                            0.261    45.674
n5337.in[1] (.names)                                             1.014    46.688
n5337.out[0] (.names)                                            0.261    46.949
n5569.in[0] (.names)                                             1.014    47.963
n5569.out[0] (.names)                                            0.261    48.224
n5570.in[0] (.names)                                             1.014    49.238
n5570.out[0] (.names)                                            0.261    49.499
n2243.in[2] (.names)                                             1.014    50.513
n2243.out[0] (.names)                                            0.261    50.774
n5313.in[0] (.names)                                             1.014    51.787
n5313.out[0] (.names)                                            0.261    52.048
n5863.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5863.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n1514.Q[0] (.latch clocked by pclk)
Endpoint  : n3029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1514.clk[0] (.latch)                                            1.014     1.014
n1514.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3548.in[0] (.names)                                             1.014     2.070
n3548.out[0] (.names)                                            0.261     2.331
n3549.in[1] (.names)                                             1.014     3.344
n3549.out[0] (.names)                                            0.261     3.605
n3550.in[0] (.names)                                             1.014     4.619
n3550.out[0] (.names)                                            0.261     4.880
n3452.in[0] (.names)                                             1.014     5.894
n3452.out[0] (.names)                                            0.261     6.155
n3453.in[0] (.names)                                             1.014     7.169
n3453.out[0] (.names)                                            0.261     7.430
n3449.in[0] (.names)                                             1.014     8.444
n3449.out[0] (.names)                                            0.261     8.705
n3463.in[3] (.names)                                             1.014     9.719
n3463.out[0] (.names)                                            0.261     9.980
n3466.in[0] (.names)                                             1.014    10.993
n3466.out[0] (.names)                                            0.261    11.254
n3443.in[0] (.names)                                             1.014    12.268
n3443.out[0] (.names)                                            0.261    12.529
n3526.in[0] (.names)                                             1.014    13.543
n3526.out[0] (.names)                                            0.261    13.804
n2590.in[0] (.names)                                             1.014    14.818
n2590.out[0] (.names)                                            0.261    15.079
n3447.in[1] (.names)                                             1.014    16.093
n3447.out[0] (.names)                                            0.261    16.354
n3451.in[3] (.names)                                             1.014    17.367
n3451.out[0] (.names)                                            0.261    17.628
n3456.in[3] (.names)                                             1.014    18.642
n3456.out[0] (.names)                                            0.261    18.903
n3457.in[1] (.names)                                             1.014    19.917
n3457.out[0] (.names)                                            0.261    20.178
n3458.in[0] (.names)                                             1.014    21.192
n3458.out[0] (.names)                                            0.261    21.453
n3460.in[0] (.names)                                             1.014    22.467
n3460.out[0] (.names)                                            0.261    22.728
n3603.in[2] (.names)                                             1.014    23.742
n3603.out[0] (.names)                                            0.261    24.003
n3605.in[1] (.names)                                             1.014    25.016
n3605.out[0] (.names)                                            0.261    25.277
n3393.in[1] (.names)                                             1.014    26.291
n3393.out[0] (.names)                                            0.261    26.552
n3394.in[2] (.names)                                             1.014    27.566
n3394.out[0] (.names)                                            0.261    27.827
n2092.in[2] (.names)                                             1.014    28.841
n2092.out[0] (.names)                                            0.261    29.102
n3230.in[0] (.names)                                             1.014    30.116
n3230.out[0] (.names)                                            0.261    30.377
n3401.in[0] (.names)                                             1.014    31.390
n3401.out[0] (.names)                                            0.261    31.651
n3404.in[1] (.names)                                             1.014    32.665
n3404.out[0] (.names)                                            0.261    32.926
n3178.in[1] (.names)                                             1.014    33.940
n3178.out[0] (.names)                                            0.261    34.201
n3406.in[0] (.names)                                             1.014    35.215
n3406.out[0] (.names)                                            0.261    35.476
n3413.in[2] (.names)                                             1.014    36.490
n3413.out[0] (.names)                                            0.261    36.751
n3414.in[0] (.names)                                             1.014    37.765
n3414.out[0] (.names)                                            0.261    38.026
n3415.in[0] (.names)                                             1.014    39.039
n3415.out[0] (.names)                                            0.261    39.300
n3173.in[1] (.names)                                             1.014    40.314
n3173.out[0] (.names)                                            0.261    40.575
n3418.in[0] (.names)                                             1.014    41.589
n3418.out[0] (.names)                                            0.261    41.850
n3730.in[0] (.names)                                             1.014    42.864
n3730.out[0] (.names)                                            0.261    43.125
n3731.in[1] (.names)                                             1.014    44.139
n3731.out[0] (.names)                                            0.261    44.400
n3732.in[0] (.names)                                             1.014    45.413
n3732.out[0] (.names)                                            0.261    45.674
n3193.in[2] (.names)                                             1.014    46.688
n3193.out[0] (.names)                                            0.261    46.949
n2946.in[1] (.names)                                             1.014    47.963
n2946.out[0] (.names)                                            0.261    48.224
n3734.in[0] (.names)                                             1.014    49.238
n3734.out[0] (.names)                                            0.261    49.499
n2354.in[0] (.names)                                             1.014    50.513
n2354.out[0] (.names)                                            0.261    50.774
n3028.in[0] (.names)                                             1.014    51.787
n3028.out[0] (.names)                                            0.261    52.048
n3029.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3029.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n3440.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4836.in[0] (.names)                                             1.014    35.215
n4836.out[0] (.names)                                            0.261    35.476
n4837.in[2] (.names)                                             1.014    36.490
n4837.out[0] (.names)                                            0.261    36.751
n4839.in[0] (.names)                                             1.014    37.765
n4839.out[0] (.names)                                            0.261    38.026
n4840.in[0] (.names)                                             1.014    39.039
n4840.out[0] (.names)                                            0.261    39.300
n4841.in[0] (.names)                                             1.014    40.314
n4841.out[0] (.names)                                            0.261    40.575
n4848.in[0] (.names)                                             1.014    41.589
n4848.out[0] (.names)                                            0.261    41.850
n4646.in[1] (.names)                                             1.014    42.864
n4646.out[0] (.names)                                            0.261    43.125
n5078.in[0] (.names)                                             1.014    44.139
n5078.out[0] (.names)                                            0.261    44.400
n5079.in[3] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n2143.in[1] (.names)                                             1.014    46.688
n2143.out[0] (.names)                                            0.261    46.949
n5035.in[0] (.names)                                             1.014    47.963
n5035.out[0] (.names)                                            0.261    48.224
n5037.in[2] (.names)                                             1.014    49.238
n5037.out[0] (.names)                                            0.261    49.499
n5039.in[1] (.names)                                             1.014    50.513
n5039.out[0] (.names)                                            0.261    50.774
n4667.in[2] (.names)                                             1.014    51.787
n4667.out[0] (.names)                                            0.261    52.048
n3440.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3440.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n3693.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4836.in[0] (.names)                                             1.014    35.215
n4836.out[0] (.names)                                            0.261    35.476
n4837.in[2] (.names)                                             1.014    36.490
n4837.out[0] (.names)                                            0.261    36.751
n4839.in[0] (.names)                                             1.014    37.765
n4839.out[0] (.names)                                            0.261    38.026
n4840.in[0] (.names)                                             1.014    39.039
n4840.out[0] (.names)                                            0.261    39.300
n4841.in[0] (.names)                                             1.014    40.314
n4841.out[0] (.names)                                            0.261    40.575
n4848.in[0] (.names)                                             1.014    41.589
n4848.out[0] (.names)                                            0.261    41.850
n4646.in[1] (.names)                                             1.014    42.864
n4646.out[0] (.names)                                            0.261    43.125
n5078.in[0] (.names)                                             1.014    44.139
n5078.out[0] (.names)                                            0.261    44.400
n5079.in[3] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n2143.in[1] (.names)                                             1.014    46.688
n2143.out[0] (.names)                                            0.261    46.949
n5035.in[0] (.names)                                             1.014    47.963
n5035.out[0] (.names)                                            0.261    48.224
n5037.in[2] (.names)                                             1.014    49.238
n5037.out[0] (.names)                                            0.261    49.499
n5039.in[1] (.names)                                             1.014    50.513
n5039.out[0] (.names)                                            0.261    50.774
n4667.in[2] (.names)                                             1.014    51.787
n4667.out[0] (.names)                                            0.261    52.048
n3693.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3693.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n1512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4674.in[0] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n5151.in[0] (.names)                                             1.014    36.490
n5151.out[0] (.names)                                            0.261    36.751
n5152.in[0] (.names)                                             1.014    37.765
n5152.out[0] (.names)                                            0.261    38.026
n5153.in[0] (.names)                                             1.014    39.039
n5153.out[0] (.names)                                            0.261    39.300
n4642.in[0] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4856.in[0] (.names)                                             1.014    41.589
n4856.out[0] (.names)                                            0.261    41.850
n4857.in[2] (.names)                                             1.014    42.864
n4857.out[0] (.names)                                            0.261    43.125
n4859.in[2] (.names)                                             1.014    44.139
n4859.out[0] (.names)                                            0.261    44.400
n4862.in[1] (.names)                                             1.014    45.413
n4862.out[0] (.names)                                            0.261    45.674
n4863.in[0] (.names)                                             1.014    46.688
n4863.out[0] (.names)                                            0.261    46.949
n4842.in[2] (.names)                                             1.014    47.963
n4842.out[0] (.names)                                            0.261    48.224
n4843.in[2] (.names)                                             1.014    49.238
n4843.out[0] (.names)                                            0.261    49.499
n4849.in[0] (.names)                                             1.014    50.513
n4849.out[0] (.names)                                            0.261    50.774
n2248.in[1] (.names)                                             1.014    51.787
n2248.out[0] (.names)                                            0.261    52.048
n1512.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1512.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n4820.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4674.in[0] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n5151.in[0] (.names)                                             1.014    36.490
n5151.out[0] (.names)                                            0.261    36.751
n5152.in[0] (.names)                                             1.014    37.765
n5152.out[0] (.names)                                            0.261    38.026
n5153.in[0] (.names)                                             1.014    39.039
n5153.out[0] (.names)                                            0.261    39.300
n4642.in[0] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4856.in[0] (.names)                                             1.014    41.589
n4856.out[0] (.names)                                            0.261    41.850
n4857.in[2] (.names)                                             1.014    42.864
n4857.out[0] (.names)                                            0.261    43.125
n4859.in[2] (.names)                                             1.014    44.139
n4859.out[0] (.names)                                            0.261    44.400
n4862.in[1] (.names)                                             1.014    45.413
n4862.out[0] (.names)                                            0.261    45.674
n4863.in[0] (.names)                                             1.014    46.688
n4863.out[0] (.names)                                            0.261    46.949
n4842.in[2] (.names)                                             1.014    47.963
n4842.out[0] (.names)                                            0.261    48.224
n4843.in[2] (.names)                                             1.014    49.238
n4843.out[0] (.names)                                            0.261    49.499
n4849.in[0] (.names)                                             1.014    50.513
n4849.out[0] (.names)                                            0.261    50.774
n2248.in[1] (.names)                                             1.014    51.787
n2248.out[0] (.names)                                            0.261    52.048
n4820.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4820.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n4851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4674.in[0] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n5151.in[0] (.names)                                             1.014    36.490
n5151.out[0] (.names)                                            0.261    36.751
n5152.in[0] (.names)                                             1.014    37.765
n5152.out[0] (.names)                                            0.261    38.026
n5153.in[0] (.names)                                             1.014    39.039
n5153.out[0] (.names)                                            0.261    39.300
n4642.in[0] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4856.in[0] (.names)                                             1.014    41.589
n4856.out[0] (.names)                                            0.261    41.850
n4857.in[2] (.names)                                             1.014    42.864
n4857.out[0] (.names)                                            0.261    43.125
n4859.in[2] (.names)                                             1.014    44.139
n4859.out[0] (.names)                                            0.261    44.400
n4862.in[1] (.names)                                             1.014    45.413
n4862.out[0] (.names)                                            0.261    45.674
n4863.in[0] (.names)                                             1.014    46.688
n4863.out[0] (.names)                                            0.261    46.949
n4842.in[2] (.names)                                             1.014    47.963
n4842.out[0] (.names)                                            0.261    48.224
n4843.in[2] (.names)                                             1.014    49.238
n4843.out[0] (.names)                                            0.261    49.499
n4849.in[0] (.names)                                             1.014    50.513
n4849.out[0] (.names)                                            0.261    50.774
n4850.in[2] (.names)                                             1.014    51.787
n4850.out[0] (.names)                                            0.261    52.048
n4851.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4851.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n10133.Q[0] (.latch clocked by pclk)
Endpoint  : n4899.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10133.clk[0] (.latch)                                           1.014     1.014
n10133.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11996.in[1] (.names)                                            1.014     2.070
n11996.out[0] (.names)                                           0.261     2.331
n11998.in[1] (.names)                                            1.014     3.344
n11998.out[0] (.names)                                           0.261     3.605
n11999.in[0] (.names)                                            1.014     4.619
n11999.out[0] (.names)                                           0.261     4.880
n11991.in[0] (.names)                                            1.014     5.894
n11991.out[0] (.names)                                           0.261     6.155
n4382.in[0] (.names)                                             1.014     7.169
n4382.out[0] (.names)                                            0.261     7.430
n1821.in[2] (.names)                                             1.014     8.444
n1821.out[0] (.names)                                            0.261     8.705
n4076.in[1] (.names)                                             1.014     9.719
n4076.out[0] (.names)                                            0.261     9.980
n1818.in[0] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n4008.in[0] (.names)                                             1.014    12.268
n4008.out[0] (.names)                                            0.261    12.529
n4249.in[1] (.names)                                             1.014    13.543
n4249.out[0] (.names)                                            0.261    13.804
n4572.in[3] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n4574.in[3] (.names)                                             1.014    16.093
n4574.out[0] (.names)                                            0.261    16.354
n4423.in[0] (.names)                                             1.014    17.367
n4423.out[0] (.names)                                            0.261    17.628
n1499.in[0] (.names)                                             1.014    18.642
n1499.out[0] (.names)                                            0.261    18.903
n4575.in[2] (.names)                                             1.014    19.917
n4575.out[0] (.names)                                            0.261    20.178
n4576.in[1] (.names)                                             1.014    21.192
n4576.out[0] (.names)                                            0.261    21.453
n4266.in[0] (.names)                                             1.014    22.467
n4266.out[0] (.names)                                            0.261    22.728
n1564.in[0] (.names)                                             1.014    23.742
n1564.out[0] (.names)                                            0.261    24.003
n3057.in[0] (.names)                                             1.014    25.016
n3057.out[0] (.names)                                            0.261    25.277
n3058.in[0] (.names)                                             1.014    26.291
n3058.out[0] (.names)                                            0.261    26.552
n5110.in[2] (.names)                                             1.014    27.566
n5110.out[0] (.names)                                            0.261    27.827
n5112.in[0] (.names)                                             1.014    28.841
n5112.out[0] (.names)                                            0.261    29.102
n5119.in[1] (.names)                                             1.014    30.116
n5119.out[0] (.names)                                            0.261    30.377
n5081.in[1] (.names)                                             1.014    31.390
n5081.out[0] (.names)                                            0.261    31.651
n5150.in[0] (.names)                                             1.014    32.665
n5150.out[0] (.names)                                            0.261    32.926
n4887.in[1] (.names)                                             1.014    33.940
n4887.out[0] (.names)                                            0.261    34.201
n4674.in[0] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n5151.in[0] (.names)                                             1.014    36.490
n5151.out[0] (.names)                                            0.261    36.751
n5152.in[0] (.names)                                             1.014    37.765
n5152.out[0] (.names)                                            0.261    38.026
n5153.in[0] (.names)                                             1.014    39.039
n5153.out[0] (.names)                                            0.261    39.300
n4642.in[0] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4856.in[0] (.names)                                             1.014    41.589
n4856.out[0] (.names)                                            0.261    41.850
n4857.in[2] (.names)                                             1.014    42.864
n4857.out[0] (.names)                                            0.261    43.125
n4859.in[2] (.names)                                             1.014    44.139
n4859.out[0] (.names)                                            0.261    44.400
n4862.in[1] (.names)                                             1.014    45.413
n4862.out[0] (.names)                                            0.261    45.674
n4863.in[0] (.names)                                             1.014    46.688
n4863.out[0] (.names)                                            0.261    46.949
n4842.in[2] (.names)                                             1.014    47.963
n4842.out[0] (.names)                                            0.261    48.224
n4843.in[2] (.names)                                             1.014    49.238
n4843.out[0] (.names)                                            0.261    49.499
n4849.in[0] (.names)                                             1.014    50.513
n4849.out[0] (.names)                                            0.261    50.774
n4850.in[2] (.names)                                             1.014    51.787
n4850.out[0] (.names)                                            0.261    52.048
n4899.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4899.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n1965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n8723.in[0] (.names)                                             1.014    37.765
n8723.out[0] (.names)                                            0.261    38.026
n2147.in[1] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n8663.in[1] (.names)                                             1.014    40.314
n8663.out[0] (.names)                                            0.261    40.575
n8725.in[0] (.names)                                             1.014    41.589
n8725.out[0] (.names)                                            0.261    41.850
n8726.in[0] (.names)                                             1.014    42.864
n8726.out[0] (.names)                                            0.261    43.125
n8801.in[0] (.names)                                             1.014    44.139
n8801.out[0] (.names)                                            0.261    44.400
n8804.in[0] (.names)                                             1.014    45.413
n8804.out[0] (.names)                                            0.261    45.674
n1584.in[0] (.names)                                             1.014    46.688
n1584.out[0] (.names)                                            0.261    46.949
n8749.in[0] (.names)                                             1.014    47.963
n8749.out[0] (.names)                                            0.261    48.224
n8805.in[0] (.names)                                             1.014    49.238
n8805.out[0] (.names)                                            0.261    49.499
n8909.in[0] (.names)                                             1.014    50.513
n8909.out[0] (.names)                                            0.261    50.774
n2167.in[1] (.names)                                             1.014    51.787
n2167.out[0] (.names)                                            0.261    52.048
n1965.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1965.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n8043.Q[0] (.latch clocked by pclk)
Endpoint  : n9042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
n8043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8055.in[0] (.names)                                             1.014     2.070
n8055.out[0] (.names)                                            0.261     2.331
n8410.in[2] (.names)                                             1.014     3.344
n8410.out[0] (.names)                                            0.261     3.605
n8375.in[0] (.names)                                             1.014     4.619
n8375.out[0] (.names)                                            0.261     4.880
n8376.in[1] (.names)                                             1.014     5.894
n8376.out[0] (.names)                                            0.261     6.155
n8343.in[2] (.names)                                             1.014     7.169
n8343.out[0] (.names)                                            0.261     7.430
n8295.in[0] (.names)                                             1.014     8.444
n8295.out[0] (.names)                                            0.261     8.705
n8296.in[3] (.names)                                             1.014     9.719
n8296.out[0] (.names)                                            0.261     9.980
n8297.in[0] (.names)                                             1.014    10.993
n8297.out[0] (.names)                                            0.261    11.254
n8347.in[1] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8337.in[2] (.names)                                             1.014    13.543
n8337.out[0] (.names)                                            0.261    13.804
n8348.in[0] (.names)                                             1.014    14.818
n8348.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n1789.in[0] (.names)                                             1.014    17.367
n1789.out[0] (.names)                                            0.261    17.628
n8329.in[0] (.names)                                             1.014    18.642
n8329.out[0] (.names)                                            0.261    18.903
n8323.in[1] (.names)                                             1.014    19.917
n8323.out[0] (.names)                                            0.261    20.178
n8320.in[0] (.names)                                             1.014    21.192
n8320.out[0] (.names)                                            0.261    21.453
n8322.in[0] (.names)                                             1.014    22.467
n8322.out[0] (.names)                                            0.261    22.728
n1922.in[0] (.names)                                             1.014    23.742
n1922.out[0] (.names)                                            0.261    24.003
n8328.in[0] (.names)                                             1.014    25.016
n8328.out[0] (.names)                                            0.261    25.277
n3490.in[1] (.names)                                             1.014    26.291
n3490.out[0] (.names)                                            0.261    26.552
n3491.in[1] (.names)                                             1.014    27.566
n3491.out[0] (.names)                                            0.261    27.827
n3492.in[0] (.names)                                             1.014    28.841
n3492.out[0] (.names)                                            0.261    29.102
n3494.in[1] (.names)                                             1.014    30.116
n3494.out[0] (.names)                                            0.261    30.377
n3496.in[3] (.names)                                             1.014    31.390
n3496.out[0] (.names)                                            0.261    31.651
n3498.in[1] (.names)                                             1.014    32.665
n3498.out[0] (.names)                                            0.261    32.926
n3499.in[0] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3504.in[1] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n8723.in[0] (.names)                                             1.014    37.765
n8723.out[0] (.names)                                            0.261    38.026
n2147.in[1] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n8663.in[1] (.names)                                             1.014    40.314
n8663.out[0] (.names)                                            0.261    40.575
n8725.in[0] (.names)                                             1.014    41.589
n8725.out[0] (.names)                                            0.261    41.850
n8726.in[0] (.names)                                             1.014    42.864
n8726.out[0] (.names)                                            0.261    43.125
n8801.in[0] (.names)                                             1.014    44.139
n8801.out[0] (.names)                                            0.261    44.400
n8804.in[0] (.names)                                             1.014    45.413
n8804.out[0] (.names)                                            0.261    45.674
n1584.in[0] (.names)                                             1.014    46.688
n1584.out[0] (.names)                                            0.261    46.949
n8749.in[0] (.names)                                             1.014    47.963
n8749.out[0] (.names)                                            0.261    48.224
n8805.in[0] (.names)                                             1.014    49.238
n8805.out[0] (.names)                                            0.261    49.499
n8909.in[0] (.names)                                             1.014    50.513
n8909.out[0] (.names)                                            0.261    50.774
n2167.in[1] (.names)                                             1.014    51.787
n2167.out[0] (.names)                                            0.261    52.048
n9042.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9042.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n2736.Q[0] (.latch clocked by pclk)
Endpoint  : n2138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2736.clk[0] (.latch)                                            1.014     1.014
n2736.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2737.in[0] (.names)                                             1.014     2.070
n2737.out[0] (.names)                                            0.261     2.331
n2734.in[1] (.names)                                             1.014     3.344
n2734.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2724.in[0] (.names)                                             1.014     5.894
n2724.out[0] (.names)                                            0.261     6.155
n2510.in[1] (.names)                                             1.014     7.169
n2510.out[0] (.names)                                            0.261     7.430
n9649.in[0] (.names)                                             1.014     8.444
n9649.out[0] (.names)                                            0.261     8.705
n9633.in[0] (.names)                                             1.014     9.719
n9633.out[0] (.names)                                            0.261     9.980
n9283.in[1] (.names)                                             1.014    10.993
n9283.out[0] (.names)                                            0.261    11.254
n9284.in[0] (.names)                                             1.014    12.268
n9284.out[0] (.names)                                            0.261    12.529
n9072.in[0] (.names)                                             1.014    13.543
n9072.out[0] (.names)                                            0.261    13.804
n9073.in[1] (.names)                                             1.014    14.818
n9073.out[0] (.names)                                            0.261    15.079
n9075.in[0] (.names)                                             1.014    16.093
n9075.out[0] (.names)                                            0.261    16.354
n9077.in[1] (.names)                                             1.014    17.367
n9077.out[0] (.names)                                            0.261    17.628
n9079.in[1] (.names)                                             1.014    18.642
n9079.out[0] (.names)                                            0.261    18.903
n9084.in[1] (.names)                                             1.014    19.917
n9084.out[0] (.names)                                            0.261    20.178
n9088.in[0] (.names)                                             1.014    21.192
n9088.out[0] (.names)                                            0.261    21.453
n9089.in[0] (.names)                                             1.014    22.467
n9089.out[0] (.names)                                            0.261    22.728
n9085.in[0] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n8651.in[0] (.names)                                             1.014    25.016
n8651.out[0] (.names)                                            0.261    25.277
n9086.in[0] (.names)                                             1.014    26.291
n9086.out[0] (.names)                                            0.261    26.552
n9105.in[0] (.names)                                             1.014    27.566
n9105.out[0] (.names)                                            0.261    27.827
n9106.in[0] (.names)                                             1.014    28.841
n9106.out[0] (.names)                                            0.261    29.102
n2151.in[1] (.names)                                             1.014    30.116
n2151.out[0] (.names)                                            0.261    30.377
n8932.in[1] (.names)                                             1.014    31.390
n8932.out[0] (.names)                                            0.261    31.651
n8800.in[1] (.names)                                             1.014    32.665
n8800.out[0] (.names)                                            0.261    32.926
n8697.in[1] (.names)                                             1.014    33.940
n8697.out[0] (.names)                                            0.261    34.201
n8928.in[0] (.names)                                             1.014    35.215
n8928.out[0] (.names)                                            0.261    35.476
n8929.in[0] (.names)                                             1.014    36.490
n8929.out[0] (.names)                                            0.261    36.751
n8951.in[1] (.names)                                             1.014    37.765
n8951.out[0] (.names)                                            0.261    38.026
n8952.in[0] (.names)                                             1.014    39.039
n8952.out[0] (.names)                                            0.261    39.300
n8654.in[0] (.names)                                             1.014    40.314
n8654.out[0] (.names)                                            0.261    40.575
n8948.in[0] (.names)                                             1.014    41.589
n8948.out[0] (.names)                                            0.261    41.850
n8942.in[0] (.names)                                             1.014    42.864
n8942.out[0] (.names)                                            0.261    43.125
n8949.in[0] (.names)                                             1.014    44.139
n8949.out[0] (.names)                                            0.261    44.400
n9161.in[1] (.names)                                             1.014    45.413
n9161.out[0] (.names)                                            0.261    45.674
n9171.in[0] (.names)                                             1.014    46.688
n9171.out[0] (.names)                                            0.261    46.949
n9173.in[1] (.names)                                             1.014    47.963
n9173.out[0] (.names)                                            0.261    48.224
n9176.in[0] (.names)                                             1.014    49.238
n9176.out[0] (.names)                                            0.261    49.499
n1763.in[0] (.names)                                             1.014    50.513
n1763.out[0] (.names)                                            0.261    50.774
n2137.in[0] (.names)                                             1.014    51.787
n2137.out[0] (.names)                                            0.261    52.048
n2138.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n2736.Q[0] (.latch clocked by pclk)
Endpoint  : n8776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2736.clk[0] (.latch)                                            1.014     1.014
n2736.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2737.in[0] (.names)                                             1.014     2.070
n2737.out[0] (.names)                                            0.261     2.331
n2734.in[1] (.names)                                             1.014     3.344
n2734.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2724.in[0] (.names)                                             1.014     5.894
n2724.out[0] (.names)                                            0.261     6.155
n2510.in[1] (.names)                                             1.014     7.169
n2510.out[0] (.names)                                            0.261     7.430
n9649.in[0] (.names)                                             1.014     8.444
n9649.out[0] (.names)                                            0.261     8.705
n9633.in[0] (.names)                                             1.014     9.719
n9633.out[0] (.names)                                            0.261     9.980
n9283.in[1] (.names)                                             1.014    10.993
n9283.out[0] (.names)                                            0.261    11.254
n9284.in[0] (.names)                                             1.014    12.268
n9284.out[0] (.names)                                            0.261    12.529
n9072.in[0] (.names)                                             1.014    13.543
n9072.out[0] (.names)                                            0.261    13.804
n9073.in[1] (.names)                                             1.014    14.818
n9073.out[0] (.names)                                            0.261    15.079
n9075.in[0] (.names)                                             1.014    16.093
n9075.out[0] (.names)                                            0.261    16.354
n9077.in[1] (.names)                                             1.014    17.367
n9077.out[0] (.names)                                            0.261    17.628
n9079.in[1] (.names)                                             1.014    18.642
n9079.out[0] (.names)                                            0.261    18.903
n9084.in[1] (.names)                                             1.014    19.917
n9084.out[0] (.names)                                            0.261    20.178
n9088.in[0] (.names)                                             1.014    21.192
n9088.out[0] (.names)                                            0.261    21.453
n9089.in[0] (.names)                                             1.014    22.467
n9089.out[0] (.names)                                            0.261    22.728
n9085.in[0] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n8651.in[0] (.names)                                             1.014    25.016
n8651.out[0] (.names)                                            0.261    25.277
n9086.in[0] (.names)                                             1.014    26.291
n9086.out[0] (.names)                                            0.261    26.552
n9105.in[0] (.names)                                             1.014    27.566
n9105.out[0] (.names)                                            0.261    27.827
n9106.in[0] (.names)                                             1.014    28.841
n9106.out[0] (.names)                                            0.261    29.102
n2151.in[1] (.names)                                             1.014    30.116
n2151.out[0] (.names)                                            0.261    30.377
n8932.in[1] (.names)                                             1.014    31.390
n8932.out[0] (.names)                                            0.261    31.651
n8800.in[1] (.names)                                             1.014    32.665
n8800.out[0] (.names)                                            0.261    32.926
n8697.in[1] (.names)                                             1.014    33.940
n8697.out[0] (.names)                                            0.261    34.201
n8928.in[0] (.names)                                             1.014    35.215
n8928.out[0] (.names)                                            0.261    35.476
n8929.in[0] (.names)                                             1.014    36.490
n8929.out[0] (.names)                                            0.261    36.751
n8951.in[1] (.names)                                             1.014    37.765
n8951.out[0] (.names)                                            0.261    38.026
n8952.in[0] (.names)                                             1.014    39.039
n8952.out[0] (.names)                                            0.261    39.300
n8654.in[0] (.names)                                             1.014    40.314
n8654.out[0] (.names)                                            0.261    40.575
n8948.in[0] (.names)                                             1.014    41.589
n8948.out[0] (.names)                                            0.261    41.850
n8942.in[0] (.names)                                             1.014    42.864
n8942.out[0] (.names)                                            0.261    43.125
n8949.in[0] (.names)                                             1.014    44.139
n8949.out[0] (.names)                                            0.261    44.400
n9161.in[1] (.names)                                             1.014    45.413
n9161.out[0] (.names)                                            0.261    45.674
n9171.in[0] (.names)                                             1.014    46.688
n9171.out[0] (.names)                                            0.261    46.949
n9173.in[1] (.names)                                             1.014    47.963
n9173.out[0] (.names)                                            0.261    48.224
n9176.in[0] (.names)                                             1.014    49.238
n9176.out[0] (.names)                                            0.261    49.499
n1763.in[0] (.names)                                             1.014    50.513
n1763.out[0] (.names)                                            0.261    50.774
n2137.in[0] (.names)                                             1.014    51.787
n2137.out[0] (.names)                                            0.261    52.048
n8776.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8776.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n5837.Q[0] (.latch clocked by pclk)
Endpoint  : n5606.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5837.clk[0] (.latch)                                            1.014     1.014
n5837.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6341.in[0] (.names)                                             1.014     2.070
n6341.out[0] (.names)                                            0.261     2.331
n6347.in[2] (.names)                                             1.014     3.344
n6347.out[0] (.names)                                            0.261     3.605
n6348.in[0] (.names)                                             1.014     4.619
n6348.out[0] (.names)                                            0.261     4.880
n6103.in[1] (.names)                                             1.014     5.894
n6103.out[0] (.names)                                            0.261     6.155
n6340.in[1] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6349.in[0] (.names)                                             1.014     8.444
n6349.out[0] (.names)                                            0.261     8.705
n6351.in[2] (.names)                                             1.014     9.719
n6351.out[0] (.names)                                            0.261     9.980
n6303.in[0] (.names)                                             1.014    10.993
n6303.out[0] (.names)                                            0.261    11.254
n6350.in[0] (.names)                                             1.014    12.268
n6350.out[0] (.names)                                            0.261    12.529
n6087.in[0] (.names)                                             1.014    13.543
n6087.out[0] (.names)                                            0.261    13.804
n6081.in[2] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6088.in[0] (.names)                                             1.014    17.367
n6088.out[0] (.names)                                            0.261    17.628
n6089.in[0] (.names)                                             1.014    18.642
n6089.out[0] (.names)                                            0.261    18.903
n6112.in[2] (.names)                                             1.014    19.917
n6112.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6110.in[2] (.names)                                             1.014    22.467
n6110.out[0] (.names)                                            0.261    22.728
n6111.in[1] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6114.in[0] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6129.in[1] (.names)                                             1.014    26.291
n6129.out[0] (.names)                                            0.261    26.552
n6130.in[0] (.names)                                             1.014    27.566
n6130.out[0] (.names)                                            0.261    27.827
n6134.in[0] (.names)                                             1.014    28.841
n6134.out[0] (.names)                                            0.261    29.102
n6036.in[0] (.names)                                             1.014    30.116
n6036.out[0] (.names)                                            0.261    30.377
n6037.in[3] (.names)                                             1.014    31.390
n6037.out[0] (.names)                                            0.261    31.651
n5222.in[0] (.names)                                             1.014    32.665
n5222.out[0] (.names)                                            0.261    32.926
n2161.in[0] (.names)                                             1.014    33.940
n2161.out[0] (.names)                                            0.261    34.201
n5557.in[0] (.names)                                             1.014    35.215
n5557.out[0] (.names)                                            0.261    35.476
n5555.in[0] (.names)                                             1.014    36.490
n5555.out[0] (.names)                                            0.261    36.751
n5558.in[0] (.names)                                             1.014    37.765
n5558.out[0] (.names)                                            0.261    38.026
n5535.in[0] (.names)                                             1.014    39.039
n5535.out[0] (.names)                                            0.261    39.300
n5229.in[1] (.names)                                             1.014    40.314
n5229.out[0] (.names)                                            0.261    40.575
n5550.in[0] (.names)                                             1.014    41.589
n5550.out[0] (.names)                                            0.261    41.850
n5551.in[1] (.names)                                             1.014    42.864
n5551.out[0] (.names)                                            0.261    43.125
n5553.in[2] (.names)                                             1.014    44.139
n5553.out[0] (.names)                                            0.261    44.400
n5568.in[1] (.names)                                             1.014    45.413
n5568.out[0] (.names)                                            0.261    45.674
n5337.in[1] (.names)                                             1.014    46.688
n5337.out[0] (.names)                                            0.261    46.949
n5569.in[0] (.names)                                             1.014    47.963
n5569.out[0] (.names)                                            0.261    48.224
n5570.in[0] (.names)                                             1.014    49.238
n5570.out[0] (.names)                                            0.261    49.499
n2243.in[2] (.names)                                             1.014    50.513
n2243.out[0] (.names)                                            0.261    50.774
n5313.in[0] (.names)                                             1.014    51.787
n5313.out[0] (.names)                                            0.261    52.048
n5606.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5606.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n10362.Q[0] (.latch clocked by pclk)
Endpoint  : n11471.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10362.clk[0] (.latch)                                           1.014     1.014
n10362.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10624.in[1] (.names)                                            1.014     2.070
n10624.out[0] (.names)                                           0.261     2.331
n10981.in[0] (.names)                                            1.014     3.344
n10981.out[0] (.names)                                           0.261     3.605
n10868.in[0] (.names)                                            1.014     4.619
n10868.out[0] (.names)                                           0.261     4.880
n10920.in[0] (.names)                                            1.014     5.894
n10920.out[0] (.names)                                           0.261     6.155
n10949.in[1] (.names)                                            1.014     7.169
n10949.out[0] (.names)                                           0.261     7.430
n10951.in[0] (.names)                                            1.014     8.444
n10951.out[0] (.names)                                           0.261     8.705
n10922.in[0] (.names)                                            1.014     9.719
n10922.out[0] (.names)                                           0.261     9.980
n10924.in[0] (.names)                                            1.014    10.993
n10924.out[0] (.names)                                           0.261    11.254
n10954.in[2] (.names)                                            1.014    12.268
n10954.out[0] (.names)                                           0.261    12.529
n10955.in[2] (.names)                                            1.014    13.543
n10955.out[0] (.names)                                           0.261    13.804
n10957.in[0] (.names)                                            1.014    14.818
n10957.out[0] (.names)                                           0.261    15.079
n10958.in[0] (.names)                                            1.014    16.093
n10958.out[0] (.names)                                           0.261    16.354
n10959.in[0] (.names)                                            1.014    17.367
n10959.out[0] (.names)                                           0.261    17.628
n10926.in[1] (.names)                                            1.014    18.642
n10926.out[0] (.names)                                           0.261    18.903
n10927.in[1] (.names)                                            1.014    19.917
n10927.out[0] (.names)                                           0.261    20.178
n11429.in[0] (.names)                                            1.014    21.192
n11429.out[0] (.names)                                           0.261    21.453
n11410.in[0] (.names)                                            1.014    22.467
n11410.out[0] (.names)                                           0.261    22.728
n11412.in[0] (.names)                                            1.014    23.742
n11412.out[0] (.names)                                           0.261    24.003
n11408.in[0] (.names)                                            1.014    25.016
n11408.out[0] (.names)                                           0.261    25.277
n11407.in[0] (.names)                                            1.014    26.291
n11407.out[0] (.names)                                           0.261    26.552
n11409.in[0] (.names)                                            1.014    27.566
n11409.out[0] (.names)                                           0.261    27.827
n11413.in[1] (.names)                                            1.014    28.841
n11413.out[0] (.names)                                           0.261    29.102
n11414.in[0] (.names)                                            1.014    30.116
n11414.out[0] (.names)                                           0.261    30.377
n11415.in[0] (.names)                                            1.014    31.390
n11415.out[0] (.names)                                           0.261    31.651
n11423.in[1] (.names)                                            1.014    32.665
n11423.out[0] (.names)                                           0.261    32.926
n11424.in[1] (.names)                                            1.014    33.940
n11424.out[0] (.names)                                           0.261    34.201
n11433.in[0] (.names)                                            1.014    35.215
n11433.out[0] (.names)                                           0.261    35.476
n10829.in[1] (.names)                                            1.014    36.490
n10829.out[0] (.names)                                           0.261    36.751
n11609.in[1] (.names)                                            1.014    37.765
n11609.out[0] (.names)                                           0.261    38.026
n11635.in[0] (.names)                                            1.014    39.039
n11635.out[0] (.names)                                           0.261    39.300
n11637.in[0] (.names)                                            1.014    40.314
n11637.out[0] (.names)                                           0.261    40.575
n11638.in[0] (.names)                                            1.014    41.589
n11638.out[0] (.names)                                           0.261    41.850
n11653.in[1] (.names)                                            1.014    42.864
n11653.out[0] (.names)                                           0.261    43.125
n11654.in[0] (.names)                                            1.014    44.139
n11654.out[0] (.names)                                           0.261    44.400
n11655.in[0] (.names)                                            1.014    45.413
n11655.out[0] (.names)                                           0.261    45.674
n10822.in[1] (.names)                                            1.014    46.688
n10822.out[0] (.names)                                           0.261    46.949
n11657.in[0] (.names)                                            1.014    47.963
n11657.out[0] (.names)                                           0.261    48.224
n10046.in[1] (.names)                                            1.014    49.238
n10046.out[0] (.names)                                           0.261    49.499
n11658.in[1] (.names)                                            1.014    50.513
n11658.out[0] (.names)                                           0.261    50.774
n11680.in[1] (.names)                                            1.014    51.787
n11680.out[0] (.names)                                           0.261    52.048
n11471.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11471.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n5837.Q[0] (.latch clocked by pclk)
Endpoint  : n5342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5837.clk[0] (.latch)                                            1.014     1.014
n5837.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6341.in[0] (.names)                                             1.014     2.070
n6341.out[0] (.names)                                            0.261     2.331
n6347.in[2] (.names)                                             1.014     3.344
n6347.out[0] (.names)                                            0.261     3.605
n6348.in[0] (.names)                                             1.014     4.619
n6348.out[0] (.names)                                            0.261     4.880
n6103.in[1] (.names)                                             1.014     5.894
n6103.out[0] (.names)                                            0.261     6.155
n6340.in[1] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6349.in[0] (.names)                                             1.014     8.444
n6349.out[0] (.names)                                            0.261     8.705
n6351.in[2] (.names)                                             1.014     9.719
n6351.out[0] (.names)                                            0.261     9.980
n6303.in[0] (.names)                                             1.014    10.993
n6303.out[0] (.names)                                            0.261    11.254
n6350.in[0] (.names)                                             1.014    12.268
n6350.out[0] (.names)                                            0.261    12.529
n6087.in[0] (.names)                                             1.014    13.543
n6087.out[0] (.names)                                            0.261    13.804
n6081.in[2] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6088.in[0] (.names)                                             1.014    17.367
n6088.out[0] (.names)                                            0.261    17.628
n6089.in[0] (.names)                                             1.014    18.642
n6089.out[0] (.names)                                            0.261    18.903
n6112.in[2] (.names)                                             1.014    19.917
n6112.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6110.in[2] (.names)                                             1.014    22.467
n6110.out[0] (.names)                                            0.261    22.728
n6111.in[1] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6114.in[0] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6129.in[1] (.names)                                             1.014    26.291
n6129.out[0] (.names)                                            0.261    26.552
n6130.in[0] (.names)                                             1.014    27.566
n6130.out[0] (.names)                                            0.261    27.827
n6134.in[0] (.names)                                             1.014    28.841
n6134.out[0] (.names)                                            0.261    29.102
n6036.in[0] (.names)                                             1.014    30.116
n6036.out[0] (.names)                                            0.261    30.377
n6037.in[3] (.names)                                             1.014    31.390
n6037.out[0] (.names)                                            0.261    31.651
n5222.in[0] (.names)                                             1.014    32.665
n5222.out[0] (.names)                                            0.261    32.926
n2161.in[0] (.names)                                             1.014    33.940
n2161.out[0] (.names)                                            0.261    34.201
n5557.in[0] (.names)                                             1.014    35.215
n5557.out[0] (.names)                                            0.261    35.476
n5555.in[0] (.names)                                             1.014    36.490
n5555.out[0] (.names)                                            0.261    36.751
n5558.in[0] (.names)                                             1.014    37.765
n5558.out[0] (.names)                                            0.261    38.026
n5535.in[0] (.names)                                             1.014    39.039
n5535.out[0] (.names)                                            0.261    39.300
n5229.in[1] (.names)                                             1.014    40.314
n5229.out[0] (.names)                                            0.261    40.575
n5550.in[0] (.names)                                             1.014    41.589
n5550.out[0] (.names)                                            0.261    41.850
n5551.in[1] (.names)                                             1.014    42.864
n5551.out[0] (.names)                                            0.261    43.125
n5553.in[2] (.names)                                             1.014    44.139
n5553.out[0] (.names)                                            0.261    44.400
n5568.in[1] (.names)                                             1.014    45.413
n5568.out[0] (.names)                                            0.261    45.674
n5337.in[1] (.names)                                             1.014    46.688
n5337.out[0] (.names)                                            0.261    46.949
n5571.in[0] (.names)                                             1.014    47.963
n5571.out[0] (.names)                                            0.261    48.224
n5583.in[1] (.names)                                             1.014    49.238
n5583.out[0] (.names)                                            0.261    49.499
n5584.in[1] (.names)                                             1.014    50.513
n5584.out[0] (.names)                                            0.261    50.774
n5341.in[0] (.names)                                             1.014    51.787
n5341.out[0] (.names)                                            0.261    52.048
n5342.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5342.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n5837.Q[0] (.latch clocked by pclk)
Endpoint  : n1570.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5837.clk[0] (.latch)                                            1.014     1.014
n5837.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6341.in[0] (.names)                                             1.014     2.070
n6341.out[0] (.names)                                            0.261     2.331
n6347.in[2] (.names)                                             1.014     3.344
n6347.out[0] (.names)                                            0.261     3.605
n6348.in[0] (.names)                                             1.014     4.619
n6348.out[0] (.names)                                            0.261     4.880
n6103.in[1] (.names)                                             1.014     5.894
n6103.out[0] (.names)                                            0.261     6.155
n6340.in[1] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6349.in[0] (.names)                                             1.014     8.444
n6349.out[0] (.names)                                            0.261     8.705
n6351.in[2] (.names)                                             1.014     9.719
n6351.out[0] (.names)                                            0.261     9.980
n6303.in[0] (.names)                                             1.014    10.993
n6303.out[0] (.names)                                            0.261    11.254
n6350.in[0] (.names)                                             1.014    12.268
n6350.out[0] (.names)                                            0.261    12.529
n6087.in[0] (.names)                                             1.014    13.543
n6087.out[0] (.names)                                            0.261    13.804
n6081.in[2] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6088.in[0] (.names)                                             1.014    17.367
n6088.out[0] (.names)                                            0.261    17.628
n6089.in[0] (.names)                                             1.014    18.642
n6089.out[0] (.names)                                            0.261    18.903
n6112.in[2] (.names)                                             1.014    19.917
n6112.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6110.in[2] (.names)                                             1.014    22.467
n6110.out[0] (.names)                                            0.261    22.728
n6111.in[1] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6114.in[0] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6129.in[1] (.names)                                             1.014    26.291
n6129.out[0] (.names)                                            0.261    26.552
n6130.in[0] (.names)                                             1.014    27.566
n6130.out[0] (.names)                                            0.261    27.827
n6134.in[0] (.names)                                             1.014    28.841
n6134.out[0] (.names)                                            0.261    29.102
n6036.in[0] (.names)                                             1.014    30.116
n6036.out[0] (.names)                                            0.261    30.377
n6037.in[3] (.names)                                             1.014    31.390
n6037.out[0] (.names)                                            0.261    31.651
n5222.in[0] (.names)                                             1.014    32.665
n5222.out[0] (.names)                                            0.261    32.926
n2161.in[0] (.names)                                             1.014    33.940
n2161.out[0] (.names)                                            0.261    34.201
n5557.in[0] (.names)                                             1.014    35.215
n5557.out[0] (.names)                                            0.261    35.476
n5555.in[0] (.names)                                             1.014    36.490
n5555.out[0] (.names)                                            0.261    36.751
n5558.in[0] (.names)                                             1.014    37.765
n5558.out[0] (.names)                                            0.261    38.026
n5535.in[0] (.names)                                             1.014    39.039
n5535.out[0] (.names)                                            0.261    39.300
n5229.in[1] (.names)                                             1.014    40.314
n5229.out[0] (.names)                                            0.261    40.575
n5838.in[1] (.names)                                             1.014    41.589
n5838.out[0] (.names)                                            0.261    41.850
n2170.in[1] (.names)                                             1.014    42.864
n2170.out[0] (.names)                                            0.261    43.125
n5294.in[0] (.names)                                             1.014    44.139
n5294.out[0] (.names)                                            0.261    44.400
n5822.in[0] (.names)                                             1.014    45.413
n5822.out[0] (.names)                                            0.261    45.674
n5816.in[2] (.names)                                             1.014    46.688
n5816.out[0] (.names)                                            0.261    46.949
n5825.in[1] (.names)                                             1.014    47.963
n5825.out[0] (.names)                                            0.261    48.224
n5827.in[0] (.names)                                             1.014    49.238
n5827.out[0] (.names)                                            0.261    49.499
n5829.in[0] (.names)                                             1.014    50.513
n5829.out[0] (.names)                                            0.261    50.774
n5240.in[0] (.names)                                             1.014    51.787
n5240.out[0] (.names)                                            0.261    52.048
n1570.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1570.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n1881.Q[0] (.latch clocked by pclk)
Endpoint  : n5752.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1881.clk[0] (.latch)                                            1.014     1.014
n1881.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5715.in[2] (.names)                                             1.014     2.070
n5715.out[0] (.names)                                            0.261     2.331
n5717.in[1] (.names)                                             1.014     3.344
n5717.out[0] (.names)                                            0.261     3.605
n5718.in[0] (.names)                                             1.014     4.619
n5718.out[0] (.names)                                            0.261     4.880
n5711.in[0] (.names)                                             1.014     5.894
n5711.out[0] (.names)                                            0.261     6.155
n5713.in[0] (.names)                                             1.014     7.169
n5713.out[0] (.names)                                            0.261     7.430
n5724.in[0] (.names)                                             1.014     8.444
n5724.out[0] (.names)                                            0.261     8.705
n5722.in[1] (.names)                                             1.014     9.719
n5722.out[0] (.names)                                            0.261     9.980
n5723.in[2] (.names)                                             1.014    10.993
n5723.out[0] (.names)                                            0.261    11.254
n5726.in[1] (.names)                                             1.014    12.268
n5726.out[0] (.names)                                            0.261    12.529
n5728.in[0] (.names)                                             1.014    13.543
n5728.out[0] (.names)                                            0.261    13.804
n5737.in[0] (.names)                                             1.014    14.818
n5737.out[0] (.names)                                            0.261    15.079
n5739.in[1] (.names)                                             1.014    16.093
n5739.out[0] (.names)                                            0.261    16.354
n1681.in[2] (.names)                                             1.014    17.367
n1681.out[0] (.names)                                            0.261    17.628
n5742.in[1] (.names)                                             1.014    18.642
n5742.out[0] (.names)                                            0.261    18.903
n2020.in[2] (.names)                                             1.014    19.917
n2020.out[0] (.names)                                            0.261    20.178
n5850.in[1] (.names)                                             1.014    21.192
n5850.out[0] (.names)                                            0.261    21.453
n5852.in[0] (.names)                                             1.014    22.467
n5852.out[0] (.names)                                            0.261    22.728
n5853.in[0] (.names)                                             1.014    23.742
n5853.out[0] (.names)                                            0.261    24.003
n5948.in[0] (.names)                                             1.014    25.016
n5948.out[0] (.names)                                            0.261    25.277
n5949.in[0] (.names)                                             1.014    26.291
n5949.out[0] (.names)                                            0.261    26.552
n5983.in[2] (.names)                                             1.014    27.566
n5983.out[0] (.names)                                            0.261    27.827
n5984.in[3] (.names)                                             1.014    28.841
n5984.out[0] (.names)                                            0.261    29.102
n5995.in[0] (.names)                                             1.014    30.116
n5995.out[0] (.names)                                            0.261    30.377
n5996.in[0] (.names)                                             1.014    31.390
n5996.out[0] (.names)                                            0.261    31.651
n5980.in[1] (.names)                                             1.014    32.665
n5980.out[0] (.names)                                            0.261    32.926
n5705.in[0] (.names)                                             1.014    33.940
n5705.out[0] (.names)                                            0.261    34.201
n6120.in[1] (.names)                                             1.014    35.215
n6120.out[0] (.names)                                            0.261    35.476
n5285.in[1] (.names)                                             1.014    36.490
n5285.out[0] (.names)                                            0.261    36.751
n6126.in[0] (.names)                                             1.014    37.765
n6126.out[0] (.names)                                            0.261    38.026
n6127.in[0] (.names)                                             1.014    39.039
n6127.out[0] (.names)                                            0.261    39.300
n6220.in[2] (.names)                                             1.014    40.314
n6220.out[0] (.names)                                            0.261    40.575
n6329.in[1] (.names)                                             1.014    41.589
n6329.out[0] (.names)                                            0.261    41.850
n6330.in[0] (.names)                                             1.014    42.864
n6330.out[0] (.names)                                            0.261    43.125
n6317.in[0] (.names)                                             1.014    44.139
n6317.out[0] (.names)                                            0.261    44.400
n6319.in[0] (.names)                                             1.014    45.413
n6319.out[0] (.names)                                            0.261    45.674
n6322.in[2] (.names)                                             1.014    46.688
n6322.out[0] (.names)                                            0.261    46.949
n6324.in[0] (.names)                                             1.014    47.963
n6324.out[0] (.names)                                            0.261    48.224
n6326.in[3] (.names)                                             1.014    49.238
n6326.out[0] (.names)                                            0.261    49.499
n6327.in[0] (.names)                                             1.014    50.513
n6327.out[0] (.names)                                            0.261    50.774
n5751.in[2] (.names)                                             1.014    51.787
n5751.out[0] (.names)                                            0.261    52.048
n5752.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5752.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n1881.Q[0] (.latch clocked by pclk)
Endpoint  : n6320.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1881.clk[0] (.latch)                                            1.014     1.014
n1881.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5715.in[2] (.names)                                             1.014     2.070
n5715.out[0] (.names)                                            0.261     2.331
n5717.in[1] (.names)                                             1.014     3.344
n5717.out[0] (.names)                                            0.261     3.605
n5718.in[0] (.names)                                             1.014     4.619
n5718.out[0] (.names)                                            0.261     4.880
n5711.in[0] (.names)                                             1.014     5.894
n5711.out[0] (.names)                                            0.261     6.155
n5713.in[0] (.names)                                             1.014     7.169
n5713.out[0] (.names)                                            0.261     7.430
n5724.in[0] (.names)                                             1.014     8.444
n5724.out[0] (.names)                                            0.261     8.705
n5722.in[1] (.names)                                             1.014     9.719
n5722.out[0] (.names)                                            0.261     9.980
n5723.in[2] (.names)                                             1.014    10.993
n5723.out[0] (.names)                                            0.261    11.254
n5726.in[1] (.names)                                             1.014    12.268
n5726.out[0] (.names)                                            0.261    12.529
n5728.in[0] (.names)                                             1.014    13.543
n5728.out[0] (.names)                                            0.261    13.804
n5737.in[0] (.names)                                             1.014    14.818
n5737.out[0] (.names)                                            0.261    15.079
n5739.in[1] (.names)                                             1.014    16.093
n5739.out[0] (.names)                                            0.261    16.354
n1681.in[2] (.names)                                             1.014    17.367
n1681.out[0] (.names)                                            0.261    17.628
n5742.in[1] (.names)                                             1.014    18.642
n5742.out[0] (.names)                                            0.261    18.903
n2020.in[2] (.names)                                             1.014    19.917
n2020.out[0] (.names)                                            0.261    20.178
n5850.in[1] (.names)                                             1.014    21.192
n5850.out[0] (.names)                                            0.261    21.453
n5852.in[0] (.names)                                             1.014    22.467
n5852.out[0] (.names)                                            0.261    22.728
n5853.in[0] (.names)                                             1.014    23.742
n5853.out[0] (.names)                                            0.261    24.003
n5948.in[0] (.names)                                             1.014    25.016
n5948.out[0] (.names)                                            0.261    25.277
n5949.in[0] (.names)                                             1.014    26.291
n5949.out[0] (.names)                                            0.261    26.552
n5983.in[2] (.names)                                             1.014    27.566
n5983.out[0] (.names)                                            0.261    27.827
n5984.in[3] (.names)                                             1.014    28.841
n5984.out[0] (.names)                                            0.261    29.102
n5995.in[0] (.names)                                             1.014    30.116
n5995.out[0] (.names)                                            0.261    30.377
n5996.in[0] (.names)                                             1.014    31.390
n5996.out[0] (.names)                                            0.261    31.651
n5980.in[1] (.names)                                             1.014    32.665
n5980.out[0] (.names)                                            0.261    32.926
n5705.in[0] (.names)                                             1.014    33.940
n5705.out[0] (.names)                                            0.261    34.201
n6120.in[1] (.names)                                             1.014    35.215
n6120.out[0] (.names)                                            0.261    35.476
n5285.in[1] (.names)                                             1.014    36.490
n5285.out[0] (.names)                                            0.261    36.751
n6126.in[0] (.names)                                             1.014    37.765
n6126.out[0] (.names)                                            0.261    38.026
n6127.in[0] (.names)                                             1.014    39.039
n6127.out[0] (.names)                                            0.261    39.300
n6220.in[2] (.names)                                             1.014    40.314
n6220.out[0] (.names)                                            0.261    40.575
n6329.in[1] (.names)                                             1.014    41.589
n6329.out[0] (.names)                                            0.261    41.850
n6330.in[0] (.names)                                             1.014    42.864
n6330.out[0] (.names)                                            0.261    43.125
n6317.in[0] (.names)                                             1.014    44.139
n6317.out[0] (.names)                                            0.261    44.400
n6319.in[0] (.names)                                             1.014    45.413
n6319.out[0] (.names)                                            0.261    45.674
n6322.in[2] (.names)                                             1.014    46.688
n6322.out[0] (.names)                                            0.261    46.949
n6324.in[0] (.names)                                             1.014    47.963
n6324.out[0] (.names)                                            0.261    48.224
n6326.in[3] (.names)                                             1.014    49.238
n6326.out[0] (.names)                                            0.261    49.499
n6327.in[0] (.names)                                             1.014    50.513
n6327.out[0] (.names)                                            0.261    50.774
n5751.in[2] (.names)                                             1.014    51.787
n5751.out[0] (.names)                                            0.261    52.048
n6320.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6320.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n6561.Q[0] (.latch clocked by pclk)
Endpoint  : n5291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6561.clk[0] (.latch)                                            1.014     1.014
n6561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4592.in[0] (.names)                                             1.014     2.070
n4592.out[0] (.names)                                            0.261     2.331
n5370.in[0] (.names)                                             1.014     3.344
n5370.out[0] (.names)                                            0.261     3.605
n5373.in[0] (.names)                                             1.014     4.619
n5373.out[0] (.names)                                            0.261     4.880
n5376.in[0] (.names)                                             1.014     5.894
n5376.out[0] (.names)                                            0.261     6.155
n5377.in[0] (.names)                                             1.014     7.169
n5377.out[0] (.names)                                            0.261     7.430
n5366.in[0] (.names)                                             1.014     8.444
n5366.out[0] (.names)                                            0.261     8.705
n5363.in[1] (.names)                                             1.014     9.719
n5363.out[0] (.names)                                            0.261     9.980
n5365.in[0] (.names)                                             1.014    10.993
n5365.out[0] (.names)                                            0.261    11.254
n5369.in[2] (.names)                                             1.014    12.268
n5369.out[0] (.names)                                            0.261    12.529
n5378.in[1] (.names)                                             1.014    13.543
n5378.out[0] (.names)                                            0.261    13.804
n5380.in[0] (.names)                                             1.014    14.818
n5380.out[0] (.names)                                            0.261    15.079
n5385.in[1] (.names)                                             1.014    16.093
n5385.out[0] (.names)                                            0.261    16.354
n5386.in[2] (.names)                                             1.014    17.367
n5386.out[0] (.names)                                            0.261    17.628
n5226.in[0] (.names)                                             1.014    18.642
n5226.out[0] (.names)                                            0.261    18.903
n5866.in[2] (.names)                                             1.014    19.917
n5866.out[0] (.names)                                            0.261    20.178
n5882.in[0] (.names)                                             1.014    21.192
n5882.out[0] (.names)                                            0.261    21.453
n5884.in[1] (.names)                                             1.014    22.467
n5884.out[0] (.names)                                            0.261    22.728
n5868.in[0] (.names)                                             1.014    23.742
n5868.out[0] (.names)                                            0.261    24.003
n2242.in[0] (.names)                                             1.014    25.016
n2242.out[0] (.names)                                            0.261    25.277
n5869.in[0] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n5870.in[0] (.names)                                             1.014    27.566
n5870.out[0] (.names)                                            0.261    27.827
n5900.in[2] (.names)                                             1.014    28.841
n5900.out[0] (.names)                                            0.261    29.102
n5894.in[0] (.names)                                             1.014    30.116
n5894.out[0] (.names)                                            0.261    30.377
n5905.in[0] (.names)                                             1.014    31.390
n5905.out[0] (.names)                                            0.261    31.651
n5907.in[0] (.names)                                             1.014    32.665
n5907.out[0] (.names)                                            0.261    32.926
n5878.in[0] (.names)                                             1.014    33.940
n5878.out[0] (.names)                                            0.261    34.201
n5227.in[0] (.names)                                             1.014    35.215
n5227.out[0] (.names)                                            0.261    35.476
n6176.in[0] (.names)                                             1.014    36.490
n6176.out[0] (.names)                                            0.261    36.751
n2115.in[1] (.names)                                             1.014    37.765
n2115.out[0] (.names)                                            0.261    38.026
n1783.in[0] (.names)                                             1.014    39.039
n1783.out[0] (.names)                                            0.261    39.300
n5314.in[1] (.names)                                             1.014    40.314
n5314.out[0] (.names)                                            0.261    40.575
n6485.in[2] (.names)                                             1.014    41.589
n6485.out[0] (.names)                                            0.261    41.850
n6487.in[1] (.names)                                             1.014    42.864
n6487.out[0] (.names)                                            0.261    43.125
n6354.in[0] (.names)                                             1.014    44.139
n6354.out[0] (.names)                                            0.261    44.400
n2225.in[0] (.names)                                             1.014    45.413
n2225.out[0] (.names)                                            0.261    45.674
n5840.in[0] (.names)                                             1.014    46.688
n5840.out[0] (.names)                                            0.261    46.949
n6491.in[0] (.names)                                             1.014    47.963
n6491.out[0] (.names)                                            0.261    48.224
n5277.in[2] (.names)                                             1.014    49.238
n5277.out[0] (.names)                                            0.261    49.499
n4643.in[0] (.names)                                             1.014    50.513
n4643.out[0] (.names)                                            0.261    50.774
n5290.in[0] (.names)                                             1.014    51.787
n5290.out[0] (.names)                                            0.261    52.048
n5291.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5291.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n6561.Q[0] (.latch clocked by pclk)
Endpoint  : n1464.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6561.clk[0] (.latch)                                            1.014     1.014
n6561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4592.in[0] (.names)                                             1.014     2.070
n4592.out[0] (.names)                                            0.261     2.331
n5370.in[0] (.names)                                             1.014     3.344
n5370.out[0] (.names)                                            0.261     3.605
n5373.in[0] (.names)                                             1.014     4.619
n5373.out[0] (.names)                                            0.261     4.880
n5376.in[0] (.names)                                             1.014     5.894
n5376.out[0] (.names)                                            0.261     6.155
n5377.in[0] (.names)                                             1.014     7.169
n5377.out[0] (.names)                                            0.261     7.430
n5366.in[0] (.names)                                             1.014     8.444
n5366.out[0] (.names)                                            0.261     8.705
n5363.in[1] (.names)                                             1.014     9.719
n5363.out[0] (.names)                                            0.261     9.980
n5365.in[0] (.names)                                             1.014    10.993
n5365.out[0] (.names)                                            0.261    11.254
n5369.in[2] (.names)                                             1.014    12.268
n5369.out[0] (.names)                                            0.261    12.529
n5378.in[1] (.names)                                             1.014    13.543
n5378.out[0] (.names)                                            0.261    13.804
n5380.in[0] (.names)                                             1.014    14.818
n5380.out[0] (.names)                                            0.261    15.079
n5385.in[1] (.names)                                             1.014    16.093
n5385.out[0] (.names)                                            0.261    16.354
n5386.in[2] (.names)                                             1.014    17.367
n5386.out[0] (.names)                                            0.261    17.628
n5226.in[0] (.names)                                             1.014    18.642
n5226.out[0] (.names)                                            0.261    18.903
n5866.in[2] (.names)                                             1.014    19.917
n5866.out[0] (.names)                                            0.261    20.178
n5882.in[0] (.names)                                             1.014    21.192
n5882.out[0] (.names)                                            0.261    21.453
n5884.in[1] (.names)                                             1.014    22.467
n5884.out[0] (.names)                                            0.261    22.728
n5868.in[0] (.names)                                             1.014    23.742
n5868.out[0] (.names)                                            0.261    24.003
n2242.in[0] (.names)                                             1.014    25.016
n2242.out[0] (.names)                                            0.261    25.277
n5869.in[0] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n5870.in[0] (.names)                                             1.014    27.566
n5870.out[0] (.names)                                            0.261    27.827
n5900.in[2] (.names)                                             1.014    28.841
n5900.out[0] (.names)                                            0.261    29.102
n5894.in[0] (.names)                                             1.014    30.116
n5894.out[0] (.names)                                            0.261    30.377
n5905.in[0] (.names)                                             1.014    31.390
n5905.out[0] (.names)                                            0.261    31.651
n5907.in[0] (.names)                                             1.014    32.665
n5907.out[0] (.names)                                            0.261    32.926
n5878.in[0] (.names)                                             1.014    33.940
n5878.out[0] (.names)                                            0.261    34.201
n5227.in[0] (.names)                                             1.014    35.215
n5227.out[0] (.names)                                            0.261    35.476
n6176.in[0] (.names)                                             1.014    36.490
n6176.out[0] (.names)                                            0.261    36.751
n2115.in[1] (.names)                                             1.014    37.765
n2115.out[0] (.names)                                            0.261    38.026
n1783.in[0] (.names)                                             1.014    39.039
n1783.out[0] (.names)                                            0.261    39.300
n5314.in[1] (.names)                                             1.014    40.314
n5314.out[0] (.names)                                            0.261    40.575
n6485.in[2] (.names)                                             1.014    41.589
n6485.out[0] (.names)                                            0.261    41.850
n6487.in[1] (.names)                                             1.014    42.864
n6487.out[0] (.names)                                            0.261    43.125
n6354.in[0] (.names)                                             1.014    44.139
n6354.out[0] (.names)                                            0.261    44.400
n2225.in[0] (.names)                                             1.014    45.413
n2225.out[0] (.names)                                            0.261    45.674
n5840.in[0] (.names)                                             1.014    46.688
n5840.out[0] (.names)                                            0.261    46.949
n6491.in[0] (.names)                                             1.014    47.963
n6491.out[0] (.names)                                            0.261    48.224
n5277.in[2] (.names)                                             1.014    49.238
n5277.out[0] (.names)                                            0.261    49.499
n6400.in[0] (.names)                                             1.014    50.513
n6400.out[0] (.names)                                            0.261    50.774
n5316.in[0] (.names)                                             1.014    51.787
n5316.out[0] (.names)                                            0.261    52.048
n1464.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1464.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n6567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n7163.in[0] (.names)                                             1.014    47.963
n7163.out[0] (.names)                                            0.261    48.224
n7165.in[1] (.names)                                             1.014    49.238
n7165.out[0] (.names)                                            0.261    49.499
n7166.in[0] (.names)                                             1.014    50.513
n7166.out[0] (.names)                                            0.261    50.774
n6566.in[1] (.names)                                             1.014    51.787
n6566.out[0] (.names)                                            0.261    52.048
n6567.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6567.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n7167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n7163.in[0] (.names)                                             1.014    47.963
n7163.out[0] (.names)                                            0.261    48.224
n7165.in[1] (.names)                                             1.014    49.238
n7165.out[0] (.names)                                            0.261    49.499
n7166.in[0] (.names)                                             1.014    50.513
n7166.out[0] (.names)                                            0.261    50.774
n6566.in[1] (.names)                                             1.014    51.787
n6566.out[0] (.names)                                            0.261    52.048
n7167.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7167.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n6923.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n7163.in[0] (.names)                                             1.014    47.963
n7163.out[0] (.names)                                            0.261    48.224
n7165.in[1] (.names)                                             1.014    49.238
n7165.out[0] (.names)                                            0.261    49.499
n6921.in[0] (.names)                                             1.014    50.513
n6921.out[0] (.names)                                            0.261    50.774
n6922.in[0] (.names)                                             1.014    51.787
n6922.out[0] (.names)                                            0.261    52.048
n6923.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6923.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n8059.Q[0] (.latch clocked by pclk)
Endpoint  : n4948.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8059.clk[0] (.latch)                                            1.014     1.014
n8059.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8060.in[0] (.names)                                             1.014     2.070
n8060.out[0] (.names)                                            0.261     2.331
n7313.in[0] (.names)                                             1.014     3.344
n7313.out[0] (.names)                                            0.261     3.605
n7582.in[3] (.names)                                             1.014     4.619
n7582.out[0] (.names)                                            0.261     4.880
n7588.in[0] (.names)                                             1.014     5.894
n7588.out[0] (.names)                                            0.261     6.155
n7671.in[0] (.names)                                             1.014     7.169
n7671.out[0] (.names)                                            0.261     7.430
n7631.in[1] (.names)                                             1.014     8.444
n7631.out[0] (.names)                                            0.261     8.705
n7673.in[1] (.names)                                             1.014     9.719
n7673.out[0] (.names)                                            0.261     9.980
n7879.in[0] (.names)                                             1.014    10.993
n7879.out[0] (.names)                                            0.261    11.254
n7880.in[2] (.names)                                             1.014    12.268
n7880.out[0] (.names)                                            0.261    12.529
n7207.in[1] (.names)                                             1.014    13.543
n7207.out[0] (.names)                                            0.261    13.804
n7800.in[2] (.names)                                             1.014    14.818
n7800.out[0] (.names)                                            0.261    15.079
n7804.in[0] (.names)                                             1.014    16.093
n7804.out[0] (.names)                                            0.261    16.354
n7802.in[0] (.names)                                             1.014    17.367
n7802.out[0] (.names)                                            0.261    17.628
n7808.in[2] (.names)                                             1.014    18.642
n7808.out[0] (.names)                                            0.261    18.903
n7809.in[2] (.names)                                             1.014    19.917
n7809.out[0] (.names)                                            0.261    20.178
n7801.in[0] (.names)                                             1.014    21.192
n7801.out[0] (.names)                                            0.261    21.453
n7799.in[1] (.names)                                             1.014    22.467
n7799.out[0] (.names)                                            0.261    22.728
n7730.in[2] (.names)                                             1.014    23.742
n7730.out[0] (.names)                                            0.261    24.003
n8103.in[0] (.names)                                             1.014    25.016
n8103.out[0] (.names)                                            0.261    25.277
n8104.in[0] (.names)                                             1.014    26.291
n8104.out[0] (.names)                                            0.261    26.552
n8134.in[2] (.names)                                             1.014    27.566
n8134.out[0] (.names)                                            0.261    27.827
n5880.in[0] (.names)                                             1.014    28.841
n5880.out[0] (.names)                                            0.261    29.102
n7732.in[0] (.names)                                             1.014    30.116
n7732.out[0] (.names)                                            0.261    30.377
n8139.in[0] (.names)                                             1.014    31.390
n8139.out[0] (.names)                                            0.261    31.651
n2010.in[0] (.names)                                             1.014    32.665
n2010.out[0] (.names)                                            0.261    32.926
n8141.in[0] (.names)                                             1.014    33.940
n8141.out[0] (.names)                                            0.261    34.201
n6503.in[0] (.names)                                             1.014    35.215
n6503.out[0] (.names)                                            0.261    35.476
n7195.in[0] (.names)                                             1.014    36.490
n7195.out[0] (.names)                                            0.261    36.751
n7196.in[0] (.names)                                             1.014    37.765
n7196.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7340.in[1] (.names)                                             1.014    40.314
n7340.out[0] (.names)                                            0.261    40.575
n7257.in[2] (.names)                                             1.014    41.589
n7257.out[0] (.names)                                            0.261    41.850
n6952.in[0] (.names)                                             1.014    42.864
n6952.out[0] (.names)                                            0.261    43.125
n6953.in[3] (.names)                                             1.014    44.139
n6953.out[0] (.names)                                            0.261    44.400
n4684.in[0] (.names)                                             1.014    45.413
n4684.out[0] (.names)                                            0.261    45.674
n6948.in[0] (.names)                                             1.014    46.688
n6948.out[0] (.names)                                            0.261    46.949
n7163.in[0] (.names)                                             1.014    47.963
n7163.out[0] (.names)                                            0.261    48.224
n7165.in[1] (.names)                                             1.014    49.238
n7165.out[0] (.names)                                            0.261    49.499
n6921.in[0] (.names)                                             1.014    50.513
n6921.out[0] (.names)                                            0.261    50.774
n5273.in[0] (.names)                                             1.014    51.787
n5273.out[0] (.names)                                            0.261    52.048
n4948.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4948.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n9892.Q[0] (.latch clocked by pclk)
Endpoint  : n9242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9892.clk[0] (.latch)                                            1.014     1.014
n9892.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9893.in[0] (.names)                                             1.014     2.070
n9893.out[0] (.names)                                            0.261     2.331
n9884.in[0] (.names)                                             1.014     3.344
n9884.out[0] (.names)                                            0.261     3.605
n10028.in[2] (.names)                                            1.014     4.619
n10028.out[0] (.names)                                           0.261     4.880
n9999.in[1] (.names)                                             1.014     5.894
n9999.out[0] (.names)                                            0.261     6.155
n9375.in[1] (.names)                                             1.014     7.169
n9375.out[0] (.names)                                            0.261     7.430
n1695.in[0] (.names)                                             1.014     8.444
n1695.out[0] (.names)                                            0.261     8.705
n9996.in[1] (.names)                                             1.014     9.719
n9996.out[0] (.names)                                            0.261     9.980
n9997.in[1] (.names)                                             1.014    10.993
n9997.out[0] (.names)                                            0.261    11.254
n10000.in[3] (.names)                                            1.014    12.268
n10000.out[0] (.names)                                           0.261    12.529
n1780.in[1] (.names)                                             1.014    13.543
n1780.out[0] (.names)                                            0.261    13.804
n10002.in[1] (.names)                                            1.014    14.818
n10002.out[0] (.names)                                           0.261    15.079
n9989.in[1] (.names)                                             1.014    16.093
n9989.out[0] (.names)                                            0.261    16.354
n9990.in[0] (.names)                                             1.014    17.367
n9990.out[0] (.names)                                            0.261    17.628
n9992.in[1] (.names)                                             1.014    18.642
n9992.out[0] (.names)                                            0.261    18.903
n10013.in[1] (.names)                                            1.014    19.917
n10013.out[0] (.names)                                           0.261    20.178
n10016.in[2] (.names)                                            1.014    21.192
n10016.out[0] (.names)                                           0.261    21.453
n10017.in[1] (.names)                                            1.014    22.467
n10017.out[0] (.names)                                           0.261    22.728
n9935.in[0] (.names)                                             1.014    23.742
n9935.out[0] (.names)                                            0.261    24.003
n9936.in[3] (.names)                                             1.014    25.016
n9936.out[0] (.names)                                            0.261    25.277
n9942.in[0] (.names)                                             1.014    26.291
n9942.out[0] (.names)                                            0.261    26.552
n9945.in[2] (.names)                                             1.014    27.566
n9945.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n9946.in[0] (.names)                                             1.014    30.116
n9946.out[0] (.names)                                            0.261    30.377
n9930.in[0] (.names)                                             1.014    31.390
n9930.out[0] (.names)                                            0.261    31.651
n9954.in[0] (.names)                                             1.014    32.665
n9954.out[0] (.names)                                            0.261    32.926
n9956.in[1] (.names)                                             1.014    33.940
n9956.out[0] (.names)                                            0.261    34.201
n9957.in[0] (.names)                                             1.014    35.215
n9957.out[0] (.names)                                            0.261    35.476
n9958.in[2] (.names)                                             1.014    36.490
n9958.out[0] (.names)                                            0.261    36.751
n9221.in[1] (.names)                                             1.014    37.765
n9221.out[0] (.names)                                            0.261    38.026
n9959.in[2] (.names)                                             1.014    39.039
n9959.out[0] (.names)                                            0.261    39.300
n9939.in[1] (.names)                                             1.014    40.314
n9939.out[0] (.names)                                            0.261    40.575
n9940.in[0] (.names)                                             1.014    41.589
n9940.out[0] (.names)                                            0.261    41.850
n9961.in[0] (.names)                                             1.014    42.864
n9961.out[0] (.names)                                            0.261    43.125
n9963.in[2] (.names)                                             1.014    44.139
n9963.out[0] (.names)                                            0.261    44.400
n9987.in[0] (.names)                                             1.014    45.413
n9987.out[0] (.names)                                            0.261    45.674
n9988.in[0] (.names)                                             1.014    46.688
n9988.out[0] (.names)                                            0.261    46.949
n2135.in[1] (.names)                                             1.014    47.963
n2135.out[0] (.names)                                            0.261    48.224
n1749.in[0] (.names)                                             1.014    49.238
n1749.out[0] (.names)                                            0.261    49.499
n9268.in[1] (.names)                                             1.014    50.513
n9268.out[0] (.names)                                            0.261    50.774
n9241.in[0] (.names)                                             1.014    51.787
n9241.out[0] (.names)                                            0.261    52.048
n9242.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9242.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n8682.Q[0] (.latch clocked by pclk)
Endpoint  : n1617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8682.clk[0] (.latch)                                            1.014     1.014
n8682.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9273.in[0] (.names)                                             1.014     2.070
n9273.out[0] (.names)                                            0.261     2.331
n9475.in[1] (.names)                                             1.014     3.344
n9475.out[0] (.names)                                            0.261     3.605
n9476.in[0] (.names)                                             1.014     4.619
n9476.out[0] (.names)                                            0.261     4.880
n9478.in[0] (.names)                                             1.014     5.894
n9478.out[0] (.names)                                            0.261     6.155
n9480.in[1] (.names)                                             1.014     7.169
n9480.out[0] (.names)                                            0.261     7.430
n9482.in[1] (.names)                                             1.014     8.444
n9482.out[0] (.names)                                            0.261     8.705
n9483.in[0] (.names)                                             1.014     9.719
n9483.out[0] (.names)                                            0.261     9.980
n8849.in[0] (.names)                                             1.014    10.993
n8849.out[0] (.names)                                            0.261    11.254
n9485.in[0] (.names)                                             1.014    12.268
n9485.out[0] (.names)                                            0.261    12.529
n9486.in[0] (.names)                                             1.014    13.543
n9486.out[0] (.names)                                            0.261    13.804
n9684.in[0] (.names)                                             1.014    14.818
n9684.out[0] (.names)                                            0.261    15.079
n9691.in[1] (.names)                                             1.014    16.093
n9691.out[0] (.names)                                            0.261    16.354
n9692.in[0] (.names)                                             1.014    17.367
n9692.out[0] (.names)                                            0.261    17.628
n9693.in[3] (.names)                                             1.014    18.642
n9693.out[0] (.names)                                            0.261    18.903
n9636.in[0] (.names)                                             1.014    19.917
n9636.out[0] (.names)                                            0.261    20.178
n9813.in[1] (.names)                                             1.014    21.192
n9813.out[0] (.names)                                            0.261    21.453
n9807.in[0] (.names)                                             1.014    22.467
n9807.out[0] (.names)                                            0.261    22.728
n9808.in[1] (.names)                                             1.014    23.742
n9808.out[0] (.names)                                            0.261    24.003
n9814.in[0] (.names)                                             1.014    25.016
n9814.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9803.in[0] (.names)                                             1.014    28.841
n9803.out[0] (.names)                                            0.261    29.102
n9804.in[1] (.names)                                             1.014    30.116
n9804.out[0] (.names)                                            0.261    30.377
n9805.in[0] (.names)                                             1.014    31.390
n9805.out[0] (.names)                                            0.261    31.651
n9809.in[0] (.names)                                             1.014    32.665
n9809.out[0] (.names)                                            0.261    32.926
n9748.in[1] (.names)                                             1.014    33.940
n9748.out[0] (.names)                                            0.261    34.201
n9741.in[0] (.names)                                             1.014    35.215
n9741.out[0] (.names)                                            0.261    35.476
n9743.in[0] (.names)                                             1.014    36.490
n9743.out[0] (.names)                                            0.261    36.751
n9744.in[3] (.names)                                             1.014    37.765
n9744.out[0] (.names)                                            0.261    38.026
n1936.in[0] (.names)                                             1.014    39.039
n1936.out[0] (.names)                                            0.261    39.300
n9781.in[1] (.names)                                             1.014    40.314
n9781.out[0] (.names)                                            0.261    40.575
n9782.in[0] (.names)                                             1.014    41.589
n9782.out[0] (.names)                                            0.261    41.850
n9779.in[0] (.names)                                             1.014    42.864
n9779.out[0] (.names)                                            0.261    43.125
n9780.in[0] (.names)                                             1.014    44.139
n9780.out[0] (.names)                                            0.261    44.400
n9783.in[0] (.names)                                             1.014    45.413
n9783.out[0] (.names)                                            0.261    45.674
n2128.in[0] (.names)                                             1.014    46.688
n2128.out[0] (.names)                                            0.261    46.949
n9757.in[0] (.names)                                             1.014    47.963
n9757.out[0] (.names)                                            0.261    48.224
n9386.in[0] (.names)                                             1.014    49.238
n9386.out[0] (.names)                                            0.261    49.499
n9388.in[0] (.names)                                             1.014    50.513
n9388.out[0] (.names)                                            0.261    50.774
n2236.in[1] (.names)                                             1.014    51.787
n2236.out[0] (.names)                                            0.261    52.048
n1617.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1617.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n8682.Q[0] (.latch clocked by pclk)
Endpoint  : n9474.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8682.clk[0] (.latch)                                            1.014     1.014
n8682.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9273.in[0] (.names)                                             1.014     2.070
n9273.out[0] (.names)                                            0.261     2.331
n9475.in[1] (.names)                                             1.014     3.344
n9475.out[0] (.names)                                            0.261     3.605
n9476.in[0] (.names)                                             1.014     4.619
n9476.out[0] (.names)                                            0.261     4.880
n9478.in[0] (.names)                                             1.014     5.894
n9478.out[0] (.names)                                            0.261     6.155
n9480.in[1] (.names)                                             1.014     7.169
n9480.out[0] (.names)                                            0.261     7.430
n9482.in[1] (.names)                                             1.014     8.444
n9482.out[0] (.names)                                            0.261     8.705
n9483.in[0] (.names)                                             1.014     9.719
n9483.out[0] (.names)                                            0.261     9.980
n8849.in[0] (.names)                                             1.014    10.993
n8849.out[0] (.names)                                            0.261    11.254
n9485.in[0] (.names)                                             1.014    12.268
n9485.out[0] (.names)                                            0.261    12.529
n9486.in[0] (.names)                                             1.014    13.543
n9486.out[0] (.names)                                            0.261    13.804
n9684.in[0] (.names)                                             1.014    14.818
n9684.out[0] (.names)                                            0.261    15.079
n9691.in[1] (.names)                                             1.014    16.093
n9691.out[0] (.names)                                            0.261    16.354
n9692.in[0] (.names)                                             1.014    17.367
n9692.out[0] (.names)                                            0.261    17.628
n9693.in[3] (.names)                                             1.014    18.642
n9693.out[0] (.names)                                            0.261    18.903
n9636.in[0] (.names)                                             1.014    19.917
n9636.out[0] (.names)                                            0.261    20.178
n9813.in[1] (.names)                                             1.014    21.192
n9813.out[0] (.names)                                            0.261    21.453
n9807.in[0] (.names)                                             1.014    22.467
n9807.out[0] (.names)                                            0.261    22.728
n9808.in[1] (.names)                                             1.014    23.742
n9808.out[0] (.names)                                            0.261    24.003
n9814.in[0] (.names)                                             1.014    25.016
n9814.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9803.in[0] (.names)                                             1.014    28.841
n9803.out[0] (.names)                                            0.261    29.102
n9804.in[1] (.names)                                             1.014    30.116
n9804.out[0] (.names)                                            0.261    30.377
n9805.in[0] (.names)                                             1.014    31.390
n9805.out[0] (.names)                                            0.261    31.651
n9809.in[0] (.names)                                             1.014    32.665
n9809.out[0] (.names)                                            0.261    32.926
n9748.in[1] (.names)                                             1.014    33.940
n9748.out[0] (.names)                                            0.261    34.201
n9741.in[0] (.names)                                             1.014    35.215
n9741.out[0] (.names)                                            0.261    35.476
n9743.in[0] (.names)                                             1.014    36.490
n9743.out[0] (.names)                                            0.261    36.751
n9744.in[3] (.names)                                             1.014    37.765
n9744.out[0] (.names)                                            0.261    38.026
n1936.in[0] (.names)                                             1.014    39.039
n1936.out[0] (.names)                                            0.261    39.300
n9781.in[1] (.names)                                             1.014    40.314
n9781.out[0] (.names)                                            0.261    40.575
n9782.in[0] (.names)                                             1.014    41.589
n9782.out[0] (.names)                                            0.261    41.850
n9779.in[0] (.names)                                             1.014    42.864
n9779.out[0] (.names)                                            0.261    43.125
n9780.in[0] (.names)                                             1.014    44.139
n9780.out[0] (.names)                                            0.261    44.400
n9783.in[0] (.names)                                             1.014    45.413
n9783.out[0] (.names)                                            0.261    45.674
n9784.in[0] (.names)                                             1.014    46.688
n9784.out[0] (.names)                                            0.261    46.949
n9473.in[0] (.names)                                             1.014    47.963
n9473.out[0] (.names)                                            0.261    48.224
n9245.in[2] (.names)                                             1.014    49.238
n9245.out[0] (.names)                                            0.261    49.499
n1859.in[0] (.names)                                             1.014    50.513
n1859.out[0] (.names)                                            0.261    50.774
n9259.in[0] (.names)                                             1.014    51.787
n9259.out[0] (.names)                                            0.261    52.048
n9474.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9474.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n10333.Q[0] (.latch clocked by pclk)
Endpoint  : n11701.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10333.clk[0] (.latch)                                           1.014     1.014
n10333.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10227.in[1] (.names)                                            1.014     2.070
n10227.out[0] (.names)                                           0.261     2.331
n10334.in[0] (.names)                                            1.014     3.344
n10334.out[0] (.names)                                           0.261     3.605
n10336.in[0] (.names)                                            1.014     4.619
n10336.out[0] (.names)                                           0.261     4.880
n10254.in[0] (.names)                                            1.014     5.894
n10254.out[0] (.names)                                           0.261     6.155
n10335.in[1] (.names)                                            1.014     7.169
n10335.out[0] (.names)                                           0.261     7.430
n10243.in[1] (.names)                                            1.014     8.444
n10243.out[0] (.names)                                           0.261     8.705
n10337.in[0] (.names)                                            1.014     9.719
n10337.out[0] (.names)                                           0.261     9.980
n10338.in[1] (.names)                                            1.014    10.993
n10338.out[0] (.names)                                           0.261    11.254
n10226.in[1] (.names)                                            1.014    12.268
n10226.out[0] (.names)                                           0.261    12.529
n10339.in[0] (.names)                                            1.014    13.543
n10339.out[0] (.names)                                           0.261    13.804
n10271.in[2] (.names)                                            1.014    14.818
n10271.out[0] (.names)                                           0.261    15.079
n10272.in[0] (.names)                                            1.014    16.093
n10272.out[0] (.names)                                           0.261    16.354
n10313.in[1] (.names)                                            1.014    17.367
n10313.out[0] (.names)                                           0.261    17.628
n10298.in[0] (.names)                                            1.014    18.642
n10298.out[0] (.names)                                           0.261    18.903
n10290.in[1] (.names)                                            1.014    19.917
n10290.out[0] (.names)                                           0.261    20.178
n10292.in[0] (.names)                                            1.014    21.192
n10292.out[0] (.names)                                           0.261    21.453
n10284.in[2] (.names)                                            1.014    22.467
n10284.out[0] (.names)                                           0.261    22.728
n10302.in[1] (.names)                                            1.014    23.742
n10302.out[0] (.names)                                           0.261    24.003
n10304.in[0] (.names)                                            1.014    25.016
n10304.out[0] (.names)                                           0.261    25.277
n10326.in[1] (.names)                                            1.014    26.291
n10326.out[0] (.names)                                           0.261    26.552
n10327.in[0] (.names)                                            1.014    27.566
n10327.out[0] (.names)                                           0.261    27.827
n10299.in[0] (.names)                                            1.014    28.841
n10299.out[0] (.names)                                           0.261    29.102
n10300.in[0] (.names)                                            1.014    30.116
n10300.out[0] (.names)                                           0.261    30.377
n10283.in[3] (.names)                                            1.014    31.390
n10283.out[0] (.names)                                           0.261    31.651
n10276.in[1] (.names)                                            1.014    32.665
n10276.out[0] (.names)                                           0.261    32.926
n10253.in[1] (.names)                                            1.014    33.940
n10253.out[0] (.names)                                           0.261    34.201
n10255.in[0] (.names)                                            1.014    35.215
n10255.out[0] (.names)                                           0.261    35.476
n10130.in[1] (.names)                                            1.014    36.490
n10130.out[0] (.names)                                           0.261    36.751
n10213.in[1] (.names)                                            1.014    37.765
n10213.out[0] (.names)                                           0.261    38.026
n2245.in[0] (.names)                                             1.014    39.039
n2245.out[0] (.names)                                            0.261    39.300
n10128.in[2] (.names)                                            1.014    40.314
n10128.out[0] (.names)                                           0.261    40.575
n11530.in[1] (.names)                                            1.014    41.589
n11530.out[0] (.names)                                           0.261    41.850
n11534.in[1] (.names)                                            1.014    42.864
n11534.out[0] (.names)                                           0.261    43.125
n10154.in[0] (.names)                                            1.014    44.139
n10154.out[0] (.names)                                           0.261    44.400
n11538.in[2] (.names)                                            1.014    45.413
n11538.out[0] (.names)                                           0.261    45.674
n2259.in[0] (.names)                                             1.014    46.688
n2259.out[0] (.names)                                            0.261    46.949
n11540.in[0] (.names)                                            1.014    47.963
n11540.out[0] (.names)                                           0.261    48.224
n11562.in[0] (.names)                                            1.014    49.238
n11562.out[0] (.names)                                           0.261    49.499
n10831.in[0] (.names)                                            1.014    50.513
n10831.out[0] (.names)                                           0.261    50.774
n11699.in[1] (.names)                                            1.014    51.787
n11699.out[0] (.names)                                           0.261    52.048
n11701.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11701.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
