/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C */
#define I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB15_A0
#define I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB15_A1
#define I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB15_D0
#define I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB15_D1
#define I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB15_F0
#define I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB15_F1
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_bI2C_UDB_StsReg__0__POS 0
#define I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_bI2C_UDB_StsReg__1__POS 1
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_bI2C_UDB_StsReg__3__POS 3
#define I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_bI2C_UDB_StsReg__5__POS 5
#define I2C_bI2C_UDB_StsReg__MASK 0x2Bu
#define I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB11_MSK
#define I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB11_ST
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK 0x01u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS 0
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK 0x08u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS 3
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB14_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB14_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK 0x1Du
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB14_MSK
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x02u
#define I2C_I2C_IRQ__INTC_NUMBER 1u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 1u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x03u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x08u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x08u

/* leds */
#define leds__0__INTTYPE CYREG_PICU12_INTTYPE0
#define leds__0__MASK 0x01u
#define leds__0__PC CYREG_PRT12_PC0
#define leds__0__PORT 12u
#define leds__0__SHIFT 0u
#define leds__1__INTTYPE CYREG_PICU12_INTTYPE1
#define leds__1__MASK 0x02u
#define leds__1__PC CYREG_PRT12_PC1
#define leds__1__PORT 12u
#define leds__1__SHIFT 1u
#define leds__2__INTTYPE CYREG_PICU12_INTTYPE2
#define leds__2__MASK 0x04u
#define leds__2__PC CYREG_PRT12_PC2
#define leds__2__PORT 12u
#define leds__2__SHIFT 2u
#define leds__3__INTTYPE CYREG_PICU12_INTTYPE3
#define leds__3__MASK 0x08u
#define leds__3__PC CYREG_PRT12_PC3
#define leds__3__PORT 12u
#define leds__3__SHIFT 3u
#define leds__4__INTTYPE CYREG_PICU12_INTTYPE4
#define leds__4__MASK 0x10u
#define leds__4__PC CYREG_PRT12_PC4
#define leds__4__PORT 12u
#define leds__4__SHIFT 4u
#define leds__5__INTTYPE CYREG_PICU12_INTTYPE5
#define leds__5__MASK 0x20u
#define leds__5__PC CYREG_PRT12_PC5
#define leds__5__PORT 12u
#define leds__5__SHIFT 5u
#define leds__AG CYREG_PRT12_AG
#define leds__BIE CYREG_PRT12_BIE
#define leds__BIT_MASK CYREG_PRT12_BIT_MASK
#define leds__BYP CYREG_PRT12_BYP
#define leds__DM0 CYREG_PRT12_DM0
#define leds__DM1 CYREG_PRT12_DM1
#define leds__DM2 CYREG_PRT12_DM2
#define leds__DR CYREG_PRT12_DR
#define leds__INP_DIS CYREG_PRT12_INP_DIS
#define leds__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define leds__MASK 0x3Fu
#define leds__PORT 12u
#define leds__PRT CYREG_PRT12_PRT
#define leds__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define leds__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define leds__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define leds__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define leds__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define leds__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define leds__PS CYREG_PRT12_PS
#define leds__SHIFT 0u
#define leds__SIO_CFG CYREG_PRT12_SIO_CFG
#define leds__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define leds__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define leds__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define leds__SLW CYREG_PRT12_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SCL_1__0__MASK 0x80u
#define SCL_1__0__PC CYREG_PRT2_PC7
#define SCL_1__0__PORT 2u
#define SCL_1__0__SHIFT 7u
#define SCL_1__AG CYREG_PRT2_AG
#define SCL_1__AMUX CYREG_PRT2_AMUX
#define SCL_1__BIE CYREG_PRT2_BIE
#define SCL_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCL_1__BYP CYREG_PRT2_BYP
#define SCL_1__CTL CYREG_PRT2_CTL
#define SCL_1__DM0 CYREG_PRT2_DM0
#define SCL_1__DM1 CYREG_PRT2_DM1
#define SCL_1__DM2 CYREG_PRT2_DM2
#define SCL_1__DR CYREG_PRT2_DR
#define SCL_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCL_1__MASK 0x80u
#define SCL_1__PORT 2u
#define SCL_1__PRT CYREG_PRT2_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCL_1__PS CYREG_PRT2_PS
#define SCL_1__SHIFT 7u
#define SCL_1__SLW CYREG_PRT2_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define SDA_1__0__MASK 0x40u
#define SDA_1__0__PC CYREG_PRT2_PC6
#define SDA_1__0__PORT 2u
#define SDA_1__0__SHIFT 6u
#define SDA_1__AG CYREG_PRT2_AG
#define SDA_1__AMUX CYREG_PRT2_AMUX
#define SDA_1__BIE CYREG_PRT2_BIE
#define SDA_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SDA_1__BYP CYREG_PRT2_BYP
#define SDA_1__CTL CYREG_PRT2_CTL
#define SDA_1__DM0 CYREG_PRT2_DM0
#define SDA_1__DM1 CYREG_PRT2_DM1
#define SDA_1__DM2 CYREG_PRT2_DM2
#define SDA_1__DR CYREG_PRT2_DR
#define SDA_1__INP_DIS CYREG_PRT2_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT2_LCD_EN
#define SDA_1__MASK 0x40u
#define SDA_1__PORT 2u
#define SDA_1__PRT CYREG_PRT2_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SDA_1__PS CYREG_PRT2_PS
#define SDA_1__SHIFT 6u
#define SDA_1__SLW CYREG_PRT2_SLW

/* dacOut */
#define dacOut__0__INTTYPE CYREG_PICU3_INTTYPE1
#define dacOut__0__MASK 0x02u
#define dacOut__0__PC CYREG_PRT3_PC1
#define dacOut__0__PORT 3u
#define dacOut__0__SHIFT 1u
#define dacOut__AG CYREG_PRT3_AG
#define dacOut__AMUX CYREG_PRT3_AMUX
#define dacOut__BIE CYREG_PRT3_BIE
#define dacOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define dacOut__BYP CYREG_PRT3_BYP
#define dacOut__CTL CYREG_PRT3_CTL
#define dacOut__DM0 CYREG_PRT3_DM0
#define dacOut__DM1 CYREG_PRT3_DM1
#define dacOut__DM2 CYREG_PRT3_DM2
#define dacOut__DR CYREG_PRT3_DR
#define dacOut__INP_DIS CYREG_PRT3_INP_DIS
#define dacOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define dacOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define dacOut__LCD_EN CYREG_PRT3_LCD_EN
#define dacOut__MASK 0x02u
#define dacOut__PORT 3u
#define dacOut__PRT CYREG_PRT3_PRT
#define dacOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define dacOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define dacOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define dacOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define dacOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define dacOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define dacOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define dacOut__PS CYREG_PRT3_PS
#define dacOut__SHIFT 1u
#define dacOut__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Pin_mosi */
#define Pin_mosi__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_mosi__0__MASK 0x20u
#define Pin_mosi__0__PC CYREG_PRT2_PC5
#define Pin_mosi__0__PORT 2u
#define Pin_mosi__0__SHIFT 5u
#define Pin_mosi__AG CYREG_PRT2_AG
#define Pin_mosi__AMUX CYREG_PRT2_AMUX
#define Pin_mosi__BIE CYREG_PRT2_BIE
#define Pin_mosi__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_mosi__BYP CYREG_PRT2_BYP
#define Pin_mosi__CTL CYREG_PRT2_CTL
#define Pin_mosi__DM0 CYREG_PRT2_DM0
#define Pin_mosi__DM1 CYREG_PRT2_DM1
#define Pin_mosi__DM2 CYREG_PRT2_DM2
#define Pin_mosi__DR CYREG_PRT2_DR
#define Pin_mosi__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_mosi__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_mosi__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_mosi__MASK 0x20u
#define Pin_mosi__PORT 2u
#define Pin_mosi__PRT CYREG_PRT2_PRT
#define Pin_mosi__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_mosi__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_mosi__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_mosi__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_mosi__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_mosi__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_mosi__PS CYREG_PRT2_PS
#define Pin_mosi__SHIFT 5u
#define Pin_mosi__SLW CYREG_PRT2_SLW

/* Pin_sclk */
#define Pin_sclk__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_sclk__0__MASK 0x08u
#define Pin_sclk__0__PC CYREG_PRT2_PC3
#define Pin_sclk__0__PORT 2u
#define Pin_sclk__0__SHIFT 3u
#define Pin_sclk__AG CYREG_PRT2_AG
#define Pin_sclk__AMUX CYREG_PRT2_AMUX
#define Pin_sclk__BIE CYREG_PRT2_BIE
#define Pin_sclk__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_sclk__BYP CYREG_PRT2_BYP
#define Pin_sclk__CTL CYREG_PRT2_CTL
#define Pin_sclk__DM0 CYREG_PRT2_DM0
#define Pin_sclk__DM1 CYREG_PRT2_DM1
#define Pin_sclk__DM2 CYREG_PRT2_DM2
#define Pin_sclk__DR CYREG_PRT2_DR
#define Pin_sclk__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_sclk__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_sclk__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_sclk__MASK 0x08u
#define Pin_sclk__PORT 2u
#define Pin_sclk__PRT CYREG_PRT2_PRT
#define Pin_sclk__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_sclk__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_sclk__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_sclk__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_sclk__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_sclk__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_sclk__PS CYREG_PRT2_PS
#define Pin_sclk__SHIFT 3u
#define Pin_sclk__SLW CYREG_PRT2_SLW

/* isr_UART */
#define isr_UART__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART__INTC_MASK 0x10u
#define isr_UART__INTC_NUMBER 4u
#define isr_UART__INTC_PRIOR_NUM 7u
#define isr_UART__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_UART__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* test_LED */
#define test_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define test_LED__0__MASK 0x02u
#define test_LED__0__PC CYREG_PRT2_PC1
#define test_LED__0__PORT 2u
#define test_LED__0__SHIFT 1u
#define test_LED__AG CYREG_PRT2_AG
#define test_LED__AMUX CYREG_PRT2_AMUX
#define test_LED__BIE CYREG_PRT2_BIE
#define test_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define test_LED__BYP CYREG_PRT2_BYP
#define test_LED__CTL CYREG_PRT2_CTL
#define test_LED__DM0 CYREG_PRT2_DM0
#define test_LED__DM1 CYREG_PRT2_DM1
#define test_LED__DM2 CYREG_PRT2_DM2
#define test_LED__DR CYREG_PRT2_DR
#define test_LED__INP_DIS CYREG_PRT2_INP_DIS
#define test_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define test_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define test_LED__LCD_EN CYREG_PRT2_LCD_EN
#define test_LED__MASK 0x02u
#define test_LED__PORT 2u
#define test_LED__PRT CYREG_PRT2_PRT
#define test_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define test_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define test_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define test_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define test_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define test_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define test_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define test_LED__PS CYREG_PRT2_PS
#define test_LED__SHIFT 1u
#define test_LED__SLW CYREG_PRT2_SLW

/* Clock_SPI */
#define Clock_SPI__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_SPI__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_SPI__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_SPI__CFG2_SRC_SEL_MASK 0x07u
#define Clock_SPI__INDEX 0x01u
#define Clock_SPI__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_SPI__PM_ACT_MSK 0x02u
#define Clock_SPI__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_SPI__PM_STBY_MSK 0x02u

/* CupSensor */
#define CupSensor_ADC_DelSig_Bypass_P32__0__INTTYPE CYREG_PICU3_INTTYPE2
#define CupSensor_ADC_DelSig_Bypass_P32__0__MASK 0x04u
#define CupSensor_ADC_DelSig_Bypass_P32__0__PC CYREG_PRT3_PC2
#define CupSensor_ADC_DelSig_Bypass_P32__0__PORT 3u
#define CupSensor_ADC_DelSig_Bypass_P32__0__SHIFT 2u
#define CupSensor_ADC_DelSig_Bypass_P32__AG CYREG_PRT3_AG
#define CupSensor_ADC_DelSig_Bypass_P32__AMUX CYREG_PRT3_AMUX
#define CupSensor_ADC_DelSig_Bypass_P32__BIE CYREG_PRT3_BIE
#define CupSensor_ADC_DelSig_Bypass_P32__BIT_MASK CYREG_PRT3_BIT_MASK
#define CupSensor_ADC_DelSig_Bypass_P32__BYP CYREG_PRT3_BYP
#define CupSensor_ADC_DelSig_Bypass_P32__CTL CYREG_PRT3_CTL
#define CupSensor_ADC_DelSig_Bypass_P32__DM0 CYREG_PRT3_DM0
#define CupSensor_ADC_DelSig_Bypass_P32__DM1 CYREG_PRT3_DM1
#define CupSensor_ADC_DelSig_Bypass_P32__DM2 CYREG_PRT3_DM2
#define CupSensor_ADC_DelSig_Bypass_P32__DR CYREG_PRT3_DR
#define CupSensor_ADC_DelSig_Bypass_P32__INP_DIS CYREG_PRT3_INP_DIS
#define CupSensor_ADC_DelSig_Bypass_P32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CupSensor_ADC_DelSig_Bypass_P32__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CupSensor_ADC_DelSig_Bypass_P32__LCD_EN CYREG_PRT3_LCD_EN
#define CupSensor_ADC_DelSig_Bypass_P32__MASK 0x04u
#define CupSensor_ADC_DelSig_Bypass_P32__PORT 3u
#define CupSensor_ADC_DelSig_Bypass_P32__PRT CYREG_PRT3_PRT
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CupSensor_ADC_DelSig_Bypass_P32__PS CYREG_PRT3_PS
#define CupSensor_ADC_DelSig_Bypass_P32__SHIFT 2u
#define CupSensor_ADC_DelSig_Bypass_P32__SLW CYREG_PRT3_SLW
#define CupSensor_ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define CupSensor_ADC_DelSig_DEC__CR CYREG_DEC_CR
#define CupSensor_ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define CupSensor_ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define CupSensor_ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define CupSensor_ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define CupSensor_ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define CupSensor_ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define CupSensor_ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define CupSensor_ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define CupSensor_ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define CupSensor_ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define CupSensor_ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define CupSensor_ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define CupSensor_ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define CupSensor_ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define CupSensor_ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define CupSensor_ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define CupSensor_ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define CupSensor_ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define CupSensor_ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define CupSensor_ADC_DelSig_DEC__SR CYREG_DEC_SR
#define CupSensor_ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define CupSensor_ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define CupSensor_ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define CupSensor_ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define CupSensor_ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define CupSensor_ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define CupSensor_ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define CupSensor_ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define CupSensor_ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define CupSensor_ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define CupSensor_ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define CupSensor_ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define CupSensor_ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define CupSensor_ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define CupSensor_ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define CupSensor_ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define CupSensor_ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define CupSensor_ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define CupSensor_ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define CupSensor_ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define CupSensor_ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define CupSensor_ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define CupSensor_ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define CupSensor_ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define CupSensor_ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define CupSensor_ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define CupSensor_ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define CupSensor_ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define CupSensor_ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define CupSensor_ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define CupSensor_ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define CupSensor_ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define CupSensor_ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define CupSensor_ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define CupSensor_ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define CupSensor_ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define CupSensor_ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define CupSensor_ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define CupSensor_ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define CupSensor_ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define CupSensor_ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define CupSensor_ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define CupSensor_ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define CupSensor_ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define CupSensor_ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define CupSensor_ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define CupSensor_ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define CupSensor_ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define CupSensor_ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define CupSensor_ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CupSensor_ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define CupSensor_ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define CupSensor_ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CupSensor_ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CupSensor_ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define CupSensor_ADC_DelSig_IRQ__INTC_NUMBER 29u
#define CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_NUM 4u
#define CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define CupSensor_ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CupSensor_ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CupSensor_ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CupSensor_ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CupSensor_ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CupSensor_ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define CupSensor_ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CupSensor_ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define CupSensor_ADC_DelSig_theACLK__INDEX 0x00u
#define CupSensor_ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CupSensor_ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define CupSensor_ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CupSensor_ADC_DelSig_theACLK__PM_STBY_MSK 0x01u
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__MASK 0x01u
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__POS 0
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__MASK 0x02u
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__POS 1
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__MASK 0x04u
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__POS 2
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK 0x07u
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CupSensor_Control_Reg_Led_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK
#define CupSensor_DMA_ADC__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define CupSensor_DMA_ADC__DRQ_NUMBER 10u
#define CupSensor_DMA_ADC__NUMBEROF_TDS 0u
#define CupSensor_DMA_ADC__PRIORITY 2u
#define CupSensor_DMA_ADC__TERMIN_EN 0u
#define CupSensor_DMA_ADC__TERMIN_SEL 0u
#define CupSensor_DMA_ADC__TERMOUT0_EN 1u
#define CupSensor_DMA_ADC__TERMOUT0_SEL 10u
#define CupSensor_DMA_ADC__TERMOUT1_EN 0u
#define CupSensor_DMA_ADC__TERMOUT1_SEL 0u
#define CupSensor_isr_DMA__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CupSensor_isr_DMA__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CupSensor_isr_DMA__INTC_MASK 0x01u
#define CupSensor_isr_DMA__INTC_NUMBER 0u
#define CupSensor_isr_DMA__INTC_PRIOR_NUM 3u
#define CupSensor_isr_DMA__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CupSensor_isr_DMA__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CupSensor_isr_DMA__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CupSensor_LED_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define CupSensor_LED_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define CupSensor_LED_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define CupSensor_LED_clock__CFG2_SRC_SEL_MASK 0x07u
#define CupSensor_LED_clock__INDEX 0x04u
#define CupSensor_LED_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CupSensor_LED_clock__PM_ACT_MSK 0x10u
#define CupSensor_LED_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CupSensor_LED_clock__PM_STBY_MSK 0x10u
#define CupSensor_Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define CupSensor_Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define CupSensor_Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define CupSensor_Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define CupSensor_Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define CupSensor_Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define CupSensor_Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define CupSensor_Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define CupSensor_Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define CupSensor_Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define CupSensor_Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1
#define CupSensor_TIA_SC__BST CYREG_SC3_BST
#define CupSensor_TIA_SC__CLK CYREG_SC3_CLK
#define CupSensor_TIA_SC__CMPINV CYREG_SC_CMPINV
#define CupSensor_TIA_SC__CMPINV_MASK 0x08u
#define CupSensor_TIA_SC__CPTR CYREG_SC_CPTR
#define CupSensor_TIA_SC__CPTR_MASK 0x08u
#define CupSensor_TIA_SC__CR0 CYREG_SC3_CR0
#define CupSensor_TIA_SC__CR1 CYREG_SC3_CR1
#define CupSensor_TIA_SC__CR2 CYREG_SC3_CR2
#define CupSensor_TIA_SC__MSK CYREG_SC_MSK
#define CupSensor_TIA_SC__MSK_MASK 0x08u
#define CupSensor_TIA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define CupSensor_TIA_SC__PM_ACT_MSK 0x08u
#define CupSensor_TIA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define CupSensor_TIA_SC__PM_STBY_MSK 0x08u
#define CupSensor_TIA_SC__SR CYREG_SC_SR
#define CupSensor_TIA_SC__SR_MASK 0x08u
#define CupSensor_TIA_SC__SW0 CYREG_SC3_SW0
#define CupSensor_TIA_SC__SW10 CYREG_SC3_SW10
#define CupSensor_TIA_SC__SW2 CYREG_SC3_SW2
#define CupSensor_TIA_SC__SW3 CYREG_SC3_SW3
#define CupSensor_TIA_SC__SW4 CYREG_SC3_SW4
#define CupSensor_TIA_SC__SW6 CYREG_SC3_SW6
#define CupSensor_TIA_SC__SW7 CYREG_SC3_SW7
#define CupSensor_TIA_SC__SW8 CYREG_SC3_SW8
#define CupSensor_TIA_SC__WRK1 CYREG_SC_WRK1
#define CupSensor_TIA_SC__WRK1_MASK 0x08u
#define CupSensor_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define CupSensor_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define CupSensor_VDAC8_viDAC8__D CYREG_DAC3_D
#define CupSensor_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CupSensor_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define CupSensor_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CupSensor_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define CupSensor_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define CupSensor_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define CupSensor_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define CupSensor_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define CupSensor_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define CupSensor_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define CupSensor_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CupSensor_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CupSensor_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CupSensor_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CupSensor_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CupSensor_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CupSensor_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CupSensor_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CupSensor_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* Interrupt */
#define Interrupt__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Interrupt__0__MASK 0x04u
#define Interrupt__0__PC CYREG_PRT2_PC2
#define Interrupt__0__PORT 2u
#define Interrupt__0__SHIFT 2u
#define Interrupt__AG CYREG_PRT2_AG
#define Interrupt__AMUX CYREG_PRT2_AMUX
#define Interrupt__BIE CYREG_PRT2_BIE
#define Interrupt__BIT_MASK CYREG_PRT2_BIT_MASK
#define Interrupt__BYP CYREG_PRT2_BYP
#define Interrupt__CTL CYREG_PRT2_CTL
#define Interrupt__DM0 CYREG_PRT2_DM0
#define Interrupt__DM1 CYREG_PRT2_DM1
#define Interrupt__DM2 CYREG_PRT2_DM2
#define Interrupt__DR CYREG_PRT2_DR
#define Interrupt__INP_DIS CYREG_PRT2_INP_DIS
#define Interrupt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Interrupt__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Interrupt__LCD_EN CYREG_PRT2_LCD_EN
#define Interrupt__MASK 0x04u
#define Interrupt__PORT 2u
#define Interrupt__PRT CYREG_PRT2_PRT
#define Interrupt__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Interrupt__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Interrupt__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Interrupt__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Interrupt__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Interrupt__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Interrupt__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Interrupt__PS CYREG_PRT2_PS
#define Interrupt__SHIFT 2u
#define Interrupt__SLW CYREG_PRT2_SLW

/* Pin_latch */
#define Pin_latch__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_latch__0__MASK 0x10u
#define Pin_latch__0__PC CYREG_PRT2_PC4
#define Pin_latch__0__PORT 2u
#define Pin_latch__0__SHIFT 4u
#define Pin_latch__AG CYREG_PRT2_AG
#define Pin_latch__AMUX CYREG_PRT2_AMUX
#define Pin_latch__BIE CYREG_PRT2_BIE
#define Pin_latch__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_latch__BYP CYREG_PRT2_BYP
#define Pin_latch__CTL CYREG_PRT2_CTL
#define Pin_latch__DM0 CYREG_PRT2_DM0
#define Pin_latch__DM1 CYREG_PRT2_DM1
#define Pin_latch__DM2 CYREG_PRT2_DM2
#define Pin_latch__DR CYREG_PRT2_DR
#define Pin_latch__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_latch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_latch__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_latch__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_latch__MASK 0x10u
#define Pin_latch__PORT 2u
#define Pin_latch__PRT CYREG_PRT2_PRT
#define Pin_latch__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_latch__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_latch__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_latch__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_latch__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_latch__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_latch__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_latch__PS CYREG_PRT2_PS
#define Pin_latch__SHIFT 4u
#define Pin_latch__SLW CYREG_PRT2_SLW

/* photodiodes */
#define photodiodes__0__INTTYPE CYREG_PICU3_INTTYPE0
#define photodiodes__0__MASK 0x01u
#define photodiodes__0__PC CYREG_PRT3_PC0
#define photodiodes__0__PORT 3u
#define photodiodes__0__SHIFT 0u
#define photodiodes__AG CYREG_PRT3_AG
#define photodiodes__AMUX CYREG_PRT3_AMUX
#define photodiodes__BIE CYREG_PRT3_BIE
#define photodiodes__BIT_MASK CYREG_PRT3_BIT_MASK
#define photodiodes__BYP CYREG_PRT3_BYP
#define photodiodes__CTL CYREG_PRT3_CTL
#define photodiodes__DM0 CYREG_PRT3_DM0
#define photodiodes__DM1 CYREG_PRT3_DM1
#define photodiodes__DM2 CYREG_PRT3_DM2
#define photodiodes__DR CYREG_PRT3_DR
#define photodiodes__INP_DIS CYREG_PRT3_INP_DIS
#define photodiodes__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define photodiodes__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define photodiodes__LCD_EN CYREG_PRT3_LCD_EN
#define photodiodes__MASK 0x01u
#define photodiodes__PORT 3u
#define photodiodes__PRT CYREG_PRT3_PRT
#define photodiodes__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define photodiodes__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define photodiodes__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define photodiodes__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define photodiodes__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define photodiodes__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define photodiodes__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define photodiodes__PS CYREG_PRT3_PS
#define photodiodes__SHIFT 0u
#define photodiodes__SLW CYREG_PRT3_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x05u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x20u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x20u

/* Test_time_pin */
#define Test_time_pin__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Test_time_pin__0__MASK 0x01u
#define Test_time_pin__0__PC CYREG_PRT2_PC0
#define Test_time_pin__0__PORT 2u
#define Test_time_pin__0__SHIFT 0u
#define Test_time_pin__AG CYREG_PRT2_AG
#define Test_time_pin__AMUX CYREG_PRT2_AMUX
#define Test_time_pin__BIE CYREG_PRT2_BIE
#define Test_time_pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Test_time_pin__BYP CYREG_PRT2_BYP
#define Test_time_pin__CTL CYREG_PRT2_CTL
#define Test_time_pin__DM0 CYREG_PRT2_DM0
#define Test_time_pin__DM1 CYREG_PRT2_DM1
#define Test_time_pin__DM2 CYREG_PRT2_DM2
#define Test_time_pin__DR CYREG_PRT2_DR
#define Test_time_pin__INP_DIS CYREG_PRT2_INP_DIS
#define Test_time_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Test_time_pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Test_time_pin__LCD_EN CYREG_PRT2_LCD_EN
#define Test_time_pin__MASK 0x01u
#define Test_time_pin__PORT 2u
#define Test_time_pin__PRT CYREG_PRT2_PRT
#define Test_time_pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Test_time_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Test_time_pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Test_time_pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Test_time_pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Test_time_pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Test_time_pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Test_time_pin__PS CYREG_PRT2_PS
#define Test_time_pin__SHIFT 0u
#define Test_time_pin__SLW CYREG_PRT2_SLW

/* Timer_TimerUDB */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1

/* isr_BLINK_TIMER */
#define isr_BLINK_TIMER__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_BLINK_TIMER__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_BLINK_TIMER__INTC_MASK 0x08u
#define isr_BLINK_TIMER__INTC_NUMBER 3u
#define isr_BLINK_TIMER__INTC_PRIOR_NUM 1u
#define isr_BLINK_TIMER__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_BLINK_TIMER__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_BLINK_TIMER__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_update_leds */
#define isr_update_leds__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_update_leds__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_update_leds__INTC_MASK 0x20000u
#define isr_update_leds__INTC_NUMBER 17u
#define isr_update_leds__INTC_PRIOR_NUM 2u
#define isr_update_leds__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_update_leds__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_update_leds__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM_led_control */
#define SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPIM_led_control_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_led_control_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define SPIM_led_control_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPIM_led_control_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define SPIM_led_control_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPIM_led_control_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIM_led_control_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIM_led_control_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIM_led_control_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define SPIM_led_control_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIM_led_control_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPIM_led_control_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define SPIM_led_control_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_led_control_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_led_control_BSPIM_RxStsReg__4__POS 4
#define SPIM_led_control_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_led_control_BSPIM_RxStsReg__5__POS 5
#define SPIM_led_control_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_led_control_BSPIM_RxStsReg__6__POS 6
#define SPIM_led_control_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_led_control_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_led_control_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_led_control_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB05_A0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB05_A1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB05_D0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB05_D1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_led_control_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SPIM_led_control_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB05_F0
#define SPIM_led_control_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB05_F1
#define SPIM_led_control_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_led_control_BSPIM_TxStsReg__0__POS 0
#define SPIM_led_control_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_led_control_BSPIM_TxStsReg__1__POS 1
#define SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_led_control_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_led_control_BSPIM_TxStsReg__2__POS 2
#define SPIM_led_control_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_led_control_BSPIM_TxStsReg__3__POS 3
#define SPIM_led_control_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_led_control_BSPIM_TxStsReg__4__POS 4
#define SPIM_led_control_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_led_control_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_led_control_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_led_control_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_led_control_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_led_control_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_led_control_TxInternalInterrupt__INTC_MASK 0x04u
#define SPIM_led_control_TxInternalInterrupt__INTC_NUMBER 2u
#define SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_NUM 2u
#define SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPIM_led_control_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_led_control_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_led_updater */
#define Timer_led_updater_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_led_updater_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_led_updater_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_led_updater_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_led_updater_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_led_updater_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_led_updater_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_led_updater_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_led_updater_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_led_updater_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_led_updater_TimerHW__PM_ACT_MSK 0x01u
#define Timer_led_updater_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_led_updater_TimerHW__PM_STBY_MSK 0x01u
#define Timer_led_updater_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_led_updater_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_led_updater_TimerHW__SR0 CYREG_TMR0_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "integration_all"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000400u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
