Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,RCOSC_50MHZ
COREFFT_0/genblk1.DUT_INPLACE/Primitives,0,50,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/autoScale_0/Primitives,7,3,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/autoScale_0/edge_detect_0/Primitives,1,1,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/Primitives,128,64,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/genblk1.cmplx18_0/half_0/genblk1.dly_c/Primitives,0,16,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/genblk1.cmplx18_0/half_0/genblk1.dly_d/Primitives,0,16,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/genblk1.cmplx18_0/half_0/mx_0/g4_macc.macc_0/Primitives,0,0,72,72,0,0,2,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/genblk1.cmplx18_0/half_1/genblk1.dly_c/Primitives,0,16,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/genblk1.cmplx18_0/half_1/mx_0/g4_macc.macc_0/Primitives,0,0,72,72,0,0,2,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/rndHi_0/Primitives,17,16,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/cmplx_0/rndHr_0/Primitives,17,16,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/ctrl_dly_0/Primitives,0,10,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/inPi_dly_0/Primitives,0,64,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/bfly_0/inPr_dly_0/Primitives,0,64,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/genblk1.outBuff_0/Primitives,32,106,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/genblk1.outBuff_0/outBuf_0/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/genblk1.outBuff_0/outBuf_1/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/Primitives,64,0,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.piBuf/Primitives,73,10,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.piBuf/genblk1.memP/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.piBuf/genblk1.memQ/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.poBuf/Primitives,73,10,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.poBuf/genblk1.memP/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.poBuf/genblk1.memQ/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/lut_0/Primitives,278,0,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/postBflySw_0/Primitives,64,128,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/preBflySw_0/Primitives,64,130,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/Primitives,4,3,0,0,0,0,0,0,1,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/Primitives,31,15,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/inBuf_ldA_0/Primitives,4,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/inBuf_ldA_0/ldCount/Primitives,22,9,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/inBuf_rA_0/Primitives,32,49,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/inBuf_wA_0/Primitives,32,48,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/init_rear_0/Primitives,1,1,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/outBufA_0/Primitives,3,9,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/outBufA_0/bit_dly_0/Primitives,3,3,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/outBufA_0/bit_dly_2/Primitives,1,1,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/outBufA_0/outBuf_rA_0/Primitives,22,9,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/pre2_sync_rw_0/Primitives,0,1,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rStage_dly2/Primitives,0,6,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rTimer_dly2/Primitives,0,14,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/Primitives,12,6,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/bit_dly_0/Primitives,0,3,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/bit_dly_2/Primitives,2,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/bit_dly_3/Primitives,2,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/bit_dly_4/Primitives,2,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/bit_dly_5/Primitives,2,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/rA_timer/Primitives,27,12,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/stage_timer/Primitives,11,6,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rdFFTtimer_0/startFFT_dly_0/Primitives,1,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/rw_dly_lastStage/Primitives,9,10,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/startFFT_g4_dly_0/Primitives,0,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/sync_rw_1/Primitives,0,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_rA_0/Primitives,18,20,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/Primitives,5,3,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/ngrst2rst_0/Primitives,1,2,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/ngrst2rst_0/sync_ngrst_0/Primitives,0,4,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Primitives,8,7,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/wTimer_0/Primitives,8,7,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/sm_0/wTimer_dly_2/Primitives,0,14,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/Primitives,0,7,0,0,0,0,0,0,0,0
COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/Primitives,0,0,36,36,0,1,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/Primitives,1,577,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_in_dly/Primitives,50,49,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/pipe_reg_0/Primitives,0,16,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/symm_add_balance_0/Primitives,0,1,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/pipe_dly_0/Primitives,3,3,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/sync_ngrst_0/sync_ngrst_0/Primitives,0,4,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[0].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[0].a_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/Primitives,0,0,396,396,0,0,11,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[0].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[10].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[10].a_tap/mac_enum_0/adder2_break.xreg_0/Primitives,0,132,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[10].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[11].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[11].a_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/Primitives,0,0,180,180,0,0,5,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[11].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[13].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[13].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[14].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[14].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[1].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[1].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[2].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[2].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[3].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[3].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[4].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[4].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[5].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[5].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[6].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[6].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[7].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[7].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[8].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[8].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[9].a_tap/Primitives,17,0,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[9].a_tap/symm_tap.pipe_reg_0/Primitives,0,17,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/wide_coef_0/genblk1.coef_sr_0/Primitives,0,256,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_on/Primitives,0,2,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_valid/Primitives,0,2,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/Primitives,0,32,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/wrap_data_valid/Primitives,0,2,0,0,0,0,0,0,0,0
COREFIR_0/enum_g4.enum_fir_g4/wrap_datai/Primitives,0,32,0,0,0,0,0,0,0,0
Coef_Buff/Primitives,0,0,36,36,0,1,0,0,0,0
DATA_HANDLE_0/COREUART_0/CUARTIO1/Primitives,119,19,0,0,0,0,0,0,0,0
DATA_HANDLE_0/COREUART_0/CUARTO01/Primitives,44,32,0,0,0,0,0,0,0,0
DATA_HANDLE_0/COREUART_0/CUARTOO1/Primitives,30,19,0,0,0,0,0,0,0,0
DATA_HANDLE_0/COREUART_0/Primitives,1,9,0,0,0,0,0,0,0,0
DATA_HANDLE_0/UART_IF_0/Primitives,31,61,0,0,0,0,0,0,0,0
FCCC_0/Primitives,0,0,0,0,0,0,0,1,3,0
FFT_Im_Buff/Primitives,0,0,36,36,0,1,0,0,0,0
FFT_Re_Buff/Primitives,0,0,36,36,0,1,0,0,0,0
FILTERCONTROL_FSM_0/Primitives,47,32,0,0,0,0,0,0,0,0
FIR_IN_Buff/Primitives,0,0,36,36,0,1,0,0,0,0
FIR_Out_Buff/Primitives,0,0,36,36,0,1,0,0,0,0
OSC_0/Primitives,0,0,0,0,0,0,0,0,0,1
PB_logic_0/Primitives,4,4,0,0,0,0,0,0,1,0
Primitives/Primitives,1,0,0,0,9,0,0,0,1,0
crc_256_pwr_0/Primitives,107,272,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[0].u0/Primitives,0,128,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[0].u0/u0/Primitives,928,33,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[1].u0/Primitives,0,128,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[1].u0/u0/Primitives,926,192,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[2].u0/Primitives,0,128,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[2].u0/u0/Primitives,918,192,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[3].u0/Primitives,0,256,0,0,0,0,0,0,0,0
crc_256_pwr_0/genblk1[3].u0/u0/Primitives,924,192,0,0,0,0,0,0,0,0
led_blink_0/Primitives,32,30,0,0,0,0,0,0,1,0
