"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[5927],{4960:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>i,contentTitle:()=>a,default:()=>u,frontMatter:()=>c,metadata:()=>o,toc:()=>d});const o=JSON.parse('{"id":"projects/project-mcu-datalogger/nets","title":"Schema 5 - Nets","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/nets.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/nets","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/nets","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/09_projects/02_project-mcu-datalogger/nets.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Merge 2-layer Branch to Main","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/merge-2layer-main"},"next":{"title":"Layout 3 - Place Components","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/place-components"}}');var n=r(4848),s=r(8453);const c={},a="Schema 5 - Nets",i={},d=[];function p(e){const t={h1:"h1",header:"header",...(0,s.R)(),...e.components};return(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"schema-5---nets",children:"Schema 5 - Nets"})})}function u(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(p,{...e})}):p(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>c,x:()=>a});var o=r(6540);const n={},s=o.createContext(n);function c(e){const t=o.useContext(s);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:c(e.components),o.createElement(s.Provider,{value:t},e.children)}}}]);