<strong>verilog-nameable-item-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\<\\(begin\\|end\\(?:c\\(?:ase\\|l\\(?:ass\\|ocking\\)\\|onfig\\)\\|function\\|generate\\|interface\\|module\\|p\\(?:\\(?:ackag\\|rimitiv\\)e\\)\\|specify\\|ta\\(?:ble\\|sk\\)\\)?\\|fork\\|join\\(?:_\\(?:any\\|none\\)\\)?\\)\\>"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.