          Arm® Neoverse™ CMN‑700 Coherent Mesh Network                                               Document ID: 102308_0302_07_en
          Technical Reference Manual                                                                                        Issue: 07
                                                                                                                   Programmers model




                         When in CXL1.1 mode, all the registers are considered as memory mapped
                         registers, but this does not have any impact on how these registers are mapped in
                         APB port register address space




          4.2 Register summary
          The register summary tables list the registers in CMN‑700.


          4.2.1 APB register summary
          This section lists the APB registers used in CMN‑700.

          APB register summary
          The following table shows the APB registers in oﬀset order from the base memory address

Table 4-2: APB register summary
Oﬀset         Name                                  Type       Description
16'h0         por_apb_node_info                     RO         4.3.1.1 por_apb_node_info on page 284
16'h80        por_apb_child_info                    RO         4.3.1.2 por_apb_child_info on page 285
16'h980       por_apb_only_access                   RW         4.3.1.3 por_apb_only_access on page 286
16'h988       por-axu-control                       RW         4.3.1.4 por_axu_control on page 287



          4.2.2 CCG_HA register summary
          This section lists the CCG_HA registers used in CMN‑700.

          CCG_HA register summary
          The following table shows the CCG_HA registers in oﬀset order from the base memory address

Table 4-3: CCG_HA register summary
Oﬀset             Name                                           Type Description
16'h0             por_ccg_ha_node_info                           RO     4.3.2.1 por_ccg_ha_node_info on page 289
16'h8             por_ccg_ha_id                                  RW     4.3.2.2 por_ccg_ha_id on page 289
16'h80            por_ccg_ha_child_info                          RO     4.3.2.3 por_ccg_ha_child_info on page 290
16'hA00           por_ccg_ha_cfg_ctl                             RW     4.3.2.4 por_ccg_ha_cfg_ctl on page 291
16'hA08           por_ccg_ha_aux_ctl                             RW     4.3.2.5 por_ccg_ha_aux_ctl on page 292
16'hA10           por_ccg_ha_mpam_control_link0                  RW     4.3.2.6 por_ccg_ha_mpam_control_link0 on page 294
16'hA18           por_ccg_ha_mpam_control_link1                  RW     4.3.2.7 por_ccg_ha_mpam_control_link1 on page 295
16'hA20           por_ccg_ha_mpam_control_link2                  RW     4.3.2.8 por_ccg_ha_mpam_control_link2 on page 297


Oﬀset                Name                                           Type Description
16'h980              por_ccg_ha_secure_register_groups_override RW         4.3.2.9 por_ccg_ha_secure_register_groups_override on page
                                                                           298
16'h900              por_ccg_ha_unit_info                           RO     4.3.2.10 por_ccg_ha_unit_info on page 299
16'h908              por_ccg_ha_unit_info2                          RO     4.3.2.11 por_ccg_ha_unit_info2 on page 300
16'h910              por_ccg_ha_unit_info3                          RO     4.3.2.12 por_ccg_ha_unit_info3 on page 301
16'h1F00             por_ccg_ha_agentid_to_linkid_reg0              RW     4.3.2.13 por_ccg_ha_agentid_to_linkid_reg0 on page 302
16'h1F08             por_ccg_ha_agentid_to_linkid_reg1              RW     4.3.2.14 por_ccg_ha_agentid_to_linkid_reg1 on page 303
16'h1F10             por_ccg_ha_agentid_to_linkid_reg2              RW     4.3.2.15 por_ccg_ha_agentid_to_linkid_reg2 on page 305
16'h1F18             por_ccg_ha_agentid_to_linkid_reg3              RW     4.3.2.16 por_ccg_ha_agentid_to_linkid_reg3 on page 306
16'h1F20             por_ccg_ha_agentid_to_linkid_reg4              RW     4.3.2.17 por_ccg_ha_agentid_to_linkid_reg4 on page 307
16'h1F28             por_ccg_ha_agentid_to_linkid_reg5              RW     4.3.2.18 por_ccg_ha_agentid_to_linkid_reg5 on page 309
16'h1F30             por_ccg_ha_agentid_to_linkid_reg6              RW     4.3.2.19 por_ccg_ha_agentid_to_linkid_reg6 on page 310
16'h1F38             por_ccg_ha_agentid_to_linkid_reg7              RW     4.3.2.20 por_ccg_ha_agentid_to_linkid_reg7 on page 311
16'h1FF8             por_ccg_ha_agentid_to_linkid_val               RW     4.3.2.21 por_ccg_ha_agentid_to_linkid_val on page 313
16'hC00 :            por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 RW          4.3.2.22 por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 on page
16'h13F8                                                                   314
16'h2000             por_ccg_ha_pmu_event_sel                       RW     4.3.2.23 por_ccg_ha_pmu_event_sel on page 315
16'h1C00             por_ccg_ha_cxprtcl_link0_ctl                   RW     4.3.2.24 por_ccg_ha_cxprtcl_link0_ctl on page 317
16'h1C08             por_ccg_ha_cxprtcl_link0_status                RO     4.3.2.25 por_ccg_ha_cxprtcl_link0_status on page 319
16'h1C10             por_ccg_ha_cxprtcl_link1_ctl                   RW     4.3.2.26 por_ccg_ha_cxprtcl_link1_ctl on page 320
16'h1C18             por_ccg_ha_cxprtcl_link1_status                RO     4.3.2.27 por_ccg_ha_cxprtcl_link1_status on page 323
16'h1C20             por_ccg_ha_cxprtcl_link2_ctl                   RW     4.3.2.28 por_ccg_ha_cxprtcl_link2_ctl on page 324
16'h1C28             por_ccg_ha_cxprtcl_link2_status                RO     4.3.2.29 por_ccg_ha_cxprtcl_link2_status on page 326



            4.2.3 CCG_RA register summary
            This section lists the CCG_RA registers used in CMN‑700.

            CCG_RA register summary
            The following table shows the CCG_RA registers in oﬀset order from the base memory address

Table 4-4: CCG_RA register summary
Oﬀset       Name                                                          Type Description
16'h0       por_ccg_ra_node_info                                          RO    4.3.3.1 por_ccg_ra_node_info on page 328
16'h80      por_ccg_ra_child_info                                         RO    4.3.3.2 por_ccg_ra_child_info on page 329
16'h980     por_ccg_ra_secure_register_groups_override                    RW    4.3.3.3 por_ccg_ra_secure_register_groups_override on
                                                                                page 330
16'h900     por_ccg_ra_unit_info                                          RO    4.3.3.4 por_ccg_ra_unit_info on page 331
16'hA00     por_ccg_ra_cfg_ctl                                            RW    4.3.3.5 por_ccg_ra_cfg_ctl on page 332
16'hA08     por_ccg_ra_aux_ctl                                            RW    4.3.3.6 por_ccg_ra_aux_ctl on page 334
16'hA18     por_ccg_ra_cbusy_limit_ctl                                    RW    4.3.3.7 por_ccg_ra_cbusy_limit_ctl on page 337


Oﬀset     Name                                                         Type Description
16'hC00 : por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex                      RW    4.3.3.8 por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex on
16'hC38                                                                      page 338
16'hD00   por_ccg_ra_agentid_to_linkid_val                             RW    4.3.3.9 por_ccg_ra_agentid_to_linkid_val on page 339
16'hD10 : por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex                RW    4.3.3.10 por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex
16'hD48                                                                      on page 340
16'hE00 : por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex RW            4.3.3.11
16'hEF8                                                                      por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex
                                                                             on page 341
16'hF00 : por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex            RW    4.3.3.12
16'hFF8                                                                      por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex on
                                                                             page 342
16'h1000 : por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex RW           4.3.3.13
16'h13F8                                                                     por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex
                                                                             on page 343
16'h1400 : por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex            RW    4.3.3.14
16'h1478                                                                     por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex on
                                                                             page 345
16'h1480 : por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex              RW    4.3.3.15
16'h1480                                                                     por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex on
                                                                             page 346
16'h1500 : por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex RW          4.3.3.16
16'h18F8                                                                     por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex
                                                                             on page 347
16'h2000 por_ccg_ra_pmu_event_sel                                      RW    4.3.3.17 por_ccg_ra_pmu_event_sel on page 348
16'h1C00 por_ccg_ra_ccprtcl_link0_ctl                                  RW    4.3.3.18 por_ccg_ra_ccprtcl_link0_ctl on page 350
16'h1C08 por_ccg_ra_ccprtcl_link0_status                               RO    4.3.3.19 por_ccg_ra_ccprtcl_link0_status on page 353
16'h1C10 por_ccg_ra_ccprtcl_link1_ctl                                  RW    4.3.3.20 por_ccg_ra_ccprtcl_link1_ctl on page 354
16'h1C18 por_ccg_ra_ccprtcl_link1_status                               RO    4.3.3.21 por_ccg_ra_ccprtcl_link1_status on page 357
16'h1C20 por_ccg_ra_ccprtcl_link2_ctl                                  RW    4.3.3.22 por_ccg_ra_ccprtcl_link2_ctl on page 358
16'h1C28 por_ccg_ra_ccprtcl_link2_status                               RO    4.3.3.23 por_ccg_ra_ccprtcl_link2_status on page 361



           4.2.4 CCLA register summary
           This section lists the CCLA registers used in CMN‑700.

           CCLA register summary
           The following table shows the CCLA registers in oﬀset order from the base memory address

Table 4-5: CCLA register summary
Oﬀset     Name                                             Type Description
16'h0     por_ccla_node_info                               RO     4.3.4.1 por_ccla_node_info on page 363
16'h80    por_ccla_child_info                              RO     4.3.4.2 por_ccla_child_info on page 364
16'h988   por_ccla_secure_register_groups_override         RW     4.3.4.3 por_ccla_secure_register_groups_override on page 365
16'h910   por_ccla_unit_info                               RO     4.3.4.4 por_ccla_unit_info on page 366


16'hB00   por_ccla_cfg_ctl                                 RW     4.3.4.5 por_ccla_cfg_ctl on page 367
16'hB08   por_ccla_aux_ctl                                 RW     4.3.4.6 por_ccla_aux_ctl on page 369
16'hC00   por_ccla_ccix_prop_capabilities                  RO     4.3.4.7 por_ccla_ccix_prop_capabilities on page 370
16'hC08   por_ccla_cxs_attr_capabilities                   RO     4.3.4.8 por_ccla_cxs_attr_capabilities on page 372
16'hD00   por_ccla_permsg_pyld_0_63                        RW     4.3.4.9 por_ccla_permsg_pyld_0_63 on page 374
16'hD08   por_ccla_permsg_pyld_64_127                      RW     4.3.4.10 por_ccla_permsg_pyld_64_127 on page 374
16'hD10   por_ccla_permsg_pyld_128_191                     RW     4.3.4.11 por_ccla_permsg_pyld_128_191 on page 375
16'hD18   por_ccla_permsg_pyld_192_255                     RW     4.3.4.12 por_ccla_permsg_pyld_192_255 on page 376
16'hD20   por_ccla_permsg_ctl                              RW     4.3.4.13 por_ccla_permsg_ctl on page 377
16'hD28   por_ccla_err_agent_id                            RW     4.3.4.14 por_ccla_err_agent_id on page 378
16'hD30   por_ccla_agentid_to_portid_reg0                  RW     4.3.4.15 por_ccla_agentid_to_portid_reg0 on page 379
16'hD38   por_ccla_agentid_to_portid_reg1                  RW     4.3.4.16 por_ccla_agentid_to_portid_reg1 on page 380
16'hD40   por_ccla_agentid_to_portid_reg2                  RW     4.3.4.17 por_ccla_agentid_to_portid_reg2 on page 382
16'hD48   por_ccla_agentid_to_portid_reg3                  RW     4.3.4.18 por_ccla_agentid_to_portid_reg3 on page 383
16'hD50   por_ccla_agentid_to_portid_reg4                  RW     4.3.4.19 por_ccla_agentid_to_portid_reg4 on page 384
16'hD58   por_ccla_agentid_to_portid_reg5                  RW     4.3.4.20 por_ccla_agentid_to_portid_reg5 on page 386
16'hD60   por_ccla_agentid_to_portid_reg6                  RW     4.3.4.21 por_ccla_agentid_to_portid_reg6 on page 387
16'hD68   por_ccla_agentid_to_portid_reg7                  RW     4.3.4.22 por_ccla_agentid_to_portid_reg7 on page 388
16'hD70   por_ccla_agentid_to_portid_val                   RW     4.3.4.23 por_ccla_agentid_to_portid_val on page 390
16'hD78   por_ccla_portfwd_en                              RW     4.3.4.24 por_ccla_portfwd_en on page 391
16'hD80   por_ccla_portfwd_status                          RO     4.3.4.25 por_ccla_portfwd_status on page 391
16'hD88   por_ccla_portfwd_req                             RW     4.3.4.26 por_ccla_portfwd_req on page 392
16'hD90   por_ccla_linkid_to_hops                          RW     4.3.4.27 por_ccla_linkid_to_hops on page 393
16'hE00   por_ccla_cxl_link_rx_credit_ctl                  RW     4.3.4.28 por_ccla_cxl_link_rx_credit_ctl on page 394
16'hE08   por_ccla_cxl_link_rx_credit_return_stat          RO     4.3.4.29 por_ccla_cxl_link_rx_credit_return_stat on page 395
16'hE10   por_ccla_cxl_link_tx_credit_stat                 RO     4.3.4.30 por_ccla_cxl_link_tx_credit_stat on page 396
16'hE50   por_ccla_cxl_security_policy                     RW     4.3.4.31 por_ccla_cxl_security_policy on page 397
16'hE78   por_ccla_cxl_hdm_decoder_capability              RO     4.3.4.32 por_ccla_cxl_hdm_decoder_capability on page 398
16'hE80   por_ccla_cxl_hdm_decoder_global_control          RW     4.3.4.33 por_ccla_cxl_hdm_decoder_global_control on page 400
16'hE88   por_ccla_cxl_hdm_decoder_0_base_low              RWL 4.3.4.34 por_ccla_cxl_hdm_decoder_0_base_low on page 401
16'hE90   por_ccla_cxl_hdm_decoder_0_base_high             RWL 4.3.4.35 por_ccla_cxl_hdm_decoder_0_base_high on page 402
16'hE98   por_ccla_cxl_hdm_decoder_0_size_low              RWL 4.3.4.36 por_ccla_cxl_hdm_decoder_0_size_low on page 403
16'hEA0   por_ccla_cxl_hdm_decoder_0_size_high             RWL 4.3.4.37 por_ccla_cxl_hdm_decoder_0_size_high on page 404
16'hEA8   por_ccla_cxl_hdm_decoder_0_control               RWL 4.3.4.38 por_ccla_cxl_hdm_decoder_0_control on page 405
16'hEC0   por_ccla_cxl_hdm_decoder_0_dpa_skip_low          RWL 4.3.4.39 por_ccla_cxl_hdm_decoder_0_dpa_skip_low on page 406
16'hEC8   por_ccla_cxl_hdm_decoder_0_dpa_skip_high         RWL 4.3.4.40 por_ccla_cxl_hdm_decoder_0_dpa_skip_high on page 407
16'hED0   por_ccla_snoop_ﬁlter_group_id                    RW     4.3.4.41 por_ccla_snoop_ﬁlter_group_id on page 408
16'hED8   por_ccla_snoop_ﬁlter_eﬀective_size               RW     4.3.4.42 por_ccla_snoop_ﬁlter_eﬀective_size on page 409
16'hEE0   por_ccla_dvsec_cxl_range_1_base_high             RWL 4.3.4.43 por_ccla_dvsec_cxl_range_1_base_high on page 410
16'hEE8   por_ccla_dvsec_cxl_range_1_base_low              RWL 4.3.4.44 por_ccla_dvsec_cxl_range_1_base_low on page 411


Oﬀset     Name                                              Type Description
16'hEF0   por_ccla_dvsec_cxl_range_2_base_high              RWL 4.3.4.45 por_ccla_dvsec_cxl_range_2_base_high on page 412
16'hEF8   por_ccla_dvsec_cxl_range_2_base_low               RWL 4.3.4.46 por_ccla_dvsec_cxl_range_2_base_low on page 413
16'hF00   por_ccla_dvsec_cxl_control                        RWL 4.3.4.47 por_ccla_dvsec_cxl_control on page 414
16'hF08   por_ccla_dvsec_cxl_control2                       RW     4.3.4.48 por_ccla_dvsec_cxl_control2 on page 415
16'hF10   por_ccla_dvsec_cxl_lock                           RW     4.3.4.49 por_ccla_dvsec_cxl_lock on page 417
16'hF18   por_ccla_dvsec_ﬂex_bus_port_control               RW     4.3.4.50 por_ccla_dvsec_ﬂex_bus_port_control on page 418
16'hF40   por_ccla_err_capabilities_control                 RW     4.3.4.51 por_ccla_err_capabilities_control on page 419
16'hF58   por_ccla_IDE_key_refresh_time_control             RW     4.3.4.52 por_ccla_IDE_key_refresh_time_control on page 420
16'hF60   por_ccla_IDE_truncation_transmit_delay_control RW        4.3.4.53 por_ccla_IDE_truncation_transmit_delay_control on page
                                                                   421
16'hF70   por_ccla_ll_to_ull_msg                            RW     4.3.4.54 por_ccla_ll_to_ull_msg on page 422
16'hF80   por_ccla_cxl_timeout_isolation_control            RW     4.3.4.55 por_ccla_cxl_timeout_isolation_control on page 422
16'hF28   por_ccla_root_port_n_security_policy              RW     4.3.4.56 por_ccla_root_port_n_security_policy on page 424
16'hF30   por_ccla_root_port_n_id                           RW     4.3.4.57 por_ccla_root_port_n_id on page 425
16'hE18   por_ccla_cxl_link_layer_defeature                 RW     4.3.4.58 por_ccla_cxl_link_layer_defeature on page 426
16'hE20   por_ccla_ull_ctl                                  RW     4.3.4.59 por_ccla_ull_ctl on page 427
16'hE28   por_ccla_ull_status                               RO     4.3.4.60 por_ccla_ull_status on page 428
16'hE30   por_ccla_cxl_ll_errinject_ctl                     RW     4.3.4.61 por_ccla_cxl_ll_errinject_ctl on page 429
16'hE38   por_ccla_cxl_ll_errinject_stat                    RO     4.3.4.62 por_ccla_cxl_ll_errinject_stat on page 430
16'hE40   por_ccla_cxl_viral_prop_en                        RW     4.3.4.63 por_ccla_cxl_viral_prop_en on page 431
16'h2008 por_ccla_pmu_event_sel                             RW     4.3.4.64 por_ccla_pmu_event_sel on page 432
16'h3000 por_ccla_errfr                                     RO     4.3.4.65 por_ccla_errfr on page 433
16'h3008 por_ccla_errctlr                                   RW     4.3.4.66 por_ccla_errctlr on page 435
16'h3010 por_ccla_errstatus                                 W1C 4.3.4.67 por_ccla_errstatus on page 436
16'h3018 por_ccla_erraddr                                   RW     4.3.4.68 por_ccla_erraddr on page 438
16'h3020 por_ccla_errmisc                                   RW     4.3.4.69 por_ccla_errmisc on page 439
16'h3100 por_ccla_errfr_NS                                  RO     4.3.4.70 por_ccla_errfr_NS on page 440
16'h3108 por_ccla_errctlr_NS                                RW     4.3.4.71 por_ccla_errctlr_NS on page 441
16'h3110 por_ccla_errstatus_NS                              W1C 4.3.4.72 por_ccla_errstatus_NS on page 442
16'h3118 por_ccla_erraddr_NS                                RW     4.3.4.73 por_ccla_erraddr_NS on page 444
16'h3120 por_ccla_errmisc_NS                                RW     4.3.4.74 por_ccla_errmisc_NS on page 445



           4.2.5 Conﬁguration manager register summary
           This section lists the conﬁguration manager registers used in CMN‑700.

           CFGM register summary
           The following table shows the CFGM registers in oﬀset order from the base memory address




Table 4-6: CFGM register summary
Oﬀset                Name                                         Type Description
16'h0                por_cfgm_node_info                           RO    4.3.5.1 por_cfgm_node_info on page 446
16'h8                por_cfgm_periph_id_0_periph_id_1             RO    4.3.5.2 por_cfgm_periph_id_0_periph_id_1 on page 447
16'h10               por_cfgm_periph_id_2_periph_id_3             RO    4.3.5.3 por_cfgm_periph_id_2_periph_id_3 on page 448
16'h18               por_cfgm_periph_id_4_periph_id_5             RO    4.3.5.4 por_cfgm_periph_id_4_periph_id_5 on page 449
16'h20               por_cfgm_periph_id_6_periph_id_7             RO    4.3.5.5 por_cfgm_periph_id_6_periph_id_7 on page 450
16'h28               por_cfgm_component_id_0_component_id_1 RO          4.3.5.6 por_cfgm_component_id_0_component_id_1 on page
                                                                        451
16'h30               por_cfgm_component_id_2_component_id_3 RO          4.3.5.7 por_cfgm_component_id_2_component_id_3 on page
                                                                        452
16'h80               por_cfgm_child_info                          RO    4.3.5.8 por_cfgm_child_info on page 453
16'h980              por_cfgm_secure_access                       RW    4.3.5.9 por_cfgm_secure_access on page 454
16'h988              por_cfgm_secure_register_groups_override     RW    4.3.5.10 por_cfgm_secure_register_groups_override on page
                                                                        455
16'h3000 :           por_cfgm_errgsr_mxp_0-7                      RO    4.3.5.11 por_cfgm_errgsr_mxp_0-7 on page 456
16'h3038
16'h3040 :           por_cfgm_errgsr_mxp_0-7_NS                   RO    4.3.5.12 por_cfgm_errgsr_mxp_0-7_NS on page 457
16'h3078
16'h3080 :           por_cfgm_errgsr_hni_0-7                      RO    4.3.5.13 por_cfgm_errgsr_hni_0-7 on page 458
16'h30B8
16'h30C0 :           por_cfgm_errgsr_hni_0-7_NS                   RO    4.3.5.14 por_cfgm_errgsr_hni_0-7_NS on page 459
16'h30F8
16'h3100 :           por_cfgm_errgsr_hnf_0-7                      RO    4.3.5.15 por_cfgm_errgsr_hnf_0-7 on page 459
16'h3138
16'h3140 :           por_cfgm_errgsr_hnf_0-7_NS                   RO    4.3.5.16 por_cfgm_errgsr_hnf_0-7_NS on page 460
16'h3178
16'h3180 :           por_cfgm_errgsr_sbsx_0-7                     RO    4.3.5.17 por_cfgm_errgsr_sbsx_0-7 on page 461
16'h31B8
16'h31C0 :           por_cfgm_errgsr_sbsx_0-7_NS                  RO    4.3.5.18 por_cfgm_errgsr_sbsx_0-7_NS on page 462
16'h31F8
16'h3200 :           por_cfgm_errgsr_cxg_0-7                      RO    4.3.5.19 por_cfgm_errgsr_cxg_0-7 on page 463
16'h3238
16'h3240 :           por_cfgm_errgsr_cxg_0-7_NS                   RO    4.3.5.20 por_cfgm_errgsr_cxg_0-7_NS on page 464
16'h3278
16'h3280 :           por_cfgm_errgsr_mtsx_0-7                     RO    4.3.5.21 por_cfgm_errgsr_mtsx_0-7 on page 465
16'h32B8
16'h32C0 :           por_cfgm_errgsr_mtsx_0-7_NS                  RO    4.3.5.22 por_cfgm_errgsr_mtsx_0-7_NS on page 466
16'h32F8
16'h3FA8             por_cfgm_errdevaﬀ                            RO    4.3.5.23 por_cfgm_errdevaﬀ on page 467
16'h3FB8             por_cfgm_errdevarch                          RO    4.3.5.24 por_cfgm_errdevarch on page 468
16'h3FC8             por_cfgm_erridr                              RO    4.3.5.25 por_cfgm_erridr on page 469
16'h3FD0             por_cfgm_errpidr45                           RO    4.3.5.26 por_cfgm_errpidr45 on page 470
16'h3FD8             por_cfgm_errpidr67                           RO    4.3.5.27 por_cfgm_errpidr67 on page 471
16'h3FE0             por_cfgm_errpidr01                           RO    4.3.5.28 por_cfgm_errpidr01 on page 472
16'h3FE8             por_cfgm_errpidr23                           RO    4.3.5.29 por_cfgm_errpidr23 on page 473

Oﬀset               Name                                          Type Description
16'h3FF0            por_cfgm_errcidr01                            RO    4.3.5.30 por_cfgm_errcidr01 on page 474
16'h3FF8            por_cfgm_errcidr23                            RO    4.3.5.31 por_cfgm_errcidr23 on page 475
16'h900             por_info_global                               RO    4.3.5.32 por_info_global on page 476
16'h908             por_info_global_1                             RO    4.3.5.33 por_info_global_1 on page 478
16'h1C00            por_ppu_int_enable                            RW    4.3.5.34 por_ppu_int_enable on page 479
16'h1C08            por_ppu_int_enable_1                          RW    4.3.5.35 por_ppu_int_enable_1 on page 480
16'h1C10            por_ppu_int_status                            W1C 4.3.5.36 por_ppu_int_status on page 481
16'h1C18            por_ppu_int_status_1                          W1C 4.3.5.37 por_ppu_int_status_1 on page 482
16'h1C20            por_ppu_qactive_hyst                          RW    4.3.5.38 por_ppu_qactive_hyst on page 483
16'h1C28            por_mpam_s_err_int_status                     W1C 4.3.5.39 por_mpam_s_err_int_status on page 483
16'h1C30            por_mpam_s_err_int_status_1                   W1C 4.3.5.40 por_mpam_s_err_int_status_1 on page 484
16'h1C38            por_mpam_ns_err_int_status                    W1C 4.3.5.41 por_mpam_ns_err_int_status on page 485
16'h1C40            por_mpam_ns_err_int_status_1                  W1C 4.3.5.42 por_mpam_ns_err_int_status_1 on page 486
16'h100 : 16'h8F8   por_cfgm_child_pointer_0-255                  RO    4.3.5.43 por_cfgm_child_pointer_0-255 on page 487



           4.2.6 CXLAPB register summary
           This section lists the CXLAPB registers used in CMN‑700

           CXLAPB register summary
           The following table shows the CXLAPB registers in oﬀset order from the base memory address

Table 4-7: por_cxlapb_cfg register summary
Oﬀset      Name                                              Type Description
16'h1110 por_cxlapb_link_rx_credit_ctl                       RW     4.3.6.1 por_cxlapb_link_rx_credit_ctl on page 488
16'h1118 por_cxlapb_link_rx_credit_return_stat               RO     4.3.6.2 por_cxlapb_link_rx_credit_return_stat on page 489
16'h1120 por_cxlapb_link_tx_credit_stat                      RO     4.3.6.3 por_cxlapb_link_tx_credit_stat on page 490
16'h1060 por_cxlapb_cxl_security_policy                      RW     4.3.6.4 por_cxlapb_cxl_security_policy on page 491
16'h1200 por_cxlapb_cxl_hdm_decoder_capability               RO     4.3.6.5 por_cxlapb_cxl_hdm_decoder_capability on page 492
16'h1204 por_cxlapb_cxl_hdm_decoder_global_control           RW     4.3.6.6 por_cxlapb_cxl_hdm_decoder_global_control on page 494
16'h1210 por_cxlapb_cxl_hdm_decoder_0_base_low               RWL 4.3.6.7 por_cxlapb_cxl_hdm_decoder_0_base_low on page 495
16'h1214 por_cxlapb_cxl_hdm_decoder_0_base_high              RWL 4.3.6.8 por_cxlapb_cxl_hdm_decoder_0_base_high on page 495
16'h1218 por_cxlapb_cxl_hdm_decoder_0_size_low               RWL 4.3.6.9 por_cxlapb_cxl_hdm_decoder_0_size_low on page 496
16'h121C por_cxlapb_cxl_hdm_decoder_0_size_high              RWL 4.3.6.10 por_cxlapb_cxl_hdm_decoder_0_size_high on page 497
16'h1220 por_cxlapb_cxl_hdm_decoder_0_control                RWL 4.3.6.11 por_cxlapb_cxl_hdm_decoder_0_control on page 498
16'h1224 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low           RWL 4.3.6.12 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low on page
                                                                 499
16'h1228 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high          RWL 4.3.6.13 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high on page
                                                                 500
16'h1800 por_cxlapb_snoop_ﬁlter_group_id                     RO     4.3.6.14 por_cxlapb_snoop_ﬁlter_group_id on page 501
16'h1804 por_cxlapb_snoop_ﬁlter_eﬀective_size                RO     4.3.6.15 por_cxlapb_snoop_ﬁlter_eﬀective_size on page 502

Oﬀset      Name                                               Type Description
16'h120    por_cxlapb_dvsec_cxl_range_1_base_high             RWL 4.3.6.16 por_cxlapb_dvsec_cxl_range_1_base_high on page 503
16'h124    por_cxlapb_dvsec_cxl_range_1_base_low              RWL 4.3.6.17 por_cxlapb_dvsec_cxl_range_1_base_low on page 504
16'h130    por_cxlapb_dvsec_cxl_range_2_base_high             RWL 4.3.6.18 por_cxlapb_dvsec_cxl_range_2_base_high on page 505
16'h134    por_cxlapb_dvsec_cxl_range_2_base_low              RWL 4.3.6.19 por_cxlapb_dvsec_cxl_range_2_base_low on page 506
16'h10C    por_cxlapb_dvsec_cxl_control                       RWL 4.3.6.20 por_cxlapb_dvsec_cxl_control on page 507
16'h110    por_cxlapb_dvsec_cxl_control2                      RW     4.3.6.21 por_cxlapb_dvsec_cxl_control2 on page 508
16'h114    por_cxlapb_dvsec_cxl_lock                          RW     4.3.6.22 por_cxlapb_dvsec_cxl_lock on page 509
16'h20C    por_cxlapb_dvsec_ﬂex_bus_port_control              RW     4.3.6.23 por_cxlapb_dvsec_ﬂex_bus_port_control on page 510
16'h1014 por_cxlapb_err_capabilities_control                  RW     4.3.6.24 por_cxlapb_err_capabilities_control on page 511
16'h18     por_cxlapb_IDE_key_refresh_time_control            RW     4.3.6.25 por_cxlapb_IDE_key_refresh_time_control on page 512
16'h24     por_cxlapb_IDE_truncation_transmit_delay_control RW       4.3.6.26 por_cxlapb_IDE_truncation_transmit_delay_control on page
                                                                     513
16'h0      por_cxlapb_ll_to_ull_msg                           RW     4.3.6.27 por_cxlapb_ll_to_ull_msg on page 514
16'h8      por_cxlapb_cxl_timeout_isolation_control           RW     4.3.6.28 por_cxlapb_cxl_timeout_isolation_control on page 515
16'h1130 por_cxlapb_link_layer_defeature                      RW     4.3.6.29 por_cxlapb_link_layer_defeature on page 516



           4.2.7 Debug and trace register summary
           This section lists the debug and trace registers used in CMN‑700.

           DT register summary
           The following table shows the DT registers in oﬀset order from the base memory address

Table 4-8: DT register summary
Oﬀset          Name                                    Type     Description
16'h0          por_dt_node_info                        RO       4.3.7.1 por_dt_node_info on page 517
16'h80         por_dt_child_info                       RO       4.3.7.2 por_dt_child_info on page 518
16'h980        por_dt_secure_access                    RW       4.3.7.3 por_dt_secure_access on page 519
16'hA00        por_dt_dtc_ctl                          RW       4.3.7.4 por_dt_dtc_ctl on page 520
16'hA10        por_dt_trigger_status                   RO       4.3.7.5 por_dt_trigger_status on page 522
16'hA20        por_dt_trigger_status_clr               WO       4.3.7.6 por_dt_trigger_status_clr on page 522
16'hA30        por_dt_trace_control                    RW       4.3.7.7 por_dt_trace_control on page 523
16'hA48        por_dt_traceid                          RW       4.3.7.8 por_dt_traceid on page 524
16'h2000       por_dt_pmevcntAB                        RW       4.3.7.9 por_dt_pmevcntAB on page 525
16'h2010       por_dt_pmevcntCD                        RW       4.3.7.10 por_dt_pmevcntCD on page 526
16'h2020       por_dt_pmevcntEF                        RW       4.3.7.11 por_dt_pmevcntEF on page 527
16'h2030       por_dt_pmevcntGH                        RW       4.3.7.12 por_dt_pmevcntGH on page 528
16'h2040       por_dt_pmccntr                          RW       4.3.7.13 por_dt_pmccntr on page 529
16'h2050       por_dt_pmevcntsrAB                      RW       4.3.7.14 por_dt_pmevcntsrAB on page 529
16'h2060       por_dt_pmevcntsrCD                      RW       4.3.7.15 por_dt_pmevcntsrCD on page 530
16'h2070       por_dt_pmevcntsrEF                      RW       4.3.7.16 por_dt_pmevcntsrEF on page 531

Oﬀset         Name                                     Type     Description
16'h2080      por_dt_pmevcntsrGH                       RW       4.3.7.17 por_dt_pmevcntsrGH on page 532
16'h2090      por_dt_pmccntrsr                         RW       4.3.7.18 por_dt_pmccntrsr on page 533
16'h2100      por_dt_pmcr                              RW       4.3.7.19 por_dt_pmcr on page 534
16'h2118      por_dt_pmovsr                            RO       4.3.7.20 por_dt_pmovsr on page 535
16'h2120      por_dt_pmovsr_clr                        WO       4.3.7.21 por_dt_pmovsr_clr on page 536
16'h2128      por_dt_pmssr                             RO       4.3.7.22 por_dt_pmssr on page 537
16'h2130      por_dt_pmsrr                             WO       4.3.7.23 por_dt_pmsrr on page 538
16'hFA0       por_dt_claim                             RW       4.3.7.24 por_dt_claim on page 538
16'hFA8       por_dt_devaﬀ                             RO       4.3.7.25 por_dt_devaﬀ on page 539
16'hFB0       por_dt_lsr                               RO       4.3.7.26 por_dt_lsr on page 540
16'hFB8       por_dt_authstatus_devarch                RO       4.3.7.27 por_dt_authstatus_devarch on page 541
16'hFC0       por_dt_devid                             RO       4.3.7.28 por_dt_devid on page 542
16'hFC8       por_dt_devtype                           RO       4.3.7.29 por_dt_devtype on page 543
16'hFD0       por_dt_pidr45                            RO       4.3.7.30 por_dt_pidr45 on page 544
16'hFD8       por_dt_pidr67                            RO       4.3.7.31 por_dt_pidr67 on page 545
16'hFE0       por_dt_pidr01                            RO       4.3.7.32 por_dt_pidr01 on page 546
16'hFE8       por_dt_pidr23                            RO       4.3.7.33 por_dt_pidr23 on page 547
16'hFF0       por_dt_cidr01                            RO       4.3.7.34 por_dt_cidr01 on page 548
16'hFF8       por_dt_cidr23                            RO       4.3.7.35 por_dt_cidr23 on page 549



           4.2.8 DN register summary
           This section lists the DN registers used in CMN‑700.

           DN register summary
           The following table shows the DN registers in oﬀset order from the base memory address

Table 4-9: DN register summary
Oﬀset                        Name                                    Type Description
16'h0                        por_dn_node_info                        RO     4.3.8.1 por_dn_node_info on page 550
16'h80                       por_dn_child_info                       RO     4.3.8.2 por_dn_child_info on page 551
16'h900                      por_dn_build_info                       RO     4.3.8.3 por_dn_build_info on page 552
16'h980                      por_dn_secure_register_groups_override RW      4.3.8.4 por_dn_secure_register_groups_override on page
                                                                            553
16'hA00                      por_dn_cfg_ctl                          RW     4.3.8.5 por_dn_cfg_ctl on page 554
16'hA08                      por_dn_aux_ctl                          RW     4.3.8.6 por_dn_aux_ctl on page 555
16'hC00 + #{56*index}        por_dn_vmf0-15_ctrl                     RW     4.3.8.7 por_dn_vmf0-15_ctrl on page 556
16'hC00 + #{56*index + 8} por_dn_vmf0-15_rnf0                        RW     4.3.8.8 por_dn_vmf0-15_rnf0 on page 557
16'hC00 + #{56*index +       por_dn_vmf0-15_rnf1                     RW     4.3.8.9 por_dn_vmf0-15_rnf1 on page 558
16}



Oﬀset                     Name                                    Type Description
16'hC00 + #{56*index +    por_dn_vmf0-15_rnf2                     RW      4.3.8.10 por_dn_vmf0-15_rnf2 on page 559
24}
16'hC00 + #{56*index +    por_dn_vmf0-15_rnf3                     RW      4.3.8.11 por_dn_vmf0-15_rnf3 on page 560
32}
16'hC00 + #{56*index +    por_dn_vmf0-15_rnd0                     RW      4.3.8.12 por_dn_vmf0-15_rnd0 on page 561
40}
16'hC00 + #{56*index +    por_dn_vmf0-15_cxra                     RW      4.3.8.13 por_dn_vmf0-15_cxra on page 562
48}
16'hF80 : 16'hF98         por_dn_domain_rnf0-3                    RW      4.3.8.14 por_dn_domain_rnf0-3 on page 563
16'hFA0                   por_dn_domain_rnd0                      RW      4.3.8.15 por_dn_domain_rnd0 on page 564
16'hFA8                   por_dn_domain_cxra                      RW      4.3.8.16 por_dn_domain_cxra on page 565
16'hFB0 : 16'h1028        por_dn_vmf0-15_rnd1                     RW      4.3.8.17 por_dn_vmf0-15_rnd1 on page 566
16'h1030                  por_dn_domain_rnd1                      RW      4.3.8.18 por_dn_domain_rnd1 on page 567
16'h2000                  por_dn_pmu_event_sel                    RW      4.3.8.19 por_dn_pmu_event_sel on page 568



           4.2.9 HN-F register summary
           This section lists the HN‑F registers used in CMN‑700.

           HN-F register summary
           The following table shows the HN‑F registers in oﬀset order from the base memory address

Table 4-10: HN-F register summary
Oﬀset                Name                                            Type Description
16'h0                cmn_hns_node_info                               RO     4.3.10.1 cmn_hns_node_info on page 599
16'h80               cmn_hns_child_info                              RO     4.3.10.2 cmn_hns_child_info on page 600
16'h980              cmn_hns_secure_register_groups_override         RW     4.3.10.3 cmn_hns_secure_register_groups_override on
                                                                            page 601
16'h900              cmn_hns_unit_info                               RO     4.3.10.4 cmn_hns_unit_info on page 602
16'h908              cmn_hns_unit_info_1                             RO     4.3.10.5 cmn_hns_unit_info_1 on page 605
16'hA00              cmn_hns_cfg_ctl                                 RW     4.3.10.6 cmn_hns_cfg_ctl on page 606
16'hA08              cmn_hns_aux_ctl                                 RW     4.3.10.7 cmn_hns_aux_ctl on page 609
16'hA10              cmn_hns_aux_ctl_1                               RW     4.3.10.8 cmn_hns_aux_ctl_1 on page 613
16'hA18              cmn_hns_cbusy_limit_ctl                         RW     4.3.10.9 cmn_hns_cbusy_limit_ctl on page 616
16'hA20              cmn_hns_txrsp_arb_weight_ctl                    RW     4.3.10.10 cmn_hns_txrsp_arb_weight_ctl on page 617
16'hA28              cmn_hns_cbusy_mode_ctl                          RW     4.3.10.11 cmn_hns_cbusy_mode_ctl on page 618
16'hA30              cmn_hns_lbt_cfg_ctl                             RW     4.3.10.12 cmn_hns_lbt_cfg_ctl on page 620
16'hA38              cmn_hns_lbt_aux_ctl                             RW     4.3.10.13 cmn_hns_lbt_aux_ctl on page 621
16'h1C00             cmn_hns_ppu_pwpr                                RW     4.3.10.14 cmn_hns_ppu_pwpr on page 624
16'h1C08             cmn_hns_ppu_pwsr                                RO     4.3.10.15 cmn_hns_ppu_pwsr on page 625
16'h1C14             cmn_hns_ppu_misr                                RO     4.3.10.16 cmn_hns_ppu_misr on page 627
16'h2BB0             cmn_hns_ppu_idr0                                RO     4.3.10.17 cmn_hns_ppu_idr0 on page 628

16'h2BB4             cmn_hns_ppu_idr1                                RO    4.3.10.18 cmn_hns_ppu_idr1 on page 630
16'h2BC8             cmn_hns_ppu_iidr                                RO    4.3.10.19 cmn_hns_ppu_iidr on page 630
16'h2BCC             cmn_hns_ppu_aidr                                RO    4.3.10.20 cmn_hns_ppu_aidr on page 631
16'h1D00             cmn_hns_ppu_dyn_ret_threshold                   RW    4.3.10.21 cmn_hns_ppu_dyn_ret_threshold on page
                                                                           632
16'hA80              cmn_hns_qos_band                                RO    4.3.10.22 cmn_hns_qos_band on page 633
16'h3000             cmn_hns_errfr                                   RO    4.3.10.23 cmn_hns_errfr on page 635
16'h3008             cmn_hns_errctlr                                 RW    4.3.10.24 cmn_hns_errctlr on page 636
16'h3010             cmn_hns_errstatus                               W1C 4.3.10.25 cmn_hns_errstatus on page 637
16'h3018             cmn_hns_erraddr                                 RW    4.3.10.26 cmn_hns_erraddr on page 639
16'h3020             cmn_hns_errmisc                                 RW    4.3.10.27 cmn_hns_errmisc on page 640
16'h3030             cmn_hns_err_inj                                 RW    4.3.10.28 cmn_hns_err_inj on page 642
16'h3038             cmn_hns_byte_par_err_inj                        WO    4.3.10.29 cmn_hns_byte_par_err_inj on page 643
16'h3100             cmn_hns_errfr_NS                                RO    4.3.10.30 cmn_hns_errfr_NS on page 644
16'h3108             cmn_hns_errctlr_NS                              RW    4.3.10.31 cmn_hns_errctlr_NS on page 645
16'h3110             cmn_hns_errstatus_NS                            W1C 4.3.10.32 cmn_hns_errstatus_NS on page 646
16'h3118             cmn_hns_erraddr_NS                              RW    4.3.10.33 cmn_hns_erraddr_NS on page 648
16'h3120             cmn_hns_errmisc_NS                              RW    4.3.10.34 cmn_hns_errmisc_NS on page 649
16'hC00              cmn_hns_slc_lock_ways                           RW    4.3.10.35 cmn_hns_slc_lock_ways on page 650
16'hC08              cmn_hns_slc_lock_base0                          RW    4.3.10.36 cmn_hns_slc_lock_base0 on page 651
16'hC10              cmn_hns_slc_lock_base1                          RW    4.3.10.37 cmn_hns_slc_lock_base1 on page 652
16'hC18              cmn_hns_slc_lock_base2                          RW    4.3.10.38 cmn_hns_slc_lock_base2 on page 653
16'hC20              cmn_hns_slc_lock_base3                          RW    4.3.10.39 cmn_hns_slc_lock_base3 on page 654
16'hC28              cmn_hns_rni_region_vec                          RW    4.3.10.40 cmn_hns_rni_region_vec on page 655
16'hC30              cmn_hns_rnd_region_vec                          RW    4.3.10.41 cmn_hns_rnd_region_vec on page 656
16'hC38              cmn_hns_rnf_region_vec                          RW    4.3.10.42 cmn_hns_rnf_region_vec on page 657
16'hC40              cmn_hns_rnf_region_vec1                         RW    4.3.10.43 cmn_hns_rnf_region_vec1 on page 658
16'hC48              cmn_hns_slcway_partition0_rnf_vec               RW    4.3.10.44 cmn_hns_slcway_partition0_rnf_vec on page
                                                                           659
16'hC50              cmn_hns_slcway_partition1_rnf_vec               RW    4.3.10.45 cmn_hns_slcway_partition1_rnf_vec on page
                                                                           660
16'hC58              cmn_hns_slcway_partition2_rnf_vec               RW    4.3.10.46 cmn_hns_slcway_partition2_rnf_vec on page
                                                                           661
16'hC60              cmn_hns_slcway_partition3_rnf_vec               RW    4.3.10.47 cmn_hns_slcway_partition3_rnf_vec on page
                                                                           662
16'hCB0              cmn_hns_slcway_partition0_rnf_vec1              RW    4.3.10.48 cmn_hns_slcway_partition0_rnf_vec1 on page
                                                                           663
16'hCB8              cmn_hns_slcway_partition1_rnf_vec1              RW    4.3.10.49 cmn_hns_slcway_partition1_rnf_vec1 on page
                                                                           664
16'hCC0              cmn_hns_slcway_partition2_rnf_vec1              RW    4.3.10.50 cmn_hns_slcway_partition2_rnf_vec1 on page
                                                                           665
16'hCC8              cmn_hns_slcway_partition3_rnf_vec1              RW    4.3.10.51 cmn_hns_slcway_partition3_rnf_vec1 on page
                                                                           666

16'hC68              cmn_hns_slcway_partition0_rni_vec               RW    4.3.10.52 cmn_hns_slcway_partition0_rni_vec on page
                                                                           667
16'hC70              cmn_hns_slcway_partition1_rni_vec               RW    4.3.10.53 cmn_hns_slcway_partition1_rni_vec on page
                                                                           668
16'hC78              cmn_hns_slcway_partition2_rni_vec               RW    4.3.10.54 cmn_hns_slcway_partition2_rni_vec on page
                                                                           669
16'hC80              cmn_hns_slcway_partition3_rni_vec               RW    4.3.10.55 cmn_hns_slcway_partition3_rni_vec on page
                                                                           670
16'hC88              cmn_hns_slcway_partition0_rnd_vec               RW    4.3.10.56 cmn_hns_slcway_partition0_rnd_vec on page
                                                                           671
16'hC90              cmn_hns_slcway_partition1_rnd_vec               RW    4.3.10.57 cmn_hns_slcway_partition1_rnd_vec on page
                                                                           672
16'hC98              cmn_hns_slcway_partition2_rnd_vec               RW    4.3.10.58 cmn_hns_slcway_partition2_rnd_vec on page
                                                                           673
16'hCA0              cmn_hns_slcway_partition3_rnd_vec               RW    4.3.10.59 cmn_hns_slcway_partition3_rnd_vec on page
                                                                           674
16'hCA8              cmn_hns_rn_region_lock                          RW    4.3.10.60 cmn_hns_rn_region_lock on page 675
16'hCD0              cmn_hns_sf_cxg_blocked_ways                     RW    4.3.10.61 cmn_hns_sf_cxg_blocked_ways on page 676
16'hCE0              cmn_hns_cxg_ha_metadata_exclusion_list          RW    4.3.10.62 cmn_hns_cxg_ha_metadata_exclusion_list on
                                                                           page 677
16'hCD8              cmn_hns_cxg_ha_smp_exclusion_list               RW    4.3.10.63 cmn_hns_cxg_ha_smp_exclusion_list on page
                                                                           678
16'hCF0              hn_sam_hash_addr_mask_reg                       RW    4.3.10.64 hn_sam_hash_addr_mask_reg on page 679
16'hCF8              hn_sam_region_cmp_addr_mask_reg                 RW    4.3.10.65 hn_sam_region_cmp_addr_mask_reg on page
                                                                           680
16'hD48              cmn_hns_sam_cfg1_def_hashed_region              RW    4.3.10.66 cmn_hns_sam_cfg1_def_hashed_region on page
                                                                           681
16'hD50              cmn_hns_sam_cfg2_def_hashed_region              RW    4.3.10.67 cmn_hns_sam_cfg2_def_hashed_region on page
                                                                           682
16'hD00              cmn_hns_sam_control                             RW    4.3.10.68 cmn_hns_sam_control on page 683
16'hD28              cmn_hns_sam_control2                            RW    4.3.10.69 cmn_hns_sam_control2 on page 685
16'hD08              cmn_hns_sam_memregion0                          RW    4.3.10.70 cmn_hns_sam_memregion0 on page 686
16'hD38              cmn_hns_sam_memregion0_end_addr                 RW    4.3.10.71 cmn_hns_sam_memregion0_end_addr on page
                                                                           687
16'hD10              cmn_hns_sam_memregion1                          RW    4.3.10.72 cmn_hns_sam_memregion1 on page 688
16'hD40              cmn_hns_sam_memregion1_end_addr                 RW    4.3.10.73 cmn_hns_sam_memregion1_end_addr on page
                                                                           689
16'hD18              cmn_hns_sam_sn_properties                       RW    4.3.10.74 cmn_hns_sam_sn_properties on page 690
16'hD20              cmn_hns_sam_6sn_nodeid                          RW    4.3.10.75 cmn_hns_sam_6sn_nodeid on page 693
16'hCE8              cmn_hns_sam_sn_properties1                      RW    4.3.10.76 cmn_hns_sam_sn_properties1 on page 695
16'hD30              cmn_hns_sam_sn_properties2                      RW    4.3.10.77 cmn_hns_sam_sn_properties2 on page 697
16'hF80 : 16'hFA0    cmn_hns_cml_port_aggr_grp0-4_add_mask           RW    4.3.10.78 cmn_hns_cml_port_aggr_grp0-4_add_mask on
                                                                           page 699
16'h6028 : 16'h60F8 cmn_hns_cml_port_aggr_grp5-31_add_mask           RW    4.3.10.79 cmn_hns_cml_port_aggr_grp5-31_add_mask on
                                                                           page 700


{0-1} 16'hFB0 :      cmn_hns_cml_port_aggr_grp_reg0-12               RW    4.3.10.80 cmn_hns_cml_port_aggr_grp_reg0-12 on page
16'hFB8                                                                    701
{2-12} 16'h6110 : 16'h6160 
16'hFD0              cmn_hns_cml_port_aggr_ctrl_reg                  RW    4.3.10.81 cmn_hns_cml_port_aggr_ctrl_reg on page 702
16'h6208 : 16'h6230 cmn_hns_cml_port_aggr_ctrl_reg1-6                RW    4.3.10.82 cmn_hns_cml_port_aggr_ctrl_reg1-6 on page
                                                                           704
16'hF50              cmn_hns_abf_lo_addr                             RW    4.3.10.83 cmn_hns_abf_lo_addr on page 707
16'hF58              cmn_hns_abf_hi_addr                             RW    4.3.10.84 cmn_hns_abf_hi_addr on page 708
16'hF60              cmn_hns_abf_pr                                  RW    4.3.10.85 cmn_hns_abf_pr on page 709
16'hF68              cmn_hns_abf_sr                                  RO    4.3.10.86 cmn_hns_abf_sr on page 710
16'h1000             cmn_hns_cbusy_write_limit_ctl                   RW    4.3.10.87 cmn_hns_cbusy_write_limit_ctl on page 711
16'h1008             cmn_hns_cbusy_resp_ctl                          RW    4.3.10.88 cmn_hns_cbusy_resp_ctl on page 712
16'h1010             cmn_hns_cbusy_sn_ctl                            RW    4.3.10.89 cmn_hns_cbusy_sn_ctl on page 714
16'h1018             cmn_hns_lbt_cbusy_ctl                           RW    4.3.10.90 cmn_hns_lbt_cbusy_ctl on page 715
16'h1020             cmn_hns_pocq_alloc_class_dedicated              RW    4.3.10.91 cmn_hns_pocq_alloc_class_dedicated on page
                                                                           716
16'h1028             cmn_hns_pocq_alloc_class_max_allowed            RW    4.3.10.92 cmn_hns_pocq_alloc_class_max_allowed on
                                                                           page 718
16'h1030             cmn_hns_pocq_alloc_class_contended_min          RW    4.3.10.93 cmn_hns_pocq_alloc_class_contended_min on
                                                                           page 719
16'h1038             cmn_hns_pocq_alloc_misc_max_allowed             RW    4.3.10.94 cmn_hns_pocq_alloc_misc_max_allowed on
                                                                           page 720
16'h1040             cmn_hns_class_ctl                               RW    4.3.10.95 cmn_hns_class_ctl on page 721
16'h1048             cmn_hns_pocq_qos_class_ctl                      RW    4.3.10.96 cmn_hns_pocq_qos_class_ctl on page 722
16'h1050             cmn_hns_class_pocq_arb_weight_ctl               RW    4.3.10.97 cmn_hns_class_pocq_arb_weight_ctl on page
                                                                           723
16'h1058             cmn_hns_class_retry_weight_ctl                  RW    4.3.10.98 cmn_hns_class_retry_weight_ctl on page 724
16'h1060             cmn_hns_pocq_misc_retry_weight_ctl              RW    4.3.10.99 cmn_hns_pocq_misc_retry_weight_ctl on page
                                                                           725
16'hFE0              cmn_hns_partner_scratch_reg0                    RW    4.3.10.100 cmn_hns_partner_scratch_reg0 on page 727
16'hFE8              cmn_hns_partner_scratch_reg1                    RW    4.3.10.101 cmn_hns_partner_scratch_reg1 on page 728
16'hB80              cmn_hns_cfg_slcsf_dbgrd                         WO    4.3.10.102 cmn_hns_cfg_slcsf_dbgrd on page 729
16'hB88              cmn_hns_slc_cache_access_slc_tag                RO    4.3.10.103 cmn_hns_slc_cache_access_slc_tag on page
                                                                           730
16'hB90              cmn_hns_slc_cache_access_slc_tag1               RO    4.3.10.104 cmn_hns_slc_cache_access_slc_tag1 on page
                                                                           731
16'hB98              cmn_hns_slc_cache_access_slc_data               RO    4.3.10.105 cmn_hns_slc_cache_access_slc_data on page
                                                                           732
16'hBC0              cmn_hns_slc_cache_access_slc_mte_tag            RO    4.3.10.106 cmn_hns_slc_cache_access_slc_mte_tag on
                                                                           page 733
16'hBA0              cmn_hns_slc_cache_access_sf_tag                 RO    4.3.10.107 cmn_hns_slc_cache_access_sf_tag on page
                                                                           734
16'hBA8              cmn_hns_slc_cache_access_sf_tag1                RO    4.3.10.108 cmn_hns_slc_cache_access_sf_tag1 on page
                                                                           735

Oﬀset                   Name                                            Type Description
16'hBB0                 cmn_hns_slc_cache_access_sf_tag2                RO    4.3.10.109 cmn_hns_slc_cache_access_sf_tag2 on page
                                                                              736
16'h2000                cmn_hns_pmu_event_sel                           RW    4.3.10.110 cmn_hns_pmu_event_sel on page 737
16'h2008                cmn_hns_pmu_mpam_sel                            RW    4.3.10.111 cmn_hns_pmu_mpam_sel on page 741
16'h2010 : 16'h2048 cmn_hns_pmu_mpam_pardid_mask0-7                     RW    4.3.10.112 cmn_hns_pmu_mpam_pardid_mask0-7 on
                                                                              page 742
16'h3C00 +              cmn_hns_rn_cluster0-63_physid_reg0              RW    4.3.10.113 cmn_hns_rn_cluster0-63_physid_reg0 on page
#{index}*32                                                                   743
16'h3C00 +              cmn_hns_rn_cluster64-127_physid_reg0            RW    4.3.10.114 cmn_hns_rn_cluster64-127_physid_reg0 on
#{index}*32                                                                   page 746
16'h3C08 +              cmn_hns_rn_cluster0-127_physid_reg1             RW    4.3.10.115 cmn_hns_rn_cluster0-127_physid_reg1 on
#{index}*32                                                                   page 748
16'h3C10 +              cmn_hns_rn_cluster0-127_physid_reg2             RW    4.3.10.116 cmn_hns_rn_cluster0-127_physid_reg2 on
#{index}*32                                                                   page 750
16'h3C18 +              cmn_hns_rn_cluster0-127_physid_reg3             RW    4.3.10.117 cmn_hns_rn_cluster0-127_physid_reg3 on
#{index}*32                                                                   page 752
16'h5010 : 16'h51F8 cmn_hns_sam_nonhash_cfg1_memregion2-63              RW    4.3.10.118 cmn_hns_sam_nonhash_cfg1_memregion2-63
                                                                              on page 754
16'h5210 : 16'h53F8 cmn_hns_sam_nonhash_cfg2_memregion2-63              RW    4.3.10.119 cmn_hns_sam_nonhash_cfg2_memregion2-63
                                                                              on page 755
16'h5400 : 16'h5478 cmn_hns_sam_htg_cfg1_memregion0-15                  RW    4.3.10.120 cmn_hns_sam_htg_cfg1_memregion0-15 on
                                                                              page 756
16'h5480 : 16'h54F8 cmn_hns_sam_htg_cfg2_memregion0-15                  RW    4.3.10.121 cmn_hns_sam_htg_cfg2_memregion0-15 on
                                                                              page 758
16'h5500 : 16'h5578 cmn_hns_sam_htg_cfg3_memregion0-15                  RW    4.3.10.122 cmn_hns_sam_htg_cfg3_memregion0-15 on
                                                                              page 759
16'h5600 : 16'h5678 cmn_hns_sam_htg_sn_nodeid_reg0-15                   RW    4.3.10.123 cmn_hns_sam_htg_sn_nodeid_reg0-15 on
                                                                              page 761
16'h5680 : 16'h56F8 cmn_hns_sam_htg_sn_attr0-15                         RW    4.3.10.124 cmn_hns_sam_htg_sn_attr0-15 on page 762
16'h5700 : 16'h5718 cmn_hns_sam_ccg_sa_nodeid_reg0-3                    RW    4.3.10.125 cmn_hns_sam_ccg_sa_nodeid_reg0-3 on page
                                                                              766
16'h5740 : 16'h5758 cmn_hns_sam_ccg_sa_attr0-3                          RW    4.3.10.126 cmn_hns_sam_ccg_sa_attr0-3 on page 767
16'h5780 : 16'h57B8 hns_generic_regs0-7                                 RW    4.3.10.127 hns_generic_regs0-7 on page 771
16'h5900                cmn_hns_pa2setaddr_slc                          RW    4.3.10.128 cmn_hns_pa2setaddr_slc on page 772
16'h5908                cmn_hns_pa2setaddr_sf                           RW    4.3.10.129 cmn_hns_pa2setaddr_sf on page 776
16'h5910                cmn_hns_pa2setaddr_ﬂex_slc                      RW    4.3.10.130 cmn_hns_pa2setaddr_ﬂex_slc on page 780
16'h5918                cmn_hns_pa2setaddr_ﬂex_sf                       RW    4.3.10.131 cmn_hns_pa2setaddr_ﬂex_sf on page 781
16'h7000 : 16'h70F8 lcn_hashed_tgt_grp_cfg1_region0-31                  RW    4.3.10.132 lcn_hashed_tgt_grp_cfg1_region0-31 on page
                                                                              782
16'h7100 : 16'h71F8 lcn_hashed_tgt_grp_cfg2_region0-31                  RW    4.3.10.133 lcn_hashed_tgt_grp_cfg2_region0-31 on page
                                                                              784
16'h7200 : 16'h72F8 lcn_hashed_target_grp_secondary_cfg1_reg0-31 RW           4.3.10.134
                                                                              lcn_hashed_target_grp_secondary_cfg1_reg0-31 on page
                                                                              785




16'h7300 : 16'h73F8 lcn_hashed_target_grp_secondary_cfg2_reg0-31 RW        4.3.10.135
                                                                           lcn_hashed_target_grp_secondary_cfg2_reg0-31 on page
                                                                           787
16'h7400 : 16'h74F8 lcn_hashed_target_grp_hash_cntl_reg0-31          RW    4.3.10.136 lcn_hashed_target_grp_hash_cntl_reg0-31 on
                                                                           page 788
16'h7500 : 16'h7518 lcn_hashed_target_group_hn_count_reg0-3          RW    4.3.10.137 lcn_hashed_target_group_hn_count_reg0-3 on
                                                                           page 790
16'h7520 : 16'h7558 lcn_hashed_target_grp_cal_mode_reg0-7            RW    4.3.10.138 lcn_hashed_target_grp_cal_mode_reg0-7 on
                                                                           page 791
16'h7560 : 16'h7568 lcn_hashed_target_grp_hnf_cpa_en_reg0-1          RW    4.3.10.139 lcn_hashed_target_grp_hnf_cpa_en_reg0-1 on
                                                                           page 793
16'h7580 : 16'h75F8 lcn_hashed_target_grp_cpag_perhnf_reg0-15        RW    4.3.10.140 lcn_hashed_target_grp_cpag_perhnf_reg0-15
                                                                           on page 794
16'h7700 : 16'h77F8 lcn_hashed_target_grp_compact_cpag_ctrl0-31      RW    4.3.10.141 lcn_hashed_target_grp_compact_cpag_ctrl0-31
                                                                           on page 796
16'h7800 : 16'h78F8 lcn_hashed_target_grp_compact_hash_ctrl0-31      RW    4.3.10.142 lcn_hashed_target_grp_compact_hash_ctrl0-31
                                                                           on page 797



           4.2.10 HN-F MPAM_NS register summary
           This section lists the HN‑F MPAM_NS registers used in CMN‑700.

           HNF_MPAM_NS register summary
           The following table shows the HNF_MPAM_NS registers in oﬀset order from the base memory
           address

Table 4-11: HNF_MPAM_NS register summary
Oﬀset      Name                                      Type    Description
16'h0      cmn_hns_mpam_ns_node_info                 RO      4.3.11.1 cmn_hns_mpam_ns_node_info on page 799
16'h80     cmn_hns_mpam_ns_child_info                RO      4.3.11.2 cmn_hns_mpam_ns_child_info on page 800
16'h1000   cmn_hns_mpam_idr                          RO      4.3.11.3 cmn_hns_mpam_idr on page 801
16'h1018   cmn_hns_mpam_iidr                         RO      4.3.11.4 cmn_hns_mpam_iidr on page 802
16'h1020   cmn_hns_mpam_aidr                         RO      4.3.11.5 cmn_hns_mpam_aidr on page 803
16'h1028   cmn_hns_mpam_impl_idr                     RO      4.3.11.6 cmn_hns_mpam_impl_idr on page 804
16'h1030   cmn_hns_mpam_cpor_idr                     RO      4.3.11.7 cmn_hns_mpam_cpor_idr on page 805
16'h1038   cmn_hns_mpam_ccap_idr                     RO      4.3.11.8 cmn_hns_mpam_ccap_idr on page 806
16'h1040   cmn_hns_mpam_mbw_idr                      RO      4.3.11.9 cmn_hns_mpam_mbw_idr on page 807
16'h1048   cmn_hns_mpam_pri_idr                      RO      4.3.11.10 cmn_hns_mpam_pri_idr on page 808
16'h1050   cmn_hns_mpam_partid_nrw_idr               RO      4.3.11.11 cmn_hns_mpam_partid_nrw_idr on page 810
16'h1080   cmn_hns_mpam_msmon_idr                    RO      4.3.11.12 cmn_hns_mpam_msmon_idr on page 811
16'h1088   cmn_hns_mpam_csumon_idr                   RO      4.3.11.13 cmn_hns_mpam_csumon_idr on page 812
16'h1090   cmn_hns_mpam_mbwumon_idr                  RO      4.3.11.14 cmn_hns_mpam_mbwumon_idr on page 813
16'h10F0   cmn_hns_ns_mpam_ecr                       RW      4.3.11.15 cmn_hns_ns_mpam_ecr on page 814


Oﬀset       Name                                     Type    Description
16'h10F8    cmn_hns_ns_mpam_esr                      RW      4.3.11.16 cmn_hns_ns_mpam_esr on page 815
16'h1100    cmn_hns_ns_mpamcfg_part_sel              RW      4.3.11.17 cmn_hns_ns_mpamcfg_part_sel on page 816
16'h1108    cmn_hns_ns_mpamcfg_cmax                  RW      4.3.11.18 cmn_hns_ns_mpamcfg_cmax on page 817
16'h1200    cmn_hns_ns_mpamcfg_mbw_min               RW      4.3.11.19 cmn_hns_ns_mpamcfg_mbw_min on page 818
16'h1208    cmn_hns_ns_mpamcfg_mbw_max               RW      4.3.11.20 cmn_hns_ns_mpamcfg_mbw_max on page 819
16'h1220    cmn_hns_ns_mpamcfg_mbw_winwd             RW      4.3.11.21 cmn_hns_ns_mpamcfg_mbw_winwd on page 820
16'h1400    cmn_hns_ns_mpamcfg_pri                   RW      4.3.11.22 cmn_hns_ns_mpamcfg_pri on page 821
16'h1500    cmn_hns_ns_mpamcfg_mbw_prop              RW      4.3.11.23 cmn_hns_ns_mpamcfg_mbw_prop on page 823
16'h1600    cmn_hns_ns_mpamcfg_intpartid             RW      4.3.11.24 cmn_hns_ns_mpamcfg_intpartid on page 824
16'h1800    cmn_hns_ns_msmon_cfg_mon_sel             RW      4.3.11.25 cmn_hns_ns_msmon_cfg_mon_sel on page 825
16'h1808    cmn_hns_ns_msmon_capt_evnt               RW      4.3.11.26 cmn_hns_ns_msmon_capt_evnt on page 826
16'h1810    cmn_hns_ns_msmon_cfg_csu_ﬂt              RW      4.3.11.27 cmn_hns_ns_msmon_cfg_csu_ﬂt on page 827
16'h1818    cmn_hns_ns_msmon_cfg_csu_ctl             RW      4.3.11.28 cmn_hns_ns_msmon_cfg_csu_ctl on page 828
16'h1820    cmn_hns_ns_msmon_cfg_mbwu_ﬂt             RW      4.3.11.29 cmn_hns_ns_msmon_cfg_mbwu_ﬂt on page 830
16'h1828    cmn_hns_ns_msmon_cfg_mbwu_ctl            RW      4.3.11.30 cmn_hns_ns_msmon_cfg_mbwu_ctl on page 831
16'h1840    cmn_hns_ns_msmon_csu                     RW      4.3.11.31 cmn_hns_ns_msmon_csu on page 833
16'h1848    cmn_hns_ns_msmon_csu_capture             RW      4.3.11.32 cmn_hns_ns_msmon_csu_capture on page 834
16'h1860    cmn_hns_ns_msmon_mbwu                    RW      4.3.11.33 cmn_hns_ns_msmon_mbwu on page 835
16'h1868    cmn_hns_ns_msmon_mbwu_capture            RW      4.3.11.34 cmn_hns_ns_msmon_mbwu_capture on page 836
16'h2000    cmn_hns_ns_mpamcfg_cpbm                  RW      4.3.11.35 cmn_hns_ns_mpamcfg_cpbm on page 837



           4.2.11 HN-F MPAM_S register summary
           This section lists the HN‑F MPAM_S registers used in CMN‑700.

           HNF_MPAM_S register summary
           The following table shows the HNF_MPAM_S registers in oﬀset order from the base memory
           address

Table 4-12: HNF_MPAM_S register summary
Oﬀset      Name                                             Type Description
16'h0      cmn_hns_mpam_s_node_info                         RO    4.3.12.1 cmn_hns_mpam_s_node_info on page 838
16'h80     cmn_hns_mpam_s_child_info                        RO    4.3.12.2 cmn_hns_mpam_s_child_info on page 839
16'h980    cmn_hns_mpam_s_secure_register_groups_override RW      4.3.12.3 cmn_hns_mpam_s_secure_register_groups_override on
                                                                  page 840
16'h1000 cmn_hns_s_mpam_idr                                 RO    4.3.12.4 cmn_hns_s_mpam_idr on page 841
16'h1008 cmn_hns_mpam_sidr                                  RO    4.3.12.5 cmn_hns_mpam_sidr on page 842
16'h1018 cmn_hns_s_mpam_iidr                                RO    4.3.12.6 cmn_hns_s_mpam_iidr on page 843
16'h1020 cmn_hns_s_mpam_aidr                                RO    4.3.12.7 cmn_hns_s_mpam_aidr on page 844
16'h1028 cmn_hns_s_mpam_impl_idr                            RO    4.3.12.8 cmn_hns_s_mpam_impl_idr on page 845
16'h1030 cmn_hns_s_mpam_cpor_idr                            RO    4.3.12.9 cmn_hns_s_mpam_cpor_idr on page 846

Oﬀset    Name                                                 Type Description
16'h1038 cmn_hns_s_mpam_ccap_idr                              RO    4.3.12.10 cmn_hns_s_mpam_ccap_idr on page 847
16'h1040 cmn_hns_s_mpam_mbw_idr                               RO    4.3.12.11 cmn_hns_s_mpam_mbw_idr on page 848
16'h1048 cmn_hns_s_mpam_pri_idr                               RO    4.3.12.12 cmn_hns_s_mpam_pri_idr on page 849
16'h1050 cmn_hns_s_mpam_partid_nrw_idr                        RO    4.3.12.13 cmn_hns_s_mpam_partid_nrw_idr on page 851
16'h1080 cmn_hns_s_mpam_msmon_idr                             RO    4.3.12.14 cmn_hns_s_mpam_msmon_idr on page 852
16'h1088 cmn_hns_s_mpam_csumon_idr                            RO    4.3.12.15 cmn_hns_s_mpam_csumon_idr on page 853
16'h1090 cmn_hns_s_mpam_mbwumon_idr                           RO    4.3.12.16 cmn_hns_s_mpam_mbwumon_idr on page 854
16'h10F0 cmn_hns_s_mpam_ecr                                   RW    4.3.12.17 cmn_hns_s_mpam_ecr on page 855
16'h10F8 cmn_hns_s_mpam_esr                                   RW    4.3.12.18 cmn_hns_s_mpam_esr on page 856
16'h1100 cmn_hns_s_mpamcfg_part_sel                           RW    4.3.12.19 cmn_hns_s_mpamcfg_part_sel on page 857
16'h1108 cmn_hns_s_mpamcfg_cmax                               RW    4.3.12.20 cmn_hns_s_mpamcfg_cmax on page 858
16'h1200 cmn_hns_s_mpamcfg_mbw_min                            RW    4.3.12.21 cmn_hns_s_mpamcfg_mbw_min on page 859
16'h1208 cmn_hns_s_mpamcfg_mbw_max                            RW    4.3.12.22 cmn_hns_s_mpamcfg_mbw_max on page 861
16'h1220 cmn_hns_s_mpamcfg_mbw_winwd                          RW    4.3.12.23 cmn_hns_s_mpamcfg_mbw_winwd on page 862
16'h1400 cmn_hns_s_mpamcfg_pri                                RW    4.3.12.24 cmn_hns_s_mpamcfg_pri on page 863
16'h1500 cmn_hns_s_mpamcfg_mbw_prop                           RW    4.3.12.25 cmn_hns_s_mpamcfg_mbw_prop on page 864
16'h1600 cmn_hns_s_mpamcfg_intpartid                          RW    4.3.12.26 cmn_hns_s_mpamcfg_intpartid on page 865
16'h1800 cmn_hns_s_msmon_cfg_mon_sel                          RW    4.3.12.27 cmn_hns_s_msmon_cfg_mon_sel on page 866
16'h1808 cmn_hns_s_msmon_capt_evnt                            RW    4.3.12.28 cmn_hns_s_msmon_capt_evnt on page 867
16'h1810 cmn_hns_s_msmon_cfg_csu_ﬂt                           RW    4.3.12.29 cmn_hns_s_msmon_cfg_csu_ﬂt on page 868
16'h1818 cmn_hns_s_msmon_cfg_csu_ctl                          RW    4.3.12.30 cmn_hns_s_msmon_cfg_csu_ctl on page 870
16'h1820 cmn_hns_s_msmon_cfg_mbwu_ﬂt                          RW    4.3.12.31 cmn_hns_s_msmon_cfg_mbwu_ﬂt on page 872
16'h1828 cmn_hns_s_msmon_cfg_mbwu_ctl                         RW    4.3.12.32 cmn_hns_s_msmon_cfg_mbwu_ctl on page 873
16'h1840 cmn_hns_s_msmon_csu                                  RW    4.3.12.33 cmn_hns_s_msmon_csu on page 875
16'h1848 cmn_hns_s_msmon_csu_capture                          RW    4.3.12.34 cmn_hns_s_msmon_csu_capture on page 876
16'h1860 cmn_hns_s_msmon_mbwu                                 RW    4.3.12.35 cmn_hns_s_msmon_mbwu on page 877
16'h1868 cmn_hns_s_msmon_mbwu_capture                         RW    4.3.12.36 cmn_hns_s_msmon_mbwu_capture on page 878
16'h2000 cmn_hns_s_mpamcfg_cpbm                               RW    4.3.12.37 cmn_hns_s_mpamcfg_cpbm on page 879



          4.2.12 HN‑I register summary
          This section lists the HN‑I registers used in CMN‑700.

          HN‑I register summary
          The following table shows the HN‑I registers in oﬀset order from the base memory address

Table 4-13: HN‑I register summary
Oﬀset     Name                                           Type    Description
16'h0     por_hni_node_info                              RO      4.3.9.1 por_hni_node_info on page 570
16'h80    por_hni_child_info                             RO      4.3.9.2 por_hni_child_info on page 570


Oﬀset      Name                                            Type    Description
16'h980    por_hni_secure_register_groups_override         RW      4.3.9.3 por_hni_secure_register_groups_override on page 571
16'h900    por_hni_unit_info                               RO      4.3.9.4 por_hni_unit_info on page 572
16'h908    por_hni_unit_info_1                             RO      4.3.9.5 por_hni_unit_info_1 on page 574
16'hC00    por_hni_sam_addrregion0_cfg                     RW      4.3.9.6 por_hni_sam_addrregion0_cfg on page 575
16'hC08    por_hni_sam_addrregion1_cfg                     RW      4.3.9.7 por_hni_sam_addrregion1_cfg on page 576
16'hC10    por_hni_sam_addrregion2_cfg                     RW      4.3.9.8 por_hni_sam_addrregion2_cfg on page 578
16'hC18    por_hni_sam_addrregion3_cfg                     RW      4.3.9.9 por_hni_sam_addrregion3_cfg on page 579
16'hA00    por_hni_cfg_ctl                                 RW      4.3.9.10 por_hni_cfg_ctl on page 581
16'hA08    por_hni_aux_ctl                                 RW      4.3.9.11 por_hni_aux_ctl on page 582
16'h3000   por_hni_errfr                                   RO      4.3.9.12 por_hni_errfr on page 583
16'h3008   por_hni_errctlr                                 RW      4.3.9.13 por_hni_errctlr on page 584
16'h3010   por_hni_errstatus                               W1C 4.3.9.14 por_hni_errstatus on page 585
16'h3018   por_hni_erraddr                                 RW      4.3.9.15 por_hni_erraddr on page 587
16'h3020   por_hni_errmisc                                 RW      4.3.9.16 por_hni_errmisc on page 588
16'h3100   por_hni_errfr_NS                                RO      4.3.9.17 por_hni_errfr_NS on page 590
16'h3108   por_hni_errctlr_NS                              RW      4.3.9.18 por_hni_errctlr_NS on page 591
16'h3110   por_hni_errstatus_NS                            W1C 4.3.9.19 por_hni_errstatus_NS on page 592
16'h3118   por_hni_erraddr_NS                              RW      4.3.9.20 por_hni_erraddr_NS on page 594
16'h3120   por_hni_errmisc_NS                              RW      4.3.9.21 por_hni_errmisc_NS on page 595
16'h2000   por_hni_pmu_event_sel                           RW      4.3.9.22 por_hni_pmu_event_sel on page 596
16'h2008   por_hnp_pmu_event_sel                           RW      4.3.9.23 por_hnp_pmu_event_sel on page 598



           4.2.13 MXP register summary
           This section lists the MXP registers used in CMN‑700.

           MXP register summary
           The following table shows the MXP registers in oﬀset order from the base memory address

Table 4-14: MXP register summary
Oﬀset                               Name                                           Type Description
16'h0                               por_mxp_node_info                              RO     4.3.13.1 por_mxp_node_info on page 880
16'h8 : 16'h30                      por_mxp_device_port_connect_info_p0-5          RO     4.3.13.2
                                                                                          por_mxp_device_port_connect_info_p0-5 on
                                                                                          page 881
16'h38                              por_mxp_mesh_port_connect_info_east            RO     4.3.13.3
                                                                                          por_mxp_mesh_port_connect_info_east on
                                                                                          page 883
16'h40                              por_mxp_mesh_port_connect_info_north           RO     4.3.13.4
                                                                                          por_mxp_mesh_port_connect_info_north on
                                                                                          page 884



Oﬀset                            Name                                          Type Description
16'h48 : 16'h70                  por_mxp_device_port_connect_ldid_info_p0-5 RO        4.3.13.5
                                                                                      por_mxp_device_port_connect_ldid_info_p0-5
                                                                                      on page 885
16'h80                           por_mxp_child_info                            RO     4.3.13.6 por_mxp_child_info on page 886
16'h100 : 16'h1F8                por_mxp_child_pointer_0-31                    RO     4.3.13.7 por_mxp_child_pointer_0-31 on page
                                                                                      887
16'h900 + #{16*index}            por_mxp_p0-5_info                             RO     4.3.13.8 por_mxp_p0-5_info on page 888
16'h908 + #{16*index}            por_mxp_p0-5_info_1                           RO     4.3.13.9 por_mxp_p0-5_info_1 on page 889
16'h960                          por_dtm_unit_info                             RO     4.3.13.10 por_dtm_unit_info on page 891
16'h968 : 16'h978                por_dtm_unit_info_dt1-3                       RO     4.3.13.11 por_dtm_unit_info_dt1-3 on page
                                                                                      891
16'h980                          por_mxp_secure_register_groups_override       RW     4.3.13.12
                                                                                      por_mxp_secure_register_groups_override on
                                                                                      page 892
16'hA00                          por_mxp_aux_ctl                               RW     4.3.13.13 por_mxp_aux_ctl on page 894
16'hA08                          por_mxp_device_port_ctl                       RW     4.3.13.14 por_mxp_device_port_ctl on page
                                                                                      894
16'hA10 : 16'hA38                por_mxp_p0-5_mpam_override                    RW     4.3.13.15 por_mxp_p0-5_mpam_override on
                                                                                      page 896
16'hA40 : 16'hA68                por_mxp_p0-5_ldid_override                    RW     4.3.13.16 por_mxp_p0-5_ldid_override on page
                                                                                      897
16'hA80 + #{32*index}            por_mxp_p0-5_qos_control                      RW     4.3.13.17 por_mxp_p0-5_qos_control on page
                                                                                      899
16'hA88 + #{32*index}            por_mxp_p0-5_qos_lat_tgt                      RW     4.3.13.18 por_mxp_p0-5_qos_lat_tgt on page
                                                                                      900
16'hA90 + #{32*index}            por_mxp_p0-5_qos_lat_scale                    RW     4.3.13.19 por_mxp_p0-5_qos_lat_scale on page
                                                                                      901
16'hA98 + #{32*index}            por_mxp_p0-5_qos_lat_range                    RW     4.3.13.20 por_mxp_p0-5_qos_lat_range on
                                                                                      page 902
16'h2000                         por_mxp_pmu_event_sel                         RW     4.3.13.21 por_mxp_pmu_event_sel on page
                                                                                      903
16'h3000                         por_mxp_errfr                                 RO     4.3.13.22 por_mxp_errfr on page 905
16'h3008                         por_mxp_errctlr                               RW     4.3.13.23 por_mxp_errctlr on page 906
16'h3010                         por_mxp_errstatus                             W1C 4.3.13.24 por_mxp_errstatus on page 907
16'h3028                         por_mxp_errmisc                               RW     4.3.13.25 por_mxp_errmisc on page 909
16'h3030 : 16'h3058              por_mxp_p0-5_byte_par_err_inj                 WO     4.3.13.26 por_mxp_p0-5_byte_par_err_inj on
                                                                                      page 911
16'h3100                         por_mxp_errfr_NS                              RO     4.3.13.27 por_mxp_errfr_NS on page 912
16'h3108                         por_mxp_errctlr_NS                            RW     4.3.13.28 por_mxp_errctlr_NS on page 913
16'h3110                         por_mxp_errstatus_NS                          W1C 4.3.13.29 por_mxp_errstatus_NS on page
                                                                                   914
16'h3128                         por_mxp_errmisc_NS                            RW     4.3.13.30 por_mxp_errmisc_NS on page 916
16'h1C00 + #{16*index}           por_mxp_p0-5_syscoreq_ctl                     RW     4.3.13.31 por_mxp_p0-5_syscoreq_ctl on page
                                                                                      918
16'h1C08 + #{16*index}           por_mxp_p0-5_syscoack_status                  RO     4.3.13.32 por_mxp_p0-5_syscoack_status on
                                                                                      page 919

Oﬀset                             Name                                           Type Description
16'h2100                          por_dtm_control                                RW     4.3.13.33 por_dtm_control on page 920
16'h2118                          por_dtm_ﬁfo_entry_ready                        W1C 4.3.13.34 por_dtm_ﬁfo_entry_ready on page
                                                                                     921
16'h2120 + #{24*index}            por_dtm_ﬁfo_entry0-3_0                         RO     4.3.13.35 por_dtm_ﬁfo_entry0-3_0 on page
                                                                                        922
16'h2128 + #{24*index}            por_dtm_ﬁfo_entry0-3_1                         RO     4.3.13.36 por_dtm_ﬁfo_entry0-3_1 on page
                                                                                        923
16'h2130 + #{24*index}            por_dtm_ﬁfo_entry0-3_2                         RO     4.3.13.37 por_dtm_ﬁfo_entry0-3_2 on page
                                                                                        924
16'h21A0 + #{24*index}            por_dtm_wp0-3_conﬁg                            RW     4.3.13.38 por_dtm_wp0-3_conﬁg on page
                                                                                        925
16'h21A8 + #{24*index}            por_dtm_wp0-3_val                              RW     4.3.13.39 por_dtm_wp0-3_val on page 926
16'h21B0 + #{24*index}            por_dtm_wp0-3_mask                             RW     4.3.13.40 por_dtm_wp0-3_mask on page
                                                                                        927
16'h2200                          por_dtm_pmsicr                                 RW     4.3.13.41 por_dtm_pmsicr on page 928
16'h2208                          por_dtm_pmsirr                                 RW     4.3.13.42 por_dtm_pmsirr on page 929
16'h2210                          por_dtm_pmu_conﬁg                              RW     4.3.13.43 por_dtm_pmu_conﬁg on page 930
16'h2220                          por_dtm_pmevcnt                                RW     4.3.13.44 por_dtm_pmevcnt on page 934
16'h2240                          por_dtm_pmevcntsr                              RW     4.3.13.45 por_dtm_pmevcntsr on page 935
16'h2100 + #{512*index}           por_dtm_control_dt1-3                          RW     4.3.13.46 por_dtm_control_dt1-3 on page
                                                                                        935
16'h2118 + #{512*index}           por_dtm_ﬁfo_entry_ready_dt1-3                  W1C 4.3.13.47 por_dtm_ﬁfo_entry_ready_dt1-3 on
                                                                                     page 937
16'h2120 + #{24*(index%4)} +      por_dtm_ﬁfo_entry0-11%4_0_dt(0-11/4)+1         RO     4.3.13.48
#{512*((index/4)+1)}                                                                    por_dtm_ﬁfo_entry0-11%4_0_dt(0-11/4)+1 on
                                                                                        page 938
16'h2128 + #{24*(index%4)} +      por_dtm_ﬁfo_entry0-11%4_1_dt(0-11/4)+1         RO     4.3.13.49
#{512*((index/4)+1)}                                                                    por_dtm_ﬁfo_entry0-11%4_1_dt(0-11/4)+1 on
                                                                                        page 938
16'h2130 + #{24*(index%4)} +      por_dtm_ﬁfo_entry0-11%4_2_dt(0-11/4)+1         RO     4.3.13.50
#{512*((index/4)+1)}                                                                    por_dtm_ﬁfo_entry0-11%4_2_dt(0-11/4)+1 on
                                                                                        page 939
16'h21A0 + #{24*(index%4)} +      por_dtm_wp0-11%4_conﬁg_dt(0-11/4)+1            RW     4.3.13.51
#{512*((index/4)+1)}                                                                    por_dtm_wp0-11%4_conﬁg_dt(0-11/4)+1 on
                                                                                        page 940
16'h21A8 + #{24*(index%4)} +      por_dtm_wp0-11%4_val_dt(0-11/4)+1              RW     4.3.13.52
#{512*((index/4)+1)}                                                                    por_dtm_wp0-11%4_val_dt(0-11/4)+1 on page
                                                                                        941
16'h21B0 + #{24*(index%4)} +      por_dtm_wp0-11%4_mask_dt(0-11/4)+1             RW     4.3.13.53
#{512*((index/4)+1)}                                                                    por_dtm_wp0-11%4_mask_dt(0-11/4)+1 on
                                                                                        page 942
16'h2200 + #{512*index}           por_dtm_pmsicr_dt1-3                           RW     4.3.13.54 por_dtm_pmsicr_dt1-3 on page
                                                                                        943
16'h2208 + #{512*index}           por_dtm_pmsirr_dt1-3                           RW     4.3.13.55 por_dtm_pmsirr_dt1-3 on page
                                                                                        944
16'h2210 + #{512*index}           por_dtm_pmu_conﬁg_dt1-3                        RW     4.3.13.56 por_dtm_pmu_conﬁg_dt1-3 on page
                                                                                        945


16'h2220 + #{512*index}             por_dtm_pmevcnt_dt1-3                          RW     4.3.13.57 por_dtm_pmevcnt_dt1-3 on page
                                                                                          948
16'h2240 + #{512*index}             por_dtm_pmevcntsr_dt1-3                        RW     4.3.13.58 por_dtm_pmevcntsr_dt1-3 on page
                                                                                          949
16'hC00 : 16'hC78                   por_mxp_multi_mesh_chn_sel_0-15                RW     4.3.13.59 por_mxp_multi_mesh_chn_sel_0-15
                                                                                          on page 950
16'hC80                             por_mxp_multi_mesh_chn_ctrl                    RW     4.3.13.60 por_mxp_multi_mesh_chn_ctrl on
                                                                                          page 953
16'hC90 : 16'hCC8                   por_mxp_xy_override_sel_0-7                    RW     4.3.13.61 por_mxp_xy_override_sel_0-7 on
                                                                                          page 954
16'hCD0 + #{32*index}               por_mxp_p0-5_pa2setaddr_slc                    RW     4.3.13.62 por_mxp_p0-5_pa2setaddr_slc on
                                                                                          page 956
16'hCD8 + #{32*index}               por_mxp_p0-5_pa2setaddr_sf                     RW     4.3.13.63 por_mxp_p0-5_pa2setaddr_sf on
                                                                                          page 960
16'hCE0 + #{32*index}               por_mxp_p0-5_pa2setaddr_ﬂex_slc                RW     4.3.13.64 por_mxp_p0-5_pa2setaddr_ﬂex_slc
                                                                                          on page 964
16'hCE8 + #{32*index}               por_mxp_p0-5_pa2setaddr_ﬂex_sf                 RW     4.3.13.65 por_mxp_p0-5_pa2setaddr_ﬂex_sf
                                                                                          on page 965



              4.2.14 RN-D register summary
              This section lists the RN-D registers used in CMN‑700.

              RN-D register summary
              The following table shows the RND registers in oﬀset order from the base memory address

Table 4-15: RN-D register summary
Oﬀset                    Name                                     Type Description
16'h0                    por_rnd_node_info                        RO     4.3.14.1 por_rnd_node_info on page 966
16'h80                   por_rnd_child_info                       RO     4.3.14.2 por_rnd_child_info on page 967
16'h980                  por_rnd_secure_register_groups_override RW      4.3.14.3 por_rnd_secure_register_groups_override on page
                                                                         968
16'h900                  por_rnd_unit_info                        RO     4.3.14.4 por_rnd_unit_info on page 969
16'h908                  por_rnd_unit_info2                       RO     4.3.14.5 por_rnd_unit_info2 on page 970
16'hA00                  por_rnd_cfg_ctl                          RW     4.3.14.6 por_rnd_cfg_ctl on page 971
16'hA08                  por_rnd_aux_ctl                          RW     4.3.14.7 por_rnd_aux_ctl on page 974
16'hA10 : 16'hA20        por_rnd_s0-2_port_control                RW     4.3.14.8 por_rnd_s0-2_port_control on page 977
16'hA28 : 16'hA38        por_rnd_s0-2_mpam_control                RW     4.3.14.9 por_rnd_s0-2_mpam_control on page 979
16'hA80 +                por_rnd_s0-2_qos_control                 RW     4.3.14.10 por_rnd_s0-2_qos_control on page 980
#{index*32}
16'hA88 +                por_rnd_s0-2_qos_lat_tgt                 RW     4.3.14.11 por_rnd_s0-2_qos_lat_tgt on page 982
#{index*32}
16'hA90 +                por_rnd_s0-2_qos_lat_scale               RW     4.3.14.12 por_rnd_s0-2_qos_lat_scale on page 983
#{index*32}


16'hA98 +                por_rnd_s0-2_qos_lat_range               RW     4.3.14.13 por_rnd_s0-2_qos_lat_range on page 984
#{index*32}
16'h2000                 por_rnd_pmu_event_sel                    RW     4.3.14.14 por_rnd_pmu_event_sel on page 985
16'h1C00                 por_rnd_syscoreq_ctl                     RW     4.3.14.15 por_rnd_syscoreq_ctl on page 987
16'h1C08                 por_rnd_syscoack_status                  RO     4.3.14.16 por_rnd_syscoack_status on page 988



              4.2.15 RN-I register summary
              This section lists the RN-I registers used in CMN‑700.

              RN-I register summary
              The following table shows the RNI registers in oﬀset order from the base memory address

Table 4-16: RN-I register summary
Oﬀset                    Name                                     Type Description
16'h0                    por_rni_node_info                        RO     4.3.15.1 por_rni_node_info on page 989
16'h80                   por_rni_child_info                       RO     4.3.15.2 por_rni_child_info on page 990
16'h980                  por_rni_secure_register_groups_override RW      4.3.15.3 por_rni_secure_register_groups_override on page 991
16'h900                  por_rni_unit_info                        RO     4.3.15.4 por_rni_unit_info on page 992
16'h908                  por_rni_unit_info2                       RO     4.3.15.5 por_rni_unit_info2 on page 993
16'hA00                  por_rni_cfg_ctl                          RW     4.3.15.6 por_rni_cfg_ctl on page 994
16'hA08                  por_rni_aux_ctl                          RW     4.3.15.7 por_rni_aux_ctl on page 997
16'hA10 : 16'hA20        por_rni_s0-2_port_control                RW     4.3.15.8 por_rni_s0-2_port_control on page 1000
16'hA28 : 16'hA38        por_rni_s0-2_mpam_control                RW     4.3.15.9 por_rni_s0-2_mpam_control on page 1002
16'hA80 + #{index*32} por_rni_s0-2_qos_control                    RW     4.3.15.10 por_rni_s0-2_qos_control on page 1003
16'hA88 + #{index*32} por_rni_s0-2_qos_lat_tgt                    RW     4.3.15.11 por_rni_s0-2_qos_lat_tgt on page 1005
16'hA90 + #{index*32} por_rni_s0-2_qos_lat_scale                  RW     4.3.15.12 por_rni_s0-2_qos_lat_scale on page 1006
16'hA98 + #{index*32} por_rni_s0-2_qos_lat_range                  RW     4.3.15.13 por_rni_s0-2_qos_lat_range on page 1007
16'h2000                 por_rni_pmu_event_sel                    RW     4.3.15.14 por_rni_pmu_event_sel on page 1008



              4.2.16 RN SAM register summary
              This section lists the RN SAM registers used in CMN‑700.

              RNSAM register summary
              The following table shows the RNSAM registers in oﬀset order from the base memory address

Table 4-17: RNSAM register summary
Oﬀset          Name                                                      Type Description
16'h0          por_rnsam_node_info                                       RO     4.3.16.1 por_rnsam_node_info on page 1010
16'h80         por_rnsam_child_info                                      RO     4.3.16.2 por_rnsam_child_info on page 1011

Oﬀset         Name                                                     Type Description
16'h980       por_rnsam_secure_register_groups_override                RW     4.3.16.3 por_rnsam_secure_register_groups_override on
                                                                              page 1012
16'h900       por_rnsam_unit_info                                      RO     4.3.16.4 por_rnsam_unit_info on page 1013
16'h908       por_rnsam_unit_info1                                     RO     4.3.16.5 por_rnsam_unit_info1 on page 1014
{0-23} 16'hC00 : 16'hCB8; {24-63} 16'h20C0 : 16'h24B8 non_hash_mem_region_reg0-63                              RW     4.3.16.6 non_hash_mem_region_reg0-63 on page 1016
{0-23}        non_hash_mem_region_cfg2_reg0-63                         RW     4.3.16.7 non_hash_mem_region_cfg2_reg0-63 on page
16'hCC0 :                                                                     1018
16'hD78
{24-63}
16'h24C0 : 16'h28D8
16'hD80 :     non_hash_tgt_nodeid0-15                                  RW     4.3.16.8 non_hash_tgt_nodeid0-15 on page 1019
16'hDF8
16'h11A0      cml_port_aggr_mode_ctrl_reg                              RW     4.3.16.9 cml_port_aggr_mode_ctrl_reg on page 1020
{1-3}         cml_port_aggr_mode_ctrl_reg1-6                           RW     4.3.16.10 cml_port_aggr_mode_ctrl_reg1-6 on page
16'h11A8 :                                                                    1021
16'h11B8
{4-6}
16'h2A20 : 16'h2A30
16'hE00 :     sys_cache_grp_region0-3                                  RW     4.3.16.11 sys_cache_grp_region0-3 on page 1024
16'hE18
{4-7}         hashed_tgt_grp_cfg1_region4-31                           RW     4.3.16.12 hashed_tgt_grp_cfg1_region4-31 on page
16'hE20 :                                                                     1025
16'hE38
{8-31}
16'h3040 : 16'h30F8
16'h3100 :    hashed_tgt_grp_cfg2_region0-31                           RW     4.3.16.13 hashed_tgt_grp_cfg2_region0-31 on page
16'h31F8                                                                      1027
16'hE40 :     sys_cache_grp_secondary_reg0-3                           RW     4.3.16.14 sys_cache_grp_secondary_reg0-3 on page
16'hE58                                                                       1028
{4-7}         hashed_target_grp_secondary_cfg1_reg4-31                 RW     4.3.16.15 hashed_target_grp_secondary_cfg1_reg4-31 on
16'hE60 :                                                                     page 1030
16'hE78
{8-31}
16'h3240 : 16'h32F8
16'h3300 :    hashed_target_grp_secondary_cfg2_reg0-31                 RW     4.3.16.16 hashed_target_grp_secondary_cfg2_reg0-31 on
16'h33F8                                                                      page 1032
16'h3400 :    hashed_target_grp_hash_cntl_reg0-31                      RW     4.3.16.17 hashed_target_grp_hash_cntl_reg0-31 on page
16'h34F8                                                                      1033
16'hEA0       sys_cache_group_hn_count                                 RW     4.3.16.18 sys_cache_group_hn_count on page 1035


{1} 16'hEA8 hashed_target_group_hn_count_reg1-3                        RW     4.3.16.19 hashed_target_group_hn_count_reg1-3 on page
                                                                              1036
{2-3}
16'h3710 : 16'h3718
16'hEC0       sys_cache_grp_nonhash_nodeid                             RW     4.3.16.20 sys_cache_grp_nonhash_nodeid on page 1037
{0-5}         hashed_target_grp_nonhash_nodeid_reg1-6                  RW     4.3.16.21 hashed_target_grp_nonhash_nodeid_reg1-6 on
16'hEC8 :                                                                     page 1038
16'hEE8
{6}
16'h3800
16'hF00 :     sys_cache_grp_hn_nodeid_reg0-15                          RW     4.3.16.22 sys_cache_grp_hn_nodeid_reg0-15 on page
16'hF78                                                                       1039
16'hF80 :     hashed_target_grp_hnf_nodeid_reg16-31                    RW     4.3.16.23 hashed_target_grp_hnf_nodeid_reg16-31 on
16'hFF8                                                                       page 1041
16'h3600 :    hashed_target_grp_hnp_nodeid_reg0-15                     RW     4.3.16.24 hashed_target_grp_hnp_nodeid_reg0-15 on
16'h3678                                                                      page 1042
16'h1120      sys_cache_grp_cal_mode_reg                               RW     4.3.16.25 sys_cache_grp_cal_mode_reg on page 1043
{1-3}         hashed_target_grp_cal_mode_reg1-7                        RW     4.3.16.26 hashed_target_grp_cal_mode_reg1-7 on page
16'h1128 :                                                                    1045
16'h1138
{4-7}
16'h37A0 : 16'h37B8
16'h1180      sys_cache_grp_hn_cpa_en_reg                              RW     4.3.16.27 sys_cache_grp_hn_cpa_en_reg on page 1047
16'h1188      hashed_target_grp_hnf_cpa_en_reg1-1                      RW     4.3.16.28 hashed_target_grp_hnf_cpa_en_reg1-1 on page
                                                                              1048
16'h3900 :    hashed_target_grp_cpag_perhnf_reg0-15                    RW     4.3.16.29 hashed_target_grp_cpag_perhnf_reg0-15 on
16'h3978                                                                      page 1049
16'h1190      sys_cache_grp_hn_cpa_grp_reg                             RW     4.3.16.30 sys_cache_grp_hn_cpa_grp_reg on page 1050
{1}           hashed_target_grp_cpa_grp_reg1-7                         RW     4.3.16.31 hashed_target_grp_cpa_grp_reg1-7 on page
16'h1198                                                                      1052
{2-7}
16'h3750 : 16'h3778
16'h37C0 :    hashed_target_grp_hnf_lcn_bound_cfg_reg0-1               RW     4.3.16.32 hashed_target_grp_hnf_lcn_bound_cfg_reg0-1
16'h37C8                                                                      on page 1054
16'h37E0 :    hashed_target_grp_hnf_target_type_override_cfg_reg0-1    RW     4.3.16.33
16'h37E8                                                                      hashed_target_grp_hnf_target_type_override_cfg_reg0-1
                                                                              on page 1054
16'h3A00 :    hashed_target_grp_compact_cpag_ctrl0-31                  RW     4.3.16.34 hashed_target_grp_compact_cpag_ctrl0-31 on
16'h3AF8                                                                      page 1055
16'h3B00 :    hashed_target_grp_compact_hash_ctrl0-31                  RW     4.3.16.35 hashed_target_grp_compact_hash_ctrl0-31 on
16'h3BF8                                                                      page 1057
16'hE80       rnsam_hash_addr_mask_reg                                 RW     4.3.16.36 rnsam_hash_addr_mask_reg on page 1061
16'hE88       rnsam_hash_axi_id_mask_reg                               RW     4.3.16.37 rnsam_hash_axi_id_mask_reg on page 1062
16'hE90       rnsam_region_cmp_addr_mask_reg                           RW     4.3.16.38 rnsam_region_cmp_addr_mask_reg on page
                                                                              1063


Oﬀset         Name                                                      Type Description
{0-5}         cml_port_aggr_grp0-31_add_mask                            RW     4.3.16.39 cml_port_aggr_grp0-31_add_mask on page
16'h11C0 :                                                                     1063
16'h11E8
{6-31}
16'h2B30 : 16'h2BF8
16'h2B00 :    cml_cpag_base_indx_grp0-3                                 RW     4.3.16.40 cml_cpag_base_indx_grp0-3 on page 1064
16'h2B18
{0-2} 16'h11F0 : 16'h1200; {3-12} 16'h2C18 : 16'h2C60 cml_port_aggr_grp_reg0-12                                 RW     4.3.16.41 cml_port_aggr_grp_reg0-12 on page 1066
16'h1208      cml_port_aggr_ctrl_reg                                    RW     4.3.16.42 cml_port_aggr_ctrl_reg on page 1067
16'h1210 :    cml_port_aggr_ctrl_reg1-6                                 RW     4.3.16.43 cml_port_aggr_ctrl_reg1-6 on page 1070
16'h1238
16'hEB0       sys_cache_grp_sn_attr                                     RW     4.3.16.44 sys_cache_grp_sn_attr on page 1073
16'hEB8       sys_cache_grp_sn_attr1                                    RW     4.3.16.45 sys_cache_grp_sn_attr1 on page 1076
16'h1140 :    sys_cache_grp_sn_sam_cfg0-3                               RW     4.3.16.46 sys_cache_grp_sn_sam_cfg0-3 on page 1079
16'h1158
16'h1280 :    sam_qos_mem_region_reg0-15                                RW     4.3.16.47 sam_qos_mem_region_reg0-15 on page 1080
16'h12F8
16'h1340 :    sam_qos_mem_region_cfg2_reg0-15                           RW     4.3.16.48 sam_qos_mem_region_cfg2_reg0-15 on page
16'h13B8                                                                       1082
16'h4000 :    sam_scg0-511/64_prefetch_nonhashed_                       RW     4.3.16.49 sam_scg0-511/64_prefetch_nonhashed_
16'h4FF8      mem_region_cfg1_reg0-511%64                                      mem_region_cfg1_reg0-511%64 on page 1083
16'h5000 :    sam_scg0-511/64_prefetch_nonhashed_                       RW     4.3.16.50 sam_scg0-511/64_prefetch_nonhashed_
16'h5FF8      mem_region_cfg2_reg0-511%64                                      mem_region_cfg2_reg0-511%64 on page 1084
16'h6000 :    sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 RW           4.3.16.51
16'h61F8                                                                       sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8
                                                                               on page 1086
16'h6200 :    sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 RW           4.3.16.52
16'h63F8                                                                       sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8
                                                                               on page 1087
16'h6400 :    sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 RW           4.3.16.53
16'h65F8                                                                       sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8
                                                                               on page 1088
16'h1000 :    sys_cache_grp_sn_nodeid_reg0-31                           RW     4.3.16.54 sys_cache_grp_sn_nodeid_reg0-31 on page
16'h10F8                                                                       1090
16'h1400 :    sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32          RW     4.3.16.55
16'h15F8                                                                       sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32
                                                                               on page 1091
16'h6600 :    sys_cache_grp_hashed_regions_sn_nodeid_reg0-15            RW     4.3.16.56
16'h6678                                                                       sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 on
                                                                               page 1093
16'h1100      rnsam_status                                              RW     4.3.16.57 rnsam_status on page 1094
16'h1108      gic_mem_region_reg                                        RW     4.3.16.58 gic_mem_region_reg on page 1095

Oﬀset         Name                                                         Type Description
16'h1600 :    sam_generic_regs0-7                                          RW     4.3.16.59 sam_generic_regs0-7 on page 1097
16'h1638



             4.2.17 SBSX register summary
             This section lists the SBSX registers used in CMN‑700.

             SBSX register summary
             The following table shows the SBSX registers in oﬀset order from the base memory address

Table 4-18: SBSX register summary
Oﬀset        Name                                            Type Description
16'h0        por_sbsx_node_info                              RO     4.3.17.1 por_sbsx_node_info on page 1098
16'h80       por_sbsx_child_info                             RO     4.3.17.2 por_sbsx_child_info on page 1099
16'h980      por_sbsx_secure_register_groups_override        RW     4.3.17.3 por_sbsx_secure_register_groups_override on page 1100
16'h900      por_sbsx_unit_info                              RO     4.3.17.4 por_sbsx_unit_info on page 1101
16'hA00      por_sbsx_cfg_ctl                                RW     4.3.17.5 por_sbsx_cfg_ctl on page 1102
16'hA08      por_sbsx_aux_ctl                                RW     4.3.17.6 por_sbsx_aux_ctl on page 1104
16'hA18      por_sbsx_cbusy_limit_ctl                        RW     4.3.17.7 por_sbsx_cbusy_limit_ctl on page 1105
16'h3000 por_sbsx_errfr                                      RO     4.3.17.8 por_sbsx_errfr on page 1106
16'h3008 por_sbsx_errctlr                                    RW     4.3.17.9 por_sbsx_errctlr on page 1107
16'h3010 por_sbsx_errstatus                                  W1C 4.3.17.10 por_sbsx_errstatus on page 1108
16'h3018 por_sbsx_erraddr                                    RW     4.3.17.11 por_sbsx_erraddr on page 1110
16'h3020 por_sbsx_errmisc                                    RW     4.3.17.12 por_sbsx_errmisc on page 1111
16'h3100 por_sbsx_errfr_NS                                   RO     4.3.17.13 por_sbsx_errfr_NS on page 1112
16'h3108 por_sbsx_errctlr_NS                                 RW     4.3.17.14 por_sbsx_errctlr_NS on page 1113
16'h3110 por_sbsx_errstatus_NS                               W1C 4.3.17.15 por_sbsx_errstatus_NS on page 1114
16'h3118 por_sbsx_erraddr_NS                                 RW     4.3.17.16 por_sbsx_erraddr_NS on page 1116
16'h3120 por_sbsx_errmisc_NS                                 RW     4.3.17.17 por_sbsx_errmisc_NS on page 1117
16'h2000 por_sbsx_pmu_event_sel                              RW     4.3.17.18 por_sbsx_pmu_event_sel on page 1118




             4.3 Register descriptions
             This section contains register descriptions.


             4.3.1 APB register descriptions
             This section lists the APB registers.



          4.3.1.1 por_apb_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-3: por_apb_node_info

                        63                                                                                        32

                                                                Reserved

                        31                                        16 15                                           0

                                         node_id                                         node_type




Table 4-19: por_apb_node_info attributes
Bits        Name              Description                                         Type      Reset
[63:32]     Reserved          Reserved                                            RO        -
[31:16]     node_id           Component CHI node ID                               RO        Conﬁguration dependent
[15:0]      node_type         CMN-700 node type identiﬁer                         RO        16'h1000



          4.3.1.2 por_apb_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-4: por_apb_child_info

                        63                                                                                         32

                                                                Reserved

                        31                                         16 15                                           0

                                   child_ptr_offset                                    child_count




Table 4-20: por_apb_child_info attributes
Bits      Name               Description                                                                         Type    Reset
[63:32]   Reserved           Reserved                                                                            RO      -
[31:16]   child_ptr_oﬀset    Starting register oﬀset which contains pointers to the child nodes                  RO      16'h0000
[15:0]    child_count        Number of child nodes; used in discovery process                                    RO      16'b0



           4.3.1.3 por_apb_only_access
           Functions as the CMN access control register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980

           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-5: por_apb_only_access

                         63                                                                                               32

                                                                 Reserved

                         31                                                                               4   3   2   1   0

                                                           Reserved

                                                                                      mxp_axu_apb_only                      cmn_apb_o
                                                                                            dmc_apb_only                    nly
                                                                                                                          dsu_apb_onl
                                                                                                                          y



Table 4-21: por_apb_only_access attributes
Bits     Name                   Description                                                                                    Type   Reset
[63:4]   Reserved               Reserved                                                                                       RO     -
[3]      mxp_axu_apb_only       MXP AXI utility bus access by APB only                                                         RW     1'b0

                                1'b0       MXP AXU accessible via CHI/AXI in addition to APB
                                1'b1       MXP AXU accessible only via APB
[2]      dmc_apb_only           DMC AXI utility bus access by APB only                                                         RW     1'b0

                                1'b0       DMC AXU accessible via CHI/AXI in addition to APB
                                1'b1       DMC AXU accessible only via APB
[1]      dsu_apb_only           DSU AXI utility bus access by APB only                                                         RW     1'b0

                                1'b0       DSU AXU accessible via CHI/AXI in addition to APB
                                1'b1       DSU AXU accessible only via APB
[0]      cmn_apb_only           CMN conﬁg access by APB only                                                                   RW     1'b0

                                1'b0       CMN conﬁg accessible via CHI/AXI in addition to APB
                                1'b1       CMN conﬁg accessible only via APB




            4.3.1.4 por_axu_control
            Functions as the CMN AXU interface control register.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h988
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-6: por_axu_control

                         63                                                                                          32

                                                                  Reserved

                         31                                                                                      1   0

                                                                Reserved

                                                                                                                          dsu_apb_i
                                                                                                                          ndicator



Table 4-22: por_axu_control attributes
Bits     Name                 Description                                                                                   Type Reset
[63:1]   Reserved             Reserved                                                                                      RO    -
[0]      dsu_apb_indicator    DSU AxADDRU[23] access indicator enable                                                       RW    1'b0

                              1'b1    AxADDRU[23] will carry source indicator (0: from CHI / 1: from APB)
                              1'b0    AxADDRU[23] behaves as default



            4.3.2 CCG_HA register descriptions
            This section lists the CCG_HA registers.


          4.3.2.1 por_ccg_ha_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-7: por_ccg_ha_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-23: por_ccg_ha_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                               RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0104




           4.3.2.2 por_ccg_ha_id
           Contains the CCIX-assigned HAID.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h8
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-8: por_ccg_ha_id

                       63                                                                                              32

                                                                   Reserved

                       31                                                             10   9                           0

                                                   Reserved                                       ccix_haid




Table 4-24: por_ccg_ha_id attributes
Bits                    Name                            Description                             Type               Reset
[63:10]                 Reserved                        Reserved                                RO                 -
[9:0]                   ccix_haid                       CCIX HAID                               RW                 10'h0



           4.3.2.3 por_ccg_ha_child_info
           Provides component child identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.



           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-9: por_ccg_ha_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-25: por_ccg_ha_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'h0



           4.3.2.4 por_ccg_ha_cfg_ctl
           Functions as the conﬁguration control register. Speciﬁes the current mode.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA00

            Type
                      RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccg_ha_secure_register_groups_override.cfg_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-10: por_ccg_ha_cfg_ctl

                           63                                                                                            32

                                                                     Reserved

                           31                                                                      7   6   5   4     1   0

                                                          Reserved

                                                                                        ns_override                      qos_overr
                                                                                       ns_override_en                    ide_en
                                                                                                                   qos_override



Table 4-26: por_ccg_ha_cfg_ctl attributes
Bits    Name               Description                                                                                         Type Reset
[63:7] Reserved            Reserved                                                                                            RO    -
[6]     ns_override        NS override value                                                                                   RW    1'b0
[5]     ns_override_en     NS override en When set, NS(Non-secure) value on CHI side is driven from NS override value in       RW    1'b0
                           this register
[4:1]   qos_override       QoS override value                                                                                  RW    4'b0
[0]     qos_override_en QoS override en When set, QoS value on CHI side is driven from QoS override value in this              RW    1'b0
                        register



            4.3.2.5 por_ccg_ha_aux_ctl
            Functions as the auxiliary control register for CXHA.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64

           Address oﬀset
                16'hA08
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-11: por_ccg_ha_aux_ctl

                        63                                                                                                   32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15                      7   6   5   4   3   2   1   0

                             Reserved                                           Reserved

               cxl_upd_snpcurr2snpdat                                                                                   cg_disabl
                                     a                                                                                  e
                           earlycomp_dis                                                                             snoop_datar
                disable_cxl_hw_snoopdomain                                                                           et_disable
                                    _reqack                                                                        remote_chia_r
                        cxl_rspvhitv_force_uc                                                                      nf_present
                              max_dat_rspout_msgs                                                               early_compack_e
                                    max_nd_rspout_msgs                                                          n
                                      passive_buf_force_ue                                                    Reserved
                                                                                                           disable_cg_flopen
                                                                                                         disable_chic_dmt
                                                                        snpreq_copyback_haz_en



Table 4-27: por_ccg_ha_aux_ctl attributes
Bits    Name                                  Description                                                                         Type Reset
[63:26] Reserved                              Reserved                                                                            RO   -
[25]    cxl_upd_snpcurr2snpdata               When set, updates SnpCurr to SnpData on CXL.Cache                                   RW   1'b0
[24]    earlycomp_dis                         When set, disables sending early completions for requests                           RW   1'b0
[23]    disable_cxl_hw_snoopdomain_reqack When set, disables CXL Hardware based Snoop domain handshake                            RW   1'b0
[22]    cxl_rspvhitv_force_uc                 When set, forces UC response state for Snoop response on CHI when D2H               RW   1'b0
                                              RspVHitV response is received on CXL




Bits     Name                                  Description                                                                    Type Reset
[21:20] max_dat_rspout_msgs                    Used to conﬁgure the maximum number of response data messages (Read            RW   2'b11
                                               Data) presented to CCLA's packing logic.

                                               2'b00              one message
                                               2'b01              two messages
                                               2'b10              three messages
                                               2'b11              four messages

                                               Note: The max is further limited by max allowed by the given protocol
                                               (CCIX2.0/CXL.mem/CXL.cache)
[19:18] max_nd_rspout_msgs                     Used to conﬁgure the maximum number of non-data response messages              RW   2'b11
                                               (Completions/GO/WritePulls) presented to CCLA's packing logic.

                                               2'b00              one message
                                               2'b01              two messages
                                               2'b10              three messages
                                               2'b11              four messages

                                               Note: The max is further limited by max allowed by the given protocol
                                               (CCIX2.0/CXL.mem/CXL.cache)
[17]     passive_buf_force_ue                  When set, focres all DE's originating in Passive Buﬀer to be reported as UEs   RW   1'b0
[16]     snpreq_copyback_haz_en                When set enables Snoop-CopyBack hazarding at incoming Snoop Request            RW   1'b0
                                               pipe
[15:7]   Reserved                              Reserved                                                                       RO   -
[6]      disable_chic_dmt                      When set disables CHI-C style DMT                                              RW   1'b0
[5]      disable_cg_ﬂopen                      Disables enhanced ﬂop enable control for dynamic power savings                 RW   1'b0
[4]      Reserved                              Reserved                                                                       RO   -
[3]      early_compack_en                      Early CompAck enable; enables sending early CompAck on CCIX for requests RW         1'b1
                                               that require CompAck
[2]      remote_chia_rnf_present               Indicates existence of CHIA RN-F in system; HA uses this indication to send    RW   1'b0
                                               SnpToS or SnpToSC

                                               1'b0    HA converts SnpShared, SnpClean, and SnpNotSharedDirty to
                                                       SnpToSC
                                               1'b1    HA converts SnpShared, SnpClean, and SnpNotSharedDirty to
                                                       SnpToS
[1]      snoop_dataret_disable                 Disables setting data return for CCIX snoop requests for all CHI snoop         RW   1'b0
                                               opcodes
[0]      cg_disable                            Disables clock gating when set                                                 RW   1'b0



            4.3.2.6 por_ccg_ha_mpam_control_link0
            Controls MPAM override values on incoming CCIX Request in non-SMP mode for Link0

            Conﬁgurations
            This register is available in all conﬁgurations.



            Attributes
            Width
                 64
            Address oﬀset
                 16'hA10
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccg_ha_secure_register_groups_override.mpam_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-12: por_ccg_ha_mpam_control_link0

                         63                                                                                            32

                                                                  Reserved

                         31                 25 24 23              17 16                      8   7     5   4   3   1   0

                              Reserved                 Reserved           mpam_partid0

                                                 mpam_pmg0                              Reserved                        mpam_over
                                                                                             mpam_ns0                   ride_en0
                                                                                                                   Reserved



Table 4-28: por_ccg_ha_mpam_control_link0 attributes
Bits     Name                 Description                                                                                    Type Reset
[63:25] Reserved              Reserved                                                                                       RO     -
[24]     mpam_pmg0            MPAM_PMG value                                                                                 RW     1'b0
[23:17] Reserved              Reserved                                                                                       RO     -
[16:8]   mpam_partid0         MPAM_PARTID value                                                                              RW     9'b0
[7:5]    Reserved             Reserved                                                                                       RO     -
[4]      mpam_ns0             MPAM_NS value                                                                                  RW     1'b0
[3:1]    Reserved             Reserved                                                                                       RO     -
[0]      mpam_override_en0 MPAM override en When set, MPAM value on CHI side is driven from MPAM override value              RW     1'b0
                           in this register. Applicable only in non-SMP mode




           4.3.2.7 por_ccg_ha_mpam_control_link1
           Controls MPAM override values on incoming CCIX Request in non-SMP mode for Link1

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA18
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ha_secure_register_groups_override.mpam_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-13: por_ccg_ha_mpam_control_link1

                         63                                                                                            32

                                                                  Reserved

                         31                 25 24 23              17 16                      8   7     5   4   3   1   0

                              Reserved                 Reserved           mpam_partid1

                                                 mpam_pmg1                              Reserved                        mpam_over
                                                                                             mpam_ns1                   ride_en1
                                                                                                                   Reserved



Table 4-29: por_ccg_ha_mpam_control_link1 attributes
Bits     Name                 Description                                                                                    Type Reset
[63:25] Reserved              Reserved                                                                                       RO     -
[24]     mpam_pmg1            MPAM_PMG value                                                                                 RW     1'b0
[23:17] Reserved              Reserved                                                                                       RO     -
[16:8]   mpam_partid1         MPAM_PARTID value                                                                              RW     9'b0
[7:5]    Reserved             Reserved                                                                                       RO     -
[4]      mpam_ns1             MPAM_NS value                                                                                  RW     1'b0

Bits    Name                 Description                                                                                    Type Reset
[3:1]   Reserved             Reserved                                                                                       RO     -
[0]     mpam_override_en1 MPAM override en When set, MPAM value on CHI side is driven from MPAM override value              RW     1'b0
                          in this register. Applicable only in non-SMP mode



           4.3.2.8 por_ccg_ha_mpam_control_link2
           Controls MPAM override values on incoming CCIX Request in non-SMP mode for Link2

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA20
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ha_secure_register_groups_override.mpam_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-14: por_ccg_ha_mpam_control_link2

                        63                                                                                            32

                                                                 Reserved

                        31                 25 24 23              17 16                      8   7     5   4   3   1   0

                             Reserved                 Reserved           mpam_partid2

                                                mpam_pmg2                              Reserved                        mpam_over
                                                                                            mpam_ns2                   ride_en2
                                                                                                                  Reserved




Table 4-30: por_ccg_ha_mpam_control_link2 attributes
Bits     Name               Description                                                                                   Type Reset
[63:25] Reserved            Reserved                                                                                      RO    -
[24]     mpam_pmg2          MPAM_PMG value                                                                                RW    1'b0
[23:17] Reserved            Reserved                                                                                      RO    -
[16:8]   mpam_partid2       MPAM_PARTID value                                                                             RW    9'b0
[7:5]    Reserved           Reserved                                                                                      RO    -
[4]      mpam_ns2           MPAM_NS value                                                                                 RW    1'b0
[3:1]    Reserved           Reserved                                                                                      RO    -
[0]      mpam_override_en2 MPAM override en When set, MPAM value on CHI side is driven from MPAM override value           RW    1'b0
                           in this register. Applicable only in non-SMP mode



            4.3.2.9 por_ccg_ha_secure_register_groups_override
            Allows Non-secure access to predeﬁned groups of Secure registers.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h980
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-15: por_ccg_ha_secure_register_groups_override

                           63                                                                                                32

                                                                    Reserved

                           31                                                                                4   3   2   1   0

                                                              Reserved

                                                                                                    cfg_ctl                    ldid_ctl
                                                                                                      mpam_ctl               linkid_ctl



Table 4-31: por_ccg_ha_secure_register_groups_override attributes
Bits     Name              Description                                                                                           Type   Reset
[63:4]   Reserved          Reserved                                                                                              RO     -
[3]      cfg_ctl           Allows Non-secure access to Secure HA conﬁg control registers                                         RW     1'b0
[2]      mpam_ctl          Allows Non-secure access to Secure HA MPAM override registers                                         RW     1'b0
[1]      linkid_ctl        Allows Non-secure access to Secure HA Link ID registers                                               RW     1'b0
[0]      ldid_ctl          Allows Non-secure access to Secure HA LDID registers                                                  RW     1'b0



          4.3.2.10 por_ccg_ha_unit_info
          Provides component identiﬁcation information for CXHA.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h900
          Type
                      RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-16: por_ccg_ha_unit_info

                          63 62                        54 53                     45 44                        36 35         32

                                                                                     snoop_tracker_depth

                Reserved                                                                                                   snoop_reques
                snoop_compack_hazbuf                                                                                       t_sinkbuffer
                              _depth                                                                                       _depth
                                                                         snoop_databuffer_depth
                          31             26 25                   18 17                       9   8                           0

                                                  wdb_depth                  rdb_depth

                snoop_request_                                                                                  request_tracker_d
                sinkbuffer_dep                                                                                  epth
                            th



Table 4-32: por_ccg_ha_unit_info attributes
Bits     Name                               Description                                                               Type Reset
[63]     Reserved                           Reserved                                                                  RO     -
[62:54] snoop_compack_hazbuf_depth          Depth of CompAck snoop hazard buﬀer                                       RO     Conﬁguration
                                                                                                                             dependent
[53:45] snoop_databuﬀer_depth               Depth of snoop data buﬀer                                                 RO     Conﬁguration
                                                                                                                             dependent
[44:36] snoop_tracker_depth                 Depth of snoop tracker; number of outstanding SNP requests on             RO     Conﬁguration
                                            CCIX                                                                             dependent
[35:26] snoop_request_sinkbuﬀer_depth Depth of snoop request sink buﬀer; number of CHI SNP requests                   RO     Conﬁguration
                                      that can be sunk by CXHA                                                               dependent
[25:18] wdb_depth                           Depth of write data buﬀer                                                 RO     Conﬁguration
                                                                                                                             dependent
[17:9]   rdb_depth                          Depth of read data buﬀer                                                  RO     Conﬁguration
                                                                                                                             dependent
[8:0]    request_tracker_depth              Depth of request tracker                                                  RO     Conﬁguration
                                                                                                                             dependent



            4.3.2.11 por_ccg_ha_unit_info2
            Provides additonal component identiﬁcation information for CXHA.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h908
            Type
                     RO

           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-17: por_ccg_ha_unit_info2

                        63         60 59                          50 49                          40 39                    32

                        Reserved                                          ha_rni_num_rd_bufs

                       ha_rni_num_atomic_bufs                                                                       ha_rni_num_rd_re
                                                                                                                    qs
                        31 30 29                          20 19                         10   9                             0

                                   ha_rni_num_wr_reqs             dat_pass_buff_depth            req_pass_buff_depth

                             ha_rni_num_rd_reqs



Table 4-33: por_ccg_ha_unit_info2 attributes
Bits      Name                             Description                                                   Type   Reset
[63:60]   Reserved                         Reserved                                                      RO     -
[59:50]   ha_rni_num_atomic_bufs           Number of HA_RNI atomic data buﬀers                           RO     Conﬁguration dependent
[49:40]   ha_rni_num_rd_bufs               Number of HA_RNI read data buﬀers                             RO     Conﬁguration dependent
[39:30]   ha_rni_num_rd_reqs               Number of HA_RNI outstanding read requests                    RO     Conﬁguration dependent
[29:20]   ha_rni_num_wr_reqs               Number of HA_RNI outstanding write requests                   RO     Conﬁguration dependent
[19:10]   dat_pass_buﬀ_depth               Depth of DAT Passive Buﬀer                                    RO     Conﬁguration dependent
[9:0]     req_pass_buﬀ_depth               Depth of REQ Passive Buﬀer                                    RO     Conﬁguration dependent



           4.3.2.12 por_ccg_ha_unit_info3
           Provides additonal component identiﬁcation information for CXHA.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h910
           Type
                  RO

           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-18: por_ccg_ha_unit_info3

                        63                                                                                        32

                                                                Reserved

                        31                                                       11 10   9                         0

                                                Reserved

                                                          ha_rni_legacy_decoup_rd                        ha_rni_num_rd_reqs
                                                                                                         _max_per_slice



Table 4-34: por_ccg_ha_unit_info3 attributes
Bits    Name                               Description                                               Type Reset
[63:11] Reserved                           Reserved                                                  RO     -
[10]    ha_rni_legacy_decoup_rd            Legacy decoupled read mode, no read burst propagation     RO     Conﬁguration dependent
[9:0]   ha_rni_num_rd_reqs_max_per_slice   Number of HA_RNI read request entries per slice           RO     Conﬁguration dependent



           4.3.2.13 por_ccg_ha_agentid_to_linkid_reg0
           Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 0 to 7.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1F00
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ha_secure_register_groups_override.linkid_ctl

          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-19: por_ccg_ha_agentid_to_linkid_reg0

                      63              58 57 56 55              50 49 48 47              42 41 40 39                 34 33 32

                           Reserved                 Reserved                 Reserved                    Reserved

                           agent7_linkid                                                                                    agent4_lin
                                                    agent6_linkid                                                           kid
                                                                                                 agent5_linkid
                      31              26 25 24 23              18 17 16 15              10   9   8   7              2   1   0

                           Reserved                 Reserved                 Reserved                    Reserved

                           agent3_linkid                                                                                    agent0_lin
                                                    agent2_linkid                                                           kid
                                                                                                 agent1_linkid



Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes
Bits               Name                                Description                                           Type               Reset
[63:58]            Reserved                            Reserved                                              RO                 -
[57:56]            agent7_linkid                       Speciﬁes Link ID 7                                    RW                 2'h0
[55:50]            Reserved                            Reserved                                              RO                 -
[49:48]            agent6_linkid                       Speciﬁes Link ID 6                                    RW                 2'h0
[47:42]            Reserved                            Reserved                                              RO                 -
[41:40]            agent5_linkid                       Speciﬁes Link ID 5                                    RW                 2'h0
[39:34]            Reserved                            Reserved                                              RO                 -
[33:32]            agent4_linkid                       Speciﬁes Link ID 4                                    RW                 2'h0
[31:26]            Reserved                            Reserved                                              RO                 -
[25:24]            agent3_linkid                       Speciﬁes Link ID 3                                    RW                 2'h0
[23:18]            Reserved                            Reserved                                              RO                 -
[17:16]            agent2_linkid                       Speciﬁes Link ID 2                                    RW                 2'h0
[15:10]            Reserved                            Reserved                                              RO                 -
[9:8]              agent1_linkid                       Speciﬁes Link ID 1                                    RW                 2'h0
[7:2]              Reserved                            Reserved                                              RO                 -
[1:0]              agent0_linkid                       Speciﬁes Link ID 0                                    RW                 2'h0



          4.3.2.14 por_ccg_ha_agentid_to_linkid_reg1
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 8 to 15.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1F08
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-20: por_ccg_ha_agentid_to_linkid_reg1

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent15_linkid                                                                                       agent12_li
                                                     agent14_linkid                                                             nkid
                                                                                                   agent13_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent11_linkid                                                                                       agent8_lin
                                                     agent10_linkid                                                             kid
                                                                                                   agent9_linkid



Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes
Bits              Name                                    Description                                            Type               Reset
[63:58]           Reserved                                Reserved                                               RO                 -
[57:56]           agent15_linkid                          Speciﬁes Link ID 15                                    RW                 2'h0
[55:50]           Reserved                                Reserved                                               RO                 -
[49:48]           agent14_linkid                          Speciﬁes Link ID 14                                    RW                 2'h0
[47:42]           Reserved                                Reserved                                               RO                 -
[41:40]           agent13_linkid                          Speciﬁes Link ID 13                                    RW                 2'h0
[39:34]           Reserved                                Reserved                                               RO                 -
[33:32]           agent12_linkid                          Speciﬁes Link ID 12                                    RW                 2'h0
[31:26]           Reserved                                Reserved                                               RO                 -
[25:24]           agent11_linkid                          Speciﬁes Link ID 11                                    RW                 2'h0
[23:18]           Reserved                                Reserved                                               RO                 -

Bits             Name                                     Description                                            Type               Reset
[17:16]          agent10_linkid                           Speciﬁes Link ID 10                                    RW                 2'h0
[15:10]          Reserved                                 Reserved                                               RO                 -
[9:8]            agent9_linkid                            Speciﬁes Link ID 9                                     RW                 2'h0
[7:2]            Reserved                                 Reserved                                               RO                 -
[1:0]            agent8_linkid                            Speciﬁes Link ID 8                                     RW                 2'h0



          4.3.2.15 por_ccg_ha_agentid_to_linkid_reg2
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 16 to 23.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1F10
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-21: por_ccg_ha_agentid_to_linkid_reg2

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent23_linkid                                                                                       agent20_li
                                                     agent22_linkid                                                             nkid
                                                                                                   agent21_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent19_linkid                                                                                       agent16_li
                                                     agent18_linkid                                                             nkid
                                                                                                   agent17_linkid



Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes
Bits              Name                                Description                                        Type         Reset
[63:58]           Reserved                            Reserved                                           RO           -
[57:56]           agent23_linkid                      Speciﬁes Link ID 23                                RW           2'h0
[55:50]           Reserved                            Reserved                                           RO           -
[49:48]           agent22_linkid                      Speciﬁes Link ID 22                                RW           2'h0
[47:42]           Reserved                            Reserved                                           RO           -
[41:40]           agent21_linkid                      Speciﬁes Link ID 21                                RW           2'h0
[39:34]           Reserved                            Reserved                                           RO           -
[33:32]           agent20_linkid                      Speciﬁes Link ID 20                                RW           2'h0
[31:26]           Reserved                            Reserved                                           RO           -
[25:24]           agent19_linkid                      Speciﬁes Link ID 19                                RW           2'h0
[23:18]           Reserved                            Reserved                                           RO           -
[17:16]           agent18_linkid                      Speciﬁes Link ID 18                                RW           2'h0
[15:10]           Reserved                            Reserved                                           RO           -
[9:8]             agent17_linkid                      Speciﬁes Link ID 17                                RW           2'h0
[7:2]             Reserved                            Reserved                                           RO           -
[1:0]             agent16_linkid                      Speciﬁes Link ID 16                                RW           2'h0



          4.3.2.16 por_ccg_ha_agentid_to_linkid_reg3
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 24 to 31.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1F18
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-22: por_ccg_ha_agentid_to_linkid_reg3

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent31_linkid                                                                                       agent28_li
                                                     agent30_linkid                                                             nkid
                                                                                                   agent29_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent27_linkid                                                                                       agent24_li
                                                     agent26_linkid                                                             nkid
                                                                                                   agent25_linkid



Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes
Bits              Name                                    Description                                            Type               Reset
[63:58]           Reserved                                Reserved                                               RO                 -
[57:56]           agent31_linkid                          Speciﬁes Link ID 31                                    RW                 2'h0
[55:50]           Reserved                                Reserved                                               RO                 -
[49:48]           agent30_linkid                          Speciﬁes Link ID 30                                    RW                 2'h0
[47:42]           Reserved                                Reserved                                               RO                 -
[41:40]           agent29_linkid                          Speciﬁes Link ID 29                                    RW                 2'h0
[39:34]           Reserved                                Reserved                                               RO                 -
[33:32]           agent28_linkid                          Speciﬁes Link ID 28                                    RW                 2'h0
[31:26]           Reserved                                Reserved                                               RO                 -
[25:24]           agent27_linkid                          Speciﬁes Link ID 27                                    RW                 2'h0
[23:18]           Reserved                                Reserved                                               RO                 -
[17:16]           agent26_linkid                          Speciﬁes Link ID 26                                    RW                 2'h0
[15:10]           Reserved                                Reserved                                               RO                 -
[9:8]             agent25_linkid                          Speciﬁes Link ID 25                                    RW                 2'h0
[7:2]             Reserved                                Reserved                                               RO                 -
[1:0]             agent24_linkid                          Speciﬁes Link ID 24                                    RW                 2'h0



          4.3.2.17 por_ccg_ha_agentid_to_linkid_reg4
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 32 to 39.

          Conﬁgurations
          This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h1F20
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-23: por_ccg_ha_agentid_to_linkid_reg4

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent39_linkid                                                                                       agent36_li
                                                     agent38_linkid                                                             nkid
                                                                                                   agent37_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent35_linkid                                                                                       agent32_li
                                                     agent34_linkid                                                             nkid
                                                                                                   agent33_linkid



Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes
Bits              Name                                    Description                                            Type               Reset
[63:58]           Reserved                                Reserved                                               RO                 -
[57:56]           agent39_linkid                          Speciﬁes Link ID 39                                    RW                 2'h0
[55:50]           Reserved                                Reserved                                               RO                 -
[49:48]           agent38_linkid                          Speciﬁes Link ID 38                                    RW                 2'h0
[47:42]           Reserved                                Reserved                                               RO                 -
[41:40]           agent37_linkid                          Speciﬁes Link ID 37                                    RW                 2'h0
[39:34]           Reserved                                Reserved                                               RO                 -
[33:32]           agent36_linkid                          Speciﬁes Link ID 36                                    RW                 2'h0
[31:26]           Reserved                                Reserved                                               RO                 -
[25:24]           agent35_linkid                          Speciﬁes Link ID 35                                    RW                 2'h0
[23:18]           Reserved                                Reserved                                               RO                 -

Bits             Name                                     Description                                            Type               Reset
[17:16]          agent34_linkid                           Speciﬁes Link ID 34                                    RW                 2'h0
[15:10]          Reserved                                 Reserved                                               RO                 -
[9:8]            agent33_linkid                           Speciﬁes Link ID 33                                    RW                 2'h0
[7:2]            Reserved                                 Reserved                                               RO                 -
[1:0]            agent32_linkid                           Speciﬁes Link ID 32                                    RW                 2'h0



          4.3.2.18 por_ccg_ha_agentid_to_linkid_reg5
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 40 to 47.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1F28
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-24: por_ccg_ha_agentid_to_linkid_reg5

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent47_linkid                                                                                       agent44_li
                                                     agent46_linkid                                                             nkid
                                                                                                   agent45_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent43_linkid                                                                                       agent40_li
                                                     agent42_linkid                                                             nkid
                                                                                                   agent41_linkid



Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes
Bits              Name                                Description                                        Type         Reset
[63:58]           Reserved                            Reserved                                           RO           -
[57:56]           agent47_linkid                      Speciﬁes Link ID 47                                RW           2'h0
[55:50]           Reserved                            Reserved                                           RO           -
[49:48]           agent46_linkid                      Speciﬁes Link ID 46                                RW           2'h0
[47:42]           Reserved                            Reserved                                           RO           -
[41:40]           agent45_linkid                      Speciﬁes Link ID 45                                RW           2'h0
[39:34]           Reserved                            Reserved                                           RO           -
[33:32]           agent44_linkid                      Speciﬁes Link ID 44                                RW           2'h0
[31:26]           Reserved                            Reserved                                           RO           -
[25:24]           agent43_linkid                      Speciﬁes Link ID 43                                RW           2'h0
[23:18]           Reserved                            Reserved                                           RO           -
[17:16]           agent42_linkid                      Speciﬁes Link ID 42                                RW           2'h0
[15:10]           Reserved                            Reserved                                           RO           -
[9:8]             agent41_linkid                      Speciﬁes Link ID 41                                RW           2'h0
[7:2]             Reserved                            Reserved                                           RO           -
[1:0]             agent40_linkid                      Speciﬁes Link ID 40                                RW           2'h0



          4.3.2.19 por_ccg_ha_agentid_to_linkid_reg6
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 48 to 55.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1F30
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-25: por_ccg_ha_agentid_to_linkid_reg6

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent55_linkid                                                                                       agent52_li
                                                     agent54_linkid                                                             nkid
                                                                                                   agent53_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent51_linkid                                                                                       agent48_li
                                                     agent50_linkid                                                             nkid
                                                                                                   agent49_linkid



Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes
Bits              Name                                    Description                                            Type               Reset
[63:58]           Reserved                                Reserved                                               RO                 -
[57:56]           agent55_linkid                          Speciﬁes Link ID 55                                    RW                 2'h0
[55:50]           Reserved                                Reserved                                               RO                 -
[49:48]           agent54_linkid                          Speciﬁes Link ID 54                                    RW                 2'h0
[47:42]           Reserved                                Reserved                                               RO                 -
[41:40]           agent53_linkid                          Speciﬁes Link ID 53                                    RW                 2'h0
[39:34]           Reserved                                Reserved                                               RO                 -
[33:32]           agent52_linkid                          Speciﬁes Link ID 52                                    RW                 2'h0
[31:26]           Reserved                                Reserved                                               RO                 -
[25:24]           agent51_linkid                          Speciﬁes Link ID 51                                    RW                 2'h0
[23:18]           Reserved                                Reserved                                               RO                 -
[17:16]           agent50_linkid                          Speciﬁes Link ID 50                                    RW                 2'h0
[15:10]           Reserved                                Reserved                                               RO                 -
[9:8]             agent49_linkid                          Speciﬁes Link ID 49                                    RW                 2'h0
[7:2]             Reserved                                Reserved                                               RO                 -
[1:0]             agent48_linkid                          Speciﬁes Link ID 48                                    RW                 2'h0



          4.3.2.20 por_ccg_ha_agentid_to_linkid_reg7
          Speciﬁes the mapping of Agent ID to Link ID for Agent IDs 56 to 63.

          Conﬁgurations
          This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h1F38
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ha_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-26: por_ccg_ha_agentid_to_linkid_reg7

                      63               58 57 56 55               50 49 48 47              42 41 40 39                   34 33 32

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent63_linkid                                                                                       agent60_li
                                                     agent62_linkid                                                             nkid
                                                                                                   agent61_linkid
                      31               26 25 24 23               18 17 16 15              10   9   8   7                2   1   0

                            Reserved                  Reserved                 Reserved                    Reserved

                           agent59_linkid                                                                                       agent56_li
                                                     agent58_linkid                                                             nkid
                                                                                                   agent57_linkid



Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes
Bits              Name                                    Description                                            Type               Reset
[63:58]           Reserved                                Reserved                                               RO                 -
[57:56]           agent63_linkid                          Speciﬁes Link ID 63                                    RW                 2'h0
[55:50]           Reserved                                Reserved                                               RO                 -
[49:48]           agent62_linkid                          Speciﬁes Link ID 62                                    RW                 2'h0
[47:42]           Reserved                                Reserved                                               RO                 -
[41:40]           agent61_linkid                          Speciﬁes Link ID 61                                    RW                 2'h0
[39:34]           Reserved                                Reserved                                               RO                 -
[33:32]           agent60_linkid                          Speciﬁes Link ID 60                                    RW                 2'h0
[31:26]           Reserved                                Reserved                                               RO                 -
[25:24]           agent59_linkid                          Speciﬁes Link ID 59                                    RW                 2'h0
[23:18]           Reserved                                Reserved                                               RO                 -

Bits                Name                                 Description                                        Type           Reset
[17:16]             agent58_linkid                       Speciﬁes Link ID 58                                RW             2'h0
[15:10]             Reserved                             Reserved                                           RO             -
[9:8]               agent57_linkid                       Speciﬁes Link ID 57                                RW             2'h0
[7:2]               Reserved                             Reserved                                           RO             -
[1:0]               agent56_linkid                       Speciﬁes Link ID 56                                RW             2'h0



             4.3.2.21 por_ccg_ha_agentid_to_linkid_val
             Speciﬁes which Agent ID to Link ID mappings are valid.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h1FF8
             Type
                    RW
             Reset value
                  See individual bit resets
             Secure group override
                  por_ccg_ha_secure_register_groups_override.linkid_ctl
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-27: por_ccg_ha_agentid_to_linkid_val

                         63                                                                                           32

                                                                     valid

                         31                                                                                           0

                                                                     valid




Table 4-43: por_ccg_ha_agentid_to_linkid_val attributes
Bits      Name Description                                                                                                     Type Reset
[63:0] valid    Speciﬁes whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63)        RW   63'h0

4.3.2.22 por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255
There are 256 iterations of this register. The index ranges from 0 to 255. Speciﬁes the mapping of
Expanded RAID to RN-F LDID for Expanded RAIDs #{index*4} to #{index*4+3}.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'hC00 + #{8*index}
Type
       RW
Reset value
     See individual bit resets
Secure group override
     por_ccg_ha_secure_register_groups_override.ldid_ctl
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-28: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255

            63 62 61              57 56                 48 47 46 45              41 40                    32

                       Reserved                                       Reserved

 exp_raid_                                                                               exp_raid_#{index*
 #{index*4                                                                               4+2}_ldid
 +3}_ldid_                                                      exp_raid_#{index*4+2}_ldid_rnf
     valid                                                    exp_raid_#{index*4+2}_ldid_valid
  exp_raid_#{
  index*4+3}_
     ldid_rnf
            exp_raid_#{index*4+3}_ldid
            31 30 29              25 24                 16 15 14 13              9   8                    0

                       Reserved                                       Reserved

 exp_raid_                                                                               exp_raid_#{index*
 #{index*4                                                                               4}_ldid
 +1}_ldid_                                                      exp_raid_#{index*4}_ldid_rnf
     valid                                                    exp_raid_#{index*4}_ldid_valid
  exp_raid_#{
  index*4+1}_
     ldid_rnf
            exp_raid_#{index*4+1}_ldid



Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes
Bits      Name                                    Description                                                           Type    Reset
[63]      exp_raid_#{index*4+3}_ldid_valid        Speciﬁes if LDID for Expanded RAID #{index*4+3} is valid              RW      1'b0
[62]      exp_raid_#{index*4+3}_ldid_rnf          Speciﬁes if Expanded RAID #{index*4+3} is RN-F                        RW      1'b0
[61:57]   Reserved                                Reserved                                                              RO      -
[56:48]   exp_raid_#{index*4+3}_ldid              Speciﬁes the LDID for Expanded RAID #{index*4+3}                      RW      9'h0
[47]      exp_raid_#{index*4+2}_ldid_valid        Speciﬁes if LDID for Expanded RAID #{index*4+2} is valid              RW      1'b0
[46]      exp_raid_#{index*4+2}_ldid_rnf          Speciﬁes if Expanded RAID #{index*4+2} is RN-F                        RW      1'b0
[45:41]   Reserved                                Reserved                                                              RO      -
[40:32]   exp_raid_#{index*4+2}_ldid              Speciﬁes the LDID for Expanded RAID #{index*4+2}                      RW      9'h0
[31]      exp_raid_#{index*4+1}_ldid_valid        Speciﬁes if LDID for Expanded RAID #{index*4+1} is valid              RW      1'b0
[30]      exp_raid_#{index*4+1}_ldid_rnf          Speciﬁes if Expanded RAID #{index*4+1} is RN-F                        RW      1'b0
[29:25]   Reserved                                Reserved                                                              RO      -
[24:16]   exp_raid_#{index*4+1}_ldid              Speciﬁes the LDID for Expanded RAID #{index*4+1}                      RW      9'h0
[15]      exp_raid_#{index*4}_ldid_valid          Speciﬁes if LDID for Expanded RAID #{index*4} is valid                RW      1'b0
[14]      exp_raid_#{index*4}_ldid_rnf            Speciﬁes if Expanded RAID #{index*4} is RN-F                          RW      1'b0
[13:9]    Reserved                                Reserved                                                              RO      -
[8:0]     exp_raid_#{index*4}_ldid                Speciﬁes the LDID for Expanded RAID #{index*4}                        RW      9'h0



           4.3.2.23 por_ccg_ha_pmu_event_sel
           Speciﬁes the PMU event to be counted as a 8-bit ID with the following encodings:

           8'h00                 CXHA_PMU_EVENT_NULL
           8'h61                 CXHA_PMU_EVENT_RDDATBYP
           8'h62                 CXHA_PMU_EVENT_CHIRSP_UP_STALL
           8'h63                 CXHA_PMU_EVENT_CHIDAT_UP_STALL
           8'h64                 CXHA_PMU_EVENT_SNPPCRD_LNK0_STALL
           8'h65                 CXHA_PMU_EVENT_SNPPCRD_LNK1_STALL
           8'h66                 CXHA_PMU_EVENT_SNPPCRD_LNK2_STALL
           8'h67                 CXHA_PMU_EVENT_REQTRK_OCC
           8'h68                 CXHA_PMU_EVENT_RDB_OCC
           8'h69                 CXHA_PMU_EVENT_RDBBYP_OCC
           8'h6A                 CXHA_PMU_EVENT_WDB_OCC
           8'h6B                 CXHA_PMU_EVENT_SNPTRK_OCC
           8'h6C                 CXHA_PMU_EVENT_SDB_OCC
           8'h6D                 CXHA_PMU_EVENT_SNPHAZ_OCC
           8'h6E                 CXHA_PMU_EVENT_REQTRK_ALLOC
           8'h6F                 CXHA_PMU_EVENT_RDB_ALLOC
           8'h70                 CXHA_PMU_EVENT_RDBBYP_ALLOC
           8'h71                 CXHA_PMU_EVENT_WDB_ALLOC
           8'h72                 CXHA_PMU_EVENT_SNPTRK_ALLOC
           8'h73                 CXHA_PMU_EVENT_SDB_ALLOC
           8'h74                 CXHA_PMU_EVENT_SNPHAZ_ALLOC

8'h75                CCHA_PMU_EVENT_PB_RHU_REQ_OCC
8'h76                CCHA_PMU_EVENT_PB_RHU_REQ_ALLOC
8'h77                CCHA_PMU_EVENT_PB_RHU_PCIE_REQ_OCC
8'h78                CCHA_PMU_EVENT_PB_RHU_PCIE_REQ_ALLOC
8'h79                CCHA_PMU_EVENT_PB_PCIE_WR_REQ_OCC
8'h7A                CCHA_PMU_EVENT_PB_PCIE_WR_REQ_ALLOC
8'h7B                CCHA_PMU_EVENT_PB_PCIE_REG_REQ_OCC
8'h7C                CCHA_PMU_EVENT_PB_PCIE_REG_REQ_ALLOC
8'h7D                CCHA_PMU_EVENT_PB_PCIE_RSVD_REQ_OCC
8'h7E                CCHA_PMU_EVENT_PB_PCIE_RSVD_REQ_ALLOC
8'h7F                CCHA_PMU_EVENT_PB_RHU_DAT_OCC
8'h80                CCHA_PMU_EVENT_PB_RHU_DAT_ALLOC
8'h81                CCHA_PMU_EVENT_PB_RHU_PCIE_DAT_OCC
8'h82                CCHA_PMU_EVENT_PB_RHU_PCIE_DAT_ALLOC
8'h83                CCHA_PMU_EVENT_PB_PCIE_WR_DAT_OCC
8'h84                CCHA_PMU_EVENT_PB_PCIE_WR_DAT_ALLOC

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h2000
Type
       RW
Reset value
     See individual bit resets
Usage constraints
     There are no usage constraints.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-29: por_ccg_ha_pmu_event_sel

            63                                                                                  36 35      32

                                                 Reserved

                                                                                                         pmu_occup1_i
                                                                                                         d
            31                   24 23                   16 15                    8   7                    0

                 pmu_event3_id           pmu_event2_id           pmu_event1_id            pmu_event0_id




Table 4-45: por_ccg_ha_pmu_event_sel attributes
Bits        Name                       Description                                                             Type      Reset
[63:36]     Reserved                   Reserved                                                                RO        -
[35:32]     pmu_occup1_id              CXHA PMU occupancy event selector ID                                    RW        4'b0
[31:24]     pmu_event3_id              CXHA PMU Event 3 ID                                                     RW        8'b0
[23:16]     pmu_event2_id              CXHA PMU Event 2 ID                                                     RW        8'b0
[15:8]      pmu_event1_id              CXHA PMU Event 1 ID                                                     RW        8'b0
[7:0]       pmu_event0_id              CXHA PMU Event 0 ID                                                     RW        8'b0



          4.3.2.24 por_ccg_ha_cxprtcl_link0_ctl
          Functions as the CXHA CCIX Protocol Link 0 control register. Works with
          por_ccg_ha_cxprtcl_link0_status.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C00
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-30: por_ccg_ha_cxprtcl_link0_ctl

                        63                                                                                                        32

                                                                      Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14        12 11        8     7        4   3   2   1   0

                             Reserved

                lnk0_dat_rsvdc_ovrd_en                                                                                    lnk0_link
                  lnk0_req_rsvdc_ovrd_en                                                                                  _en
                      lnk0_en_strongnc_prop                                                                            lnk0_link_r
                             lnk0_en_pbha_prop                                                                         eq
                           lnk0_en_loopback_prop                                                                    lnk0_link_up
                              lnk0_en_devevent_prop                                                               lnk0_snoopdomai
                              lnk0_en_datasource_prop                                                             n_req
                                      lnk0_en_cbusy_prop                                                   lnk0_num_reqcrds
                                          lnk0_send_compack                                      lnk0_num_datcrds
                                                                                  Reserved
                                                                             lnk0_rspmsg_send_exp_agentid
                                                                           lnk0_smp_mode_en



Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes
Bits     Name                            Description                                                                              Type Reset
[63:26] Reserved                         Reserved                                                                                 RO   -
[25]     lnk0_dat_rsvdc_ovrd_en          When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW                  1'b0
                                         incoming data on CCIX Link 0. Note: This ﬁeld is applicable only when SMP
                                         Mode enable bit is clear (i.e. Non-SMP mode)
[24]     lnk0_req_rsvdc_ovrd_en          When set, overrides CHI REQ RSVDC ﬁeld with req rsvdc strap input for                    RW   1'b0
                                         incoming requests on CCIX Link 0. Note: This ﬁeld is applicable only when
                                         SMP Mode enable bit is clear (i.e. Non-SMP mode)
[23]     lnk0_en_strongnc_prop           When set, enables propagation of StrongNC on CCIX Link 0.                                RW   1'b0
[22]     lnk0_en_pbha_prop               When set, enables propagation of PBHA on CCIX Link 0.                                    RW   1'b0
[21]     lnk0_en_loopback_prop           When set, enables propagation of LoopBack on CCIX Link 0.                                RW   1'b0
[20]     lnk0_en_devevent_prop           When set, enables propagation of DevEvent on CCIX Link 0.                                RW   1'b1
[19]     lnk0_en_datasource_prop         When set, enables propagation of DataSource on CCIX Link 0.                              RW   1'b1
[18]     lnk0_en_cbusy_prop              When set, enables propagation of CBusy on CCIX Link 0.                                   RW   1'b1
[17]     lnk0_send_compack               When set, sends CompAck for CCIX Link 0.                                                 RW   1'b0
[16]     lnk0_smp_mode_en                When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX                      RW   Conﬁguration
                                         Link 0.                                                                                       dependent
[15]     lnk0_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                           1'b0
                                      Link 0
[14:12] Reserved                         Reserved                                                                                 RO   -
[11:8]   lnk0_num_datcrds                Controls the number of CCIX data credits assigned to Link 0                              RW   4'b0

                                         4'h0       Total credits are equally divided across all links
                                         4'h1       25% of credits assigned
                                         4'h2       50% of credits assigned
                                         4'h3       75% of credits assigned
                                         4'h4       100% of credits assigned
                                         4'hF       0% of credits assigned




Bits    Name                           Description                                                                    Type Reset
[7:4]   lnk0_num_reqcrds               Controls the number of CCIX request credits assigned to Link 0                 RW     4'b0

                                       4'h0      Total credits are equally divided across all links
                                       4'h1      25% of credits assigned
                                       4'h2      50% of credits assigned
                                       4'h3      75% of credits assigned
                                       4'h4      100% of credits assigned
                                       4'hF      0% of credits assigned
[3]     lnk0_snoopdomain_req           Controls Snoop domain enable (SYSCOREQ) for CCIX Link 0                        RW     1'b0
[2]     lnk0_link_up                   Link Up status. Software writes this register bit to indicate Link status after RW    1'b0
                                       polling Link_ACK and Link_DN status in the remote agent

                                       1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                               is clear and Link_DN status is set in both local and remote
                                               agents. The local agent stops responding to any protocol
                                               activity from remote agent, including acceptance of protocol
                                               credits, when Link_UP is clear
                                       1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                               and Link_DN status is clear in both local and remote agents;
                                               the local agent starts sending local protocol credits to remote
                                               agent
[1]     lnk0_link_req                  Link Up/Down request; software writes this register bit to request a Link      RW     1'b0
                                       Up or Link Down in the local agent

                                       1'b0           Link Down request
                                       1'b1           Link Up request

                                       The local agent does not return remote protocol credits yet since remote
                                       agent may still be in Link_UP state.
[0]     lnk0_link_en                   Enables CCIX Link 0 when set                                                   RW     1'b0

                                       1'b0             Link is disabled
                                       1'b1             Link is enabled



           4.3.2.25 por_ccg_ha_cxprtcl_link0_status
           Functions as the CXHA CCIX Protocol Link 0 status register. Works with
           por_ccg_ha_cxprtcl_link0_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C08


           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-31: por_ccg_ha_cxprtcl_link0_status

                        63                                                                                               32

                                                                 Reserved

                        31                                                                                   3   2   1   0

                                                             Reserved

                                                                                      lnk0_snoopdomain_ack                 lnk0_link
                                                                                                                           _ack
                                                                                                                         lnk0_link_d
                                                                                                                         own



Table 4-47: por_ccg_ha_cxprtcl_link0_status attributes
Bits   Name                  Description                                                                                       Type Reset
[63:3] Reserved              Reserved                                                                                          RO      -
[2]    lnk0_snoopdomain_ack Provides Snoop domain status (SYSCOACK) for CCIX Link 0                                            RO      1'b0
[1]    lnk0_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                 RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all
                                     local protocol credits. The local agent must continue to respond to any remote
                                     protocol activity, including accepting and returning remote protocol credits until
                                     Link Up is clear
[0]    lnk0_link_ack         Link Up/Down acknowledge; hardware updates this register bit to acknowledge the                   RO      1'b0
                             software link request

                             1'b0    Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                     request; the local agent stops sending protocol credits to the remote agent when
                                     Link_ACK is clear
                             1'b1    Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                     start accepting protocol credits from the remote agent

                             NOTE: The local agent must clear Link_DN before setting Link_ACK.




           4.3.2.26 por_ccg_ha_cxprtcl_link1_ctl
           Functions as the CXHA CCIX Protocol Link 1 control register. Works with
           por_ccg_ha_cxprtcl_link1_status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C10
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-32: por_ccg_ha_cxprtcl_link1_ctl

                        63                                                                                                  32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14   12 11        8   7         4   3   2   1   0

                             Reserved

               lnk1_dat_rsvdc_ovrd_en                                                                               lnk1_link
                 lnk1_req_rsvdc_ovrd_en                                                                             _en
                     lnk1_en_strongnc_prop                                                                       lnk1_link_r
                            lnk1_en_pbha_prop                                                                    eq
                          lnk1_en_loopback_prop                                                               lnk1_link_up
                             lnk1_en_devevent_prop                                                          lnk1_snoopdomai
                             lnk1_en_datasource_prop                                                        n_req
                                     lnk1_en_cbusy_prop                                              lnk1_num_reqcrds
                                         lnk1_send_compack                                 lnk1_num_datcrds
                                                                               Reserved
                                                                          lnk1_rspmsg_send_exp_agentid
                                                                        lnk1_smp_mode_en



Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes
Bits    Name                            Description                                                                         Type Reset
[63:26] Reserved                        Reserved                                                                            RO   -




Bits     Name                            Description                                                                     Type Reset
[25]     lnk1_dat_rsvdc_ovrd_en          When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW           1'b0
                                         incoming data on CCIX Link 1. Note: This ﬁeld is applicable only when SMP
                                         Mode enable bit is clear (i.e. Non-SMP mode)
[24]     lnk1_req_rsvdc_ovrd_en          When set, overrides CHI REQ RSVDC ﬁeld with req rsvdc strap input for           RW     1'b0
                                         incoming requests on CCIX Link 1. Note: This ﬁeld is applicable only when
                                         SMP Mode enable bit is clear (i.e. Non-SMP mode)
[23]     lnk1_en_strongnc_prop           When set, enables propagation of StrongNC on CCIX Link 1.                       RW     1'b0
[22]     lnk1_en_pbha_prop               When set, enables propagation of PBHA on CCIX Link 1.                           RW     1'b0
[21]     lnk1_en_loopback_prop           When set, enables propagation of LoopBack on CCIX Link 1.                       RW     1'b0
[20]     lnk1_en_devevent_prop           When set, enables propagation of DevEvent on CCIX Link 1.                       RW     1'b1
[19]     lnk1_en_datasource_prop         When set, enables propagation of DataSource on CCIX Link 1.                     RW     1'b1
[18]     lnk1_en_cbusy_prop              When set, enables propagation of CBusy on CCIX Link 1.                          RW     1'b1
[17]     lnk1_send_compack               When set, sends CompAck for CCIX Link 1.                                        RW     1'b0
[16]     lnk1_smp_mode_en                When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX             RW     Conﬁguration
                                         Link 1.                                                                                dependent
[15]     lnk1_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                    1'b0
                                      Link 1
[14:12] Reserved                         Reserved                                                                        RO     -
[11:8]   lnk1_num_datcrds                Controls the number of CCIX data credits assigned to Link 1                     RW     4'b0

                                         4'h0       Total credits are equally divided across all links
                                         4'h1       25% of credits assigned
                                         4'h2       50% of credits assigned
                                         4'h3       75% of credits assigned
                                         4'h4       100% of credits assigned
                                         4'hF       0% of credits assigned
[7:4]    lnk1_num_reqcrds                Controls the number of CCIX request credits assigned to Link 1                  RW     4'b0

                                         4'h0       Total credits are equally divided across all links
                                         4'h1       25% of credits assigned
                                         4'h2       50% of credits assigned
                                         4'h3       75% of credits assigned
                                         4'h4       100% of credits assigned
                                         4'hF       0% of credits assigned
[3]      lnk1_snoopdomain_req            Controls Snoop domain enable (SYSCOREQ) for CCIX Link 1                         RW     1'b0
[2]      lnk1_link_up                    Link Up status. Software writes this register bit to indicate Link status after RW     1'b0
                                         polling Link_ACK and Link_DN status in the remote agent

                                         1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                                 is clear and Link_DN status is set in both local and remote
                                                 agents. The local agent stops responding to any protocol
                                                 activity from remote agent, including acceptance of protocol
                                                 credits, when Link_UP is clear
                                         1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                                 and Link_DN status is clear in both local and remote agents;
                                                 the local agent starts sending local protocol credits to remote
                                                 agent




Bits   Name                          Description                                                                   Type Reset
[1]    lnk1_link_req                 Link Up/Down request; software writes this register bit to request a Link     RW   1'b0
                                     Up or Link Down in the local agent

                                     1'b0          Link Down request
                                     1'b1          Link Up request

                                     The local agent does not return remote protocol credits yet since remote
                                     agent may still be in Link_UP state.
[0]    lnk1_link_en                  Enables CCIX Link 1 when set                                                  RW   1'b0

                                     1'b0            Link is disabled
                                     1'b1            Link is enabled



          4.3.2.27 por_ccg_ha_cxprtcl_link1_status
          Functions as the CXHA CCIX Protocol Link 1 status register. Works with
          por_ccg_ha_cxprtcl_link1_ctl.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C18
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-33: por_ccg_ha_cxprtcl_link1_status

                        63                                                                                               32

                                                                 Reserved

                        31                                                                                   3   2   1   0

                                                             Reserved

                                                                                      lnk1_snoopdomain_ack                 lnk1_link
                                                                                                                           _ack
                                                                                                                         lnk1_link_d
                                                                                                                         own



Table 4-49: por_ccg_ha_cxprtcl_link1_status attributes
Bits   Name                  Description                                                                                       Type Reset
[63:3] Reserved              Reserved                                                                                          RO      -
[2]    lnk1_snoopdomain_ack Provides Snoop domain status (SYSCOACK) for CCIX Link 1                                            RO      1'b0
[1]    lnk1_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                 RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all
                                     local protocol credits. The local agent must continue to respond to any remote
                                     protocol activity, including accepting and returning remote protocol credits until
                                     Link Up is clear
[0]    lnk1_link_ack         Link Up/Down Acknowledge; hardware updates this register bit to acknowledge the                   RO      1'b0
                             software link request

                             1'b0    Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                     request; the local agent stops sending protocol credits to the remote agent when
                                     Link_ACK is clear
                             1'b1    Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                     start accepting protocol credits from the remote agent

                             NOTE: The local agent must clear Link_DN before setting Link_ACK.



           4.3.2.28 por_ccg_ha_cxprtcl_link2_ctl
           Functions as the CXHA CCIX Protocol Link 2 control register. Works with
           por_ccg_ha_cxprtcl_link2_status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C20


           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-34: por_ccg_ha_cxprtcl_link2_ctl

                        63                                                                                                  32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14   12 11        8   7         4   3   2   1   0

                             Reserved

               lnk2_dat_rsvdc_ovrd_en                                                                               lnk2_link
                 lnk2_req_rsvdc_ovrd_en                                                                             _en
                     lnk2_en_strongnc_prop                                                                       lnk2_link_r
                            lnk2_en_pbha_prop                                                                    eq
                          lnk2_en_loopback_prop                                                               lnk2_link_up
                             lnk2_en_devevent_prop                                                          lnk2_snoopdomai
                             lnk2_en_datasource_prop                                                        n_req
                                     lnk2_en_cbusy_prop                                              lnk2_num_reqcrds
                                         lnk2_send_compack                                 lnk2_num_datcrds
                                                                               Reserved
                                                                          lnk2_rspmsg_send_exp_agentid
                                                                        lnk2_smp_mode_en



Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes
Bits    Name                            Description                                                                         Type Reset
[63:26] Reserved                        Reserved                                                                            RO   -
[25]    lnk2_dat_rsvdc_ovrd_en          When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW             1'b0
                                        incoming data on CCIX Link 2. Note: This ﬁeld is applicable only when SMP
                                        Mode enable bit is clear (i.e. Non-SMP mode)
[24]    lnk2_req_rsvdc_ovrd_en          When set, overrides CHI REQ RSVDC ﬁeld with req rsvdc strap input for               RW   1'b0
                                        incoming requests on CCIX Link 2. Note: This ﬁeld is applicable only when
                                        SMP Mode enable bit is clear (i.e. Non-SMP mode)
[23]    lnk2_en_strongnc_prop           When set, enables propagation of StrongNC on CCIX Link 2.                           RW   1'b0
[22]    lnk2_en_pbha_prop               When set, enables propagation of PBHA on CCIX Link 2.                               RW   1'b0
[21]    lnk2_en_loopback_prop           When set, enables propagation of LoopBack on CCIX Link 2.                           RW   1'b0
[20]    lnk2_en_devevent_prop           When set, enables propagation of DevEvent on CCIX Link 2.                           RW   1'b1
[19]    lnk2_en_datasource_prop         When set, enables propagation of DataSource on CCIX Link 2.                         RW   1'b1
[18]    lnk2_en_cbusy_prop              When set, enables propagation of CBusy on CCIX Link 2.                              RW   1'b1
[17]    lnk2_send_compack               When set, sends CompAck for CCIX Link 2.                                            RW   1'b0
[16]    lnk2_smp_mode_en                When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX                 RW   Conﬁguration
                                        Link 2.                                                                                  dependent



Bits     Name                           Description                                                                     Type Reset
[15]     lnk2_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                   1'b0
                                      Link 2
[14:12] Reserved                        Reserved                                                                        RO     -
[11:8]   lnk2_num_datcrds               Controls the number of CCIX data credits assigned to Link 2                     RW     4'b0

                                        4'h0       Total credits are equally divided across all links
                                        4'h1       25% of credits assigned
                                        4'h2       50% of credits assigned
                                        4'h3       75% of credits assigned
                                        4'h4       100% of credits assigned
                                        4'hF       0% of credits assigned
[7:4]    lnk2_num_reqcrds               Controls the number of CCIX request credits assigned to Link 2                  RW     4'b0

                                        4'h0       Total credits are equally divided across all links
                                        4'h1       25% of credits assigned
                                        4'h2       50% of credits assigned
                                        4'h3       75% of credits assigned
                                        4'h4       100% of credits assigned
                                        4'hF       0% of credits assigned
[3]      lnk2_snoopdomain_req           Controls Snoop domain enable (SYSCOREQ) for CCIX Link 2                         RW     1'b0
[2]      lnk2_link_up                   Link Up status. Software writes this register bit to indicate Link status after RW     1'b0
                                        polling Link_ACK and Link_DN status in the remote agent

                                        1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                                is clear and Link_DN status is set in both local and remote
                                                agents. The local agent stops responding to any protocol
                                                activity from remote agent, including acceptance of protocol
                                                credits, when Link_UP is clear
                                        1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                                and Link_DN status is clear in both local and remote agents;
                                                the local agent starts sending local protocol credits to remote
                                                agent
[1]      lnk2_link_req                  Link Up/Down request; software writes this register bit to request a Link       RW     1'b0
                                        Up or Link Down in the local agent

                                        1'b0            Link Down request
                                        1'b1            Link Up request

                                        The local agent does not return remote protocol credits yet since remote
                                        agent may still be in Link_UP state.
[0]      lnk2_link_en                   Enables CCIX Link 2 when set                                                    RW     1'b0

                                        1'b0              Link is disabled
                                        1'b1              Link is enabled




           4.3.2.29 por_ccg_ha_cxprtcl_link2_status
           Functions as the CXHA CCIX Protocol Link 2 status register. Works with
           por_ccg_ha_cxprtcl_link2_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C28
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-35: por_ccg_ha_cxprtcl_link2_status

                        63                                                                                               32

                                                                 Reserved

                        31                                                                                   3   2   1   0

                                                             Reserved

                                                                                      lnk2_snoopdomain_ack                 lnk2_link
                                                                                                                           _ack
                                                                                                                         lnk2_link_d
                                                                                                                         own



Table 4-51: por_ccg_ha_cxprtcl_link2_status attributes
Bits   Name                  Description                                                                                       Type Reset
[63:3] Reserved              Reserved                                                                                          RO      -
[2]    lnk2_snoopdomain_ack Provides Snoop domain status (SYSCOACK) for CCIX Link 2                                            RO      1'b0
[1]    lnk2_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                 RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all
                                     local protocol credits. The local agent must continue to respond to any remote
                                     protocol activity, including accepting and returning remote protocol credits until
                                     Link Up is clear

Bits   Name                  Description                                                                                 Type Reset
[0]    lnk2_link_ack         Link Up/Down acknowledge; hardware updates this register bit to acknowledge the             RO    1'b0
                             software link request

                             1'b0   Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                    request; the local agent stops sending protocol credits to the remote agent when
                                    Link_ACK is clear
                             1'b1   Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                    start accepting protocol credits from the remote agent

                             NOTE: The local agent must clear Link_DN before setting Link_ACK.



           4.3.3 CCG_RA register descriptions
           This section lists the CCG_RA registers.


           4.3.3.1 por_ccg_ra_node_info
           Provides component identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h0
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-36: por_ccg_ra_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-52: por_ccg_ra_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                               RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0103



          4.3.3.2 por_ccg_ra_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-37: por_ccg_ra_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-53: por_ccg_ra_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'h0



           4.3.3.3 por_ccg_ra_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-38: por_ccg_ra_secure_register_groups_override

                           63                                                                                                32

                                                                    Reserved

                           31                                                                                4   3   2   1   0

                                                              Reserved

                                                                                                   ldid_ctl                    cfg_ctl
                                                                                                   linkid_ctl                rasam_ctl



Table 4-54: por_ccg_ra_secure_register_groups_override attributes
Bits     Name              Description                                                                                           Type   Reset
[63:4]   Reserved          Reserved                                                                                              RO     -
[3]      ldid_ctl          Allows Non-secure access to Secure RA LDID registers                                                  RW     1'b0
[2]      linkid_ctl        Allows Non-secure access to Secure RA Link ID registers                                               RW     1'b0
[1]      rasam_ctl         Allows Non-secure access to Secure RA SAM control registers                                           RW     1'b0
[0]      cfg_ctl           Allows Non-secure access to Secure conﬁguration control register                                      RW     1'b0



          4.3.3.4 por_ccg_ra_unit_info
          Provides component identiﬁcation information for CXRA.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h900
          Type
                      RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-39: por_ccg_ra_unit_info

                           63 62                       54 53                     45 44                         36 35         32

                                                           snoop_tracker_depth              wdb_depth

                Reserved                       snoop_databuffer_depth                                                       rdb_depth
                           31          27 26                      18 17                          8   7     5   4              0

                            rdb_depth                                       a4s_logicalid

                                                         request_tracker_depth              Reserved                    num_mem_regio
                                                                                                                        ns



Table 4-55: por_ccg_ra_unit_info attributes
Bits     Name                        Description                                                                   Type Reset
[63]     Reserved                    Reserved                                                                      RO   -
[62:54] snoop_databuﬀer_depth Depth of Snoop Data Buﬀer - number of outstanding SNP requests on                    RO   Conﬁguration
                              CHI                                                                                       dependent
[53:45] snoop_tracker_depth          Depth of Snoop Tracker - number of outstanding SNP requests on CCIX RO             Conﬁguration
                                                                                                                        dependent
[44:36] wdb_depth                    Depth of Write Data Buﬀer                                                     RO   Conﬁguration
                                                                                                                        dependent
[35:27] rdb_depth                    Depth of Read Data Buﬀer                                                      RO   Conﬁguration
                                                                                                                        dependent
[26:18] request_tracker_depth        Depth of Request Tracker - number of outstanding Memory requests on RO             Conﬁguration
                                     CCIX                                                                               dependent
[17:8]   a4s_logicalid               AXI4Stream interfaces logical ID                                              RO   Conﬁguration
                                                                                                                        dependent
[7:5]    Reserved                    Reserved                                                                      RO   -
[4:0]    num_mem_regions             Number of memory regions supported                                            RO   Conﬁguration
                                                                                                                        dependent



            4.3.3.5 por_ccg_ra_cfg_ctl
            Functions as the conﬁguration control register. Speciﬁes the current mode.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA00
            Type
                    RW


           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ra_secure_register_groups_override.cfg_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-40: por_ccg_ra_cfg_ctl

                        63                                                                                                    32

                                                                      Reserved

                        31                                        18 17                11 10   9   8              3   2   1   0

                                           Reserved                                                    Reserved

                                                  num_outstanding_hns_snp                                                      pcie_qos1
                                                           ccix_writeevict_or_evict                                            5_entry_r
                                                                          cxsa_mode_en                                         sv_en
                                                                                                                            qos15_entry
                                                                                                                            _rsv_en
                                                                                                                          pcie_nonqos15
                                                                                                                          _entry_rsv_en



Table 4-56: por_ccg_ra_cfg_ctl attributes
Bits    Name                             Description                                                                               Type Reset
[63:18] Reserved                         Reserved                                                                                  RO      -
[17:11] num_outstanding_hns_snp          Speciﬁes the Max number of outstanding snoops from the given RA to each                   RW      7'h2
                                         HNS to guarantee snoop sink and deadlock prevention. Must be set to
                                         (HNS_NUM_ENTRIES_SNPQ_PARAM)/(NUM_NON_CXSA_RA).
[10]    ccix_writeevict_or_evict         When set, downgrades WriteEvictOrEvict to Evict                                           RW      1'b0

                                         1'b1             Evict is sent
                                         1'b0             WriteEvict is sent
[9]     cxsa_mode_en                     When set, enables the CCIX Subordinate Agent mode.In this mode RA functions as a RW               1'b0
                                         CCIX Subordinate Agent

                                         1'b1          CCIX Subordinate Agent
                                         1'b0          CCIX Requesting Agent
[8:3]   Reserved                         Reserved                                                                                  RO      -
[2]     pcie_nonqos15_entry_rsv_en Enables entry reservation for non QoS15 traﬃc from PCIe RN-I/RN-D                               RW      1'b1

                                         1'b1    Reserves tracker entry for non QoS15 requests from PCIe RN-I/RN-D
                                         1'b0    Does not reserve tracker entry for non QoS15 requests from PCIe RN-I/
                                                 RN-D




Bits   Name                        Description                                                                          Type Reset
[1]    qos15_entry_rsv_en          Enables entry reservation for QoS15 traﬃc                                            RW    1'b1
                                   1'b1
                                          Reserves tracker entry for QoS15 requests
                                   1'b0
                                          Does not reserve tracker entry for QoS15 requests
[0]    pcie_qos15_entry_rsv_en     Enables entry reservation for QoS15 traﬃc from PCIe RN-I/RN-D                        RW    1'b1
                                   1'b1
                                          Reserves tracker entry for QoS15 requests from PCIe RN-I/RN-D
                                   1'b0
                                          Does not reserve tracker entry for QoS15 requests from PCIe RN-I/RN-D



          4.3.3.6 por_ccg_ra_aux_ctl
          Functions as the auxiliary control register for CXRA.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA08
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. This register can be modiﬁed only with prior written
               permission from Arm.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-41: por_ccg_ra_aux_ctl

                        63                                                                                                  33 32

                                                                  Reserved

                                                                                                                                    disable_b
                                                                                                                                    acksnoop_
                                                                                                                                    hns
                        31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0




             cxsa_send                                                                                           cg_disabl
             _pftchtgt                                                                                           e
                _useful                                                                                        early_rdrcp
              disables_co                                                                                      t_en
              mbined_wcmo                                                                                   early_compack
               disable_3hop_                                                                                _en
                     wr_flow                                                                              devnr_ord_wfc
               set_all_pcie_wr                                                                         sameaddr_ord_wfc
                         _wlast                                                                      dis_rem_secure_acces
                 dwngrd_chie_snps                                                                    s
               ignore_likyshared_we                                                               r2byp_en
                                  ore                                                          dis_rdreqchain
                    max_dat_reqout_msgs                                                      dis_wrreqchain
                           max_nd_reqout_msgs                                             dis_dbiddispq_rsp
                               dis_stash_sep_prop                                       dis_cxsa_early_write_comp
                                      dis_stash_prop                                 owo_stream_dis
                                    remote_rni_present                             dvm_earlycomp_en
                                       dis_cxl_typ3_snpop                       prst_sepresp_en
                                        dis_3hop_dbid_order                   dis_rnid_tnl_retry_trk
                                                      Reserved
                                           dis_rnid_early_wrcomp



Table 4-57: por_ccg_ra_aux_ctl attributes
Bits    Name                        Description                                                                                         Type Reset
[63:33] Reserved                    Reserved                                                                                            RO      -
[32]    disable_backsnoop_hns       When set, disables back snooping on an HNS/LCN initiated WriteClean request which                   RW      1'b1
                                    is due to LLC eviction
[31]    cxsa_send_pftchtgt_useful When set, sends PreFetch Usefull indication on CHI datasource ﬁeld in CXSA mode                       RW      1'b0
[30]    disables_combined_wcmo      When set, disables sending combined W+CMO to remote HA. Applicable only in SMP                      RW      1'b1
                                    mode
[29]    disable_3hop_wr_ﬂow         When set, disables 3-hop write ﬂow to remote HA. Applicable only in SMP mode                        RW      1'b0
[28]    set_all_pcie_wr_wlast       When set, sets WLAST indication for all PCIe writes going to HA RNI                                 RW      1'b0
[27]    dwngrd_chie_snps            When set, downgrades CHIE SnpPreferUnique to SnpNotSharedDirty                                      RW      1'b0
[26]    ignore_likyshared_weore     When set, disables the use of LikelyShared(LS) bit to make a decision for                           RW      1'b0
                                    WriteEvictOrEvict
                                    1'b0
                                           Send WriteEvict when LS= 0 and send Evict when LS=1
                                    1'b1
                                           Ignore LS bit. WriteEvict is sent. Further static decision can be made using
                                           ccix_writeevict_or_evict in cfg_ctl register




Bits   Name                         Description                                                                              Type Reset
[25:24] max_dat_reqout_msgs         Used to conﬁgure the maximum number of data requests messages (writes, atomics           RW    2'b11
                                    etc.) presented to CCLA's packing logic.

                                    2'b00                one message
                                    2'b01                two messages
                                    2'b10                three messages
                                    2'b11                four messages

                                    Note: The max is further limited by max allowed by the given protocol (CCIX2.0/
                                    CXL.mem/CXL.cache
[23:22] max_nd_reqout_msgs          Used to conﬁgure the maximum number of non-data requests messages (reads,                RW    2'b11
                                    dataless) presented to CCLA's packing logic.

                                    2'b00                one message
                                    2'b01                two messages
                                    2'b10                three messages
                                    2'b11                four messages

                                    Note: The max is further limited by max allowed by the given protocol (CCIX2.0/
                                    CXL.mem/CXL.cache
[21]   dis_stash_sep_prop           When set, disables propagation of StashSep opcodes on CCIX. StashSep opcodes are         RW    1'b0
                                    sent as Stash opcodes when set. Applicable only in SMP mode
[20]   dis_stash_prop               When set, disables propagation of stash opcodes on CCIX. Applicable only in SMP          RW    1'b0
                                    mode
[19]   remote_rni_present           When set, Enables TXNID coloring to enable traﬃc to remote RNI                           RW    1'b1
[18]   dis_cxl_typ3_snpop           When set, drives SnpType= NOP on CXL Type3 M2S Req and RwD messages                      RW    1'b1
[17]   dis_3hop_dbid_order          When set, disables ordered disapatch of DBIDs for 3-hop writes. By default, 3-hop        RW    1'b0
                                    DBIDs are dispatched in order. Applicable only if 3-hop write ﬂow is enabled
[16]   Reserved                     Reserved                                                                                 RO    -
[15]   dis_rnid_early_wrcomp        When set, disables early write completions for tunneled writes from RNI.                 RW    1'b0
[14]   dis_rnid_tnl_retry_trk       When set, disables RNID write request tunneling retry tracker.                           RW    1'b0
[13]   prst_sepresp_en              When set, enables separate persist response on CCIX for persistent cache maintenance RW        1'b1
                                    (PCMO2) operation Note: this bit is applicable only in SMP mode.
[12]   dvm_earlycomp_en             When set, enables early DVM Op completion responses from RA.                             RW    1'b1
[11]   owo_stream_dis               When set, disables CompAck dependency to dispatch an ordered PCIe write.                 RW    1'b1
[10]   dis_cxsa_early_write_comp When set, disables early write completions in CCIX Subordinate Agent mode.                  RW    1'b0
[9]    dis_dbiddispq_rsp            When set, disables the dispatch of DBID responses from a separate DispatchQ.             RW    1'b0
[8]    dis_wrreqchain               When set, disables chaining of write requests.                                           RW    1'b0
[7]    dis_rdreqchain               When set, disables chaining of read and dataless requests.                               RW    1'b0
[6]    r2byp_en                     When set, enables request bypass. Applies to read and dataless requests only. Note:      RW    1'b1
                                    When set will aﬀect the capability to chain a request on the TX side
[5]    dis_rem_secure_access        When set, treats all the incoming snoops as Non-secure and forces the NS bit to 1        RW    1'b0
[4]    sameaddr_ord_wfc             When set, enables waiting for completion (COMP) before dispatching next same Addr        RW    1'b0
                                    dependent transaction (TXN)
[3]    devnr_ord_wfc                When set, enables waiting for completion (COMP) before dispatching next Device-nR        RW    1'b0
                                    dependent transaction (TXN)
[2]    early_compack_en             Early CompAck enable; enables sending early CompAck on CCIX for requests that            RW    1'b1
                                    require CompAck

Bits      Name                          Description                                                                                Type Reset
[1]       early_rdrcpt_en               Early ReadReceipt enable; enables sending early ReadReceipt for ordered read requests RW         1'b1
[0]       cg_disable                    Disables clock gating when set                                                             RW    1'b0



             4.3.3.7 por_ccg_ra_cbusy_limit_ctl
             Cbusy threshold limits for RHT entries.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'hA18
             Type
                       RW
             Reset value
                  See individual bit resets
             Usage constraints
                  Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                  permission from Arm.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-42: por_ccg_ra_cbusy_limit_ctl

                            63                                                                                              32

                                                                         Reserved

                            31                   24 23                     16 15               8   7                        0

                                 Reserved

                                 ccg_ra_cbusy_high_limit                                                  ccg_ra_cbusy_low
                                                                                                          _limit
                                                                                      ccg_ra_cbusy_med_limit



Table 4-58: por_ccg_ra_cbusy_limit_ctl attributes
Bits          Name                                    Description                         Type         Reset
[63:24]       Reserved                                Reserved                            RO           -
[23:16]       ccg_ra_cbusy_high_limit                 RHT limit for CBusy High            RW           Conﬁguration dependent
[15:8]        ccg_ra_cbusy_med_limit                  RHT limit for CBusy Med             RW           Conﬁguration dependent


Bits       Name                                  Description                           Type      Reset
[7:0]      ccg_ra_cbusy_low_limit                RHT limit for CBusy Low               RW        Conﬁguration dependent



          4.3.3.8 por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex
          There are 8 iterations of this register. The index ranges from 0 to 7. Conﬁgures Address Region
          #{index} for RA SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC00 + #{8*index}
          Type
                  RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ra_secure_register_groups_override.rasam_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-43: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex

                       63 62 61                          52 51                                                     32

                                  reg#{index}_ha_tgtid                       reg#{index}_base_addr

           reg#{inde         Reserved
            x}_valid
                       31                                            16 15                        6   5            0

                                    reg#{index}_base_addr                        Reserved

                                                                                                              reg#{index}_si
                                                                                                              ze



Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes
Bits     Name                           Description                                                                     Type   Reset
[63]     reg#{index}_valid              Speciﬁes if the memory region is valid                                          RW     1'b0


Bits        Name                           Description                                                                       Type   Reset
[62]        Reserved                       Reserved                                                                          RO     -
[61:52]     reg#{index}_ha_tgtid           Speciﬁes the target HAID                                                          RW     10'b0
[51:16]     reg#{index}_base_addr          Speciﬁes the 2^n-aligned base address for the memory region                       RW     36'h0
[15:6]      Reserved                       Reserved                                                                          RO     -
[5:0]       reg#{index}_size               Speciﬁes the size of the memory region                                            RW     1'b0



             4.3.3.9 por_ccg_ra_agentid_to_linkid_val
             Speciﬁes which Agent ID to Link ID mappings are valid.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'hD00
             Type
                    RW
             Reset value
                  See individual bit resets
             Secure group override
                  por_ccg_ra_secure_register_groups_override.linkid_ctl
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-44: por_ccg_ra_agentid_to_linkid_val

                          63                                                                                            32

                                                                        valid

                          31                                                                                            0

                                                                        valid




Table 4-60: por_ccg_ra_agentid_to_linkid_val attributes
Bits      Name Description                                                                                                     Type Reset
[63:0] valid    Speciﬁes whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63)        RW       63'h0

          4.3.3.10 por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex
          There are 8 iterations of this register. The index ranges from 0 to 7. Speciﬁes the mapping of Agent
          ID to Link ID for Agent IDs #{index*8} to #{index*8+7}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD10 + #{index*8}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ra_secure_register_groups_override.linkid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-45: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex

                      63              58 57 56 55              50 49 48 47              42 41 40 39                 34 33 32

                           Reserved                 Reserved                 Reserved                    Reserved

              agent#{index*8+7}_linki                                                                                agent#{ind
                                    d                                                                                ex*8+4}_li
                                 agent#{index*8+6}_linkid                                                            nkid
                                                                                                 agent#{index*8+5}_linkid
                      31              26 25 24 23              18 17 16 15              10   9   8   7              2   1   0

                           Reserved                 Reserved                 Reserved                    Reserved

              agent#{index*8+3}_linki                                                                                agent#{ind
                                    d                                                                                ex*8}_link
                                 agent#{index*8+2}_linkid                                                            id
                                                                                                 agent#{index*8+1}_linkid



Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes
Bits      Name                                  Description                                                                     Type   Reset
[63:58]   Reserved                              Reserved                                                                        RO     -
[57:56]   agent#{index*8+7}_linkid              Speciﬁes the Link ID for Agent ID #{index*8+7}                                  RW     2'h0

Bits      Name                                Description                                                          Type     Reset
[55:50]   Reserved                            Reserved                                                             RO       -
[49:48]   agent#{index*8+6}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+6}                       RW       2'h0
[47:42]   Reserved                            Reserved                                                             RO       -
[41:40]   agent#{index*8+5}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+5}                       RW       2'h0
[39:34]   Reserved                            Reserved                                                             RO       -
[33:32]   agent#{index*8+4}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+4}                       RW       2'h0
[31:26]   Reserved                            Reserved                                                             RO       -
[25:24]   agent#{index*8+3}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+3}                       RW       2'h0
[23:18]   Reserved                            Reserved                                                             RO       -
[17:16]   agent#{index*8+2}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+2}                       RW       2'h0
[15:10]   Reserved                            Reserved                                                             RO       -
[9:8]     agent#{index*8+1}_linkid            Speciﬁes the Link ID for Agent ID #{index*8+1}                       RW       2'h0
[7:2]     Reserved                            Reserved                                                             RO       -
[1:0]     agent#{index*8}_linkid              Speciﬁes the Link ID for Agent ID #{index*8}                         RW       2'h0



          4.3.3.11 por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex
          There are 32 iterations of this register. The index ranges from 0 to 31. Speciﬁes the mapping of
          RN-I's LDID to Expanded RAID for LDIDs #{i*4} to #{index*4+3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hE00 + #{index*8}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ra_secure_register_groups_override.ldid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.


            Figure 4-46: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex

                          63 62              58 57                         48 47 46              42 41                     32

                                  Reserved                                            Reserved

              ldid#{4*i                                                                                    ldid#{4*index+2}_e
              ndex+3}_e                                                                                    xp_raid
              xp_raid_v                                                          ldid#{4*index+2}_exp_raid_valid
                   alid
                          ldid#{4*index+3}_exp_raid
                          31 30              26 25                         16 15 14              10   9                     0

                                  Reserved                                            Reserved

              ldid#{4*i                                                                                    ldid#{4*index}_exp
              ndex+1}_e                                                                                    _raid
              xp_raid_v                                                          ldid#{4*index}_exp_raid_valid
                   alid
                          ldid#{4*index+1}_exp_raid



Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes
Bits      Name                                       Description                                                                Type Reset
[63]      ldid#{4*index+3}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{4*index+3} is valid;          RW     1'h0
[62:58]   Reserved                                   Reserved                                                                   RO     -
[57:48]   ldid#{4*index+3}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{4*index+3}                           RW     10'h0
[47]      ldid#{4*index+2}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{4*index+2} is valid;          RW     1'h0
[46:42]   Reserved                                   Reserved                                                                   RO     -
[41:32]   ldid#{4*index+2}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{4*index+2}                           RW     10'h0
[31]      ldid#{4*index+1}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{4*index+1} is valid;          RW     1'h0
[30:26]   Reserved                                   Reserved                                                                   RO     -
[25:16]   ldid#{4*index+1}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{4*index+1}                           RW     10'h0
[15]      ldid#{4*index}_exp_raid_valid              Speciﬁes whether the Expanded RAID for LDID#{4*index} is valid;            RW     1'h0
[14:10]   Reserved                                   Reserved                                                                   RO     -
[9:0]     ldid#{4*index}_exp_raid                    Speciﬁes the Expanded RAID for LDID #{4*index}                             RW     10'h0



            4.3.3.12 por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex
            There are 32 iterations of this register. The index ranges from 0 to 31. Speciﬁes the mapping of
            RN-D's LDID to Expanded RAID for LDIDs #{index*4} to #{index*4+3}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF00 + #{index*8}

            Type
                     RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccg_ra_secure_register_groups_override.ldid_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-47: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex

                          63 62              58 57                         48 47 46              42 41                     32

                                  Reserved                                            Reserved

              ldid#{ind                                                                                    ldid#{index*4+2}_e
              ex*4+3}_e                                                                                    xp_raid
              xp_raid_v                                                          ldid#{index*4+2}_exp_raid_valid
                   alid
                          ldid#{index*4+3}_exp_raid
                          31 30              26 25                         16 15 14              10   9                     0

                                  Reserved                                            Reserved

              ldid#{ind                                                                                    ldid#{index*4}_exp
              ex*4+1}_e                                                                                    _raid
              xp_raid_v                                                          ldid#{index*4}_exp_raid_valid
                   alid
                          ldid#{index*4+1}_exp_raid



Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes
Bits      Name                                       Description                                                                Type Reset
[63]      ldid#{index*4+3}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{index*4+3} is valid;          RW     1'h0
[62:58]   Reserved                                   Reserved                                                                   RO     -
[57:48]   ldid#{index*4+3}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{index*4+3}                           RW     10'h0
[47]      ldid#{index*4+2}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{index*4+2} is valid;          RW     1'h0
[46:42]   Reserved                                   Reserved                                                                   RO     -
[41:32]   ldid#{index*4+2}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{index*4+2}                           RW     10'h0
[31]      ldid#{index*4+1}_exp_raid_valid            Speciﬁes whether the Expanded RAID for LDID#{index*4+1} is valid;          RW     1'h0
[30:26]   Reserved                                   Reserved                                                                   RO     -
[25:16]   ldid#{index*4+1}_exp_raid                  Speciﬁes the Expanded RAID for LDID #{index*4+1}                           RW     10'h0
[15]      ldid#{index*4}_exp_raid_valid              Speciﬁes whether the Expanded RAID for LDID#{index*4} is valid;            RW     1'h0
[14:10]   Reserved                                   Reserved                                                                   RO     -
[9:0]     ldid#{index*4}_exp_raid                    Speciﬁes the Expanded RAID for LDID #{index*4}                             RW     10'h0




          4.3.3.13 por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex
          There are 128 iterations of this register. The index ranges from 0 to 127. Speciﬁes the mapping of
          RN-F's LDID to Expanded RAID for LDIDs #{index*4} to #{index*4+3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1000 + #{index*8}
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ra_secure_register_groups_override.ldid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-48: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex

                        63 62              58 57                        48 47 46              42 41                     32

                                Reserved                                           Reserved

            ldid#{ind                                                                                  ldid#{index*4+2}_e
            ex*4+3}_e                                                                                  xp_raid
            xp_raid_v                                                        ldid#{index*4+2}_exp_raid_valid
                 alid
                        ldid#{index*4+3}_exp_raid
                        31 30              26 25                        16 15 14              10   9                     0

                                Reserved                                           Reserved

            ldid#{ind                                                                                  ldid#{index*4}_exp
            ex*4+1}_e                                                                                  _raid
            xp_raid_v                                                        ldid#{index*4}_exp_raid_valid
                 alid
                        ldid#{index*4+1}_exp_raid



Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes
Bits   Name                                   Description                                                                     Type Reset
[63]   ldid#{index*4+3}_exp_raid_valid        Speciﬁes whether the look table entry for default LDID#{index*4+3} is valid;    RW     1'h0
[62:58] Reserved                              Reserved                                                                        RO     -

Bits    Name                              Description                                                                     Type Reset
[57:48] ldid#{index*4+3}_exp_raid         Speciﬁes the Expanded RAID for LDID #{index*4+3}                                RW     10'h0
[47]    ldid#{index*4+2}_exp_raid_valid   Speciﬁes whether the look table entry for default LDID#{index*4+2} is valid;    RW     1'h0
[46:42] Reserved                          Reserved                                                                        RO     -
[41:32] ldid#{index*4+2}_exp_raid         Speciﬁes the Expanded RAID for LDID #{index*4+2}                                RW     10'h0
[31]    ldid#{index*4+1}_exp_raid_valid   Speciﬁes whether the look table entry for default LDID#{index*4+1} is valid;    RW     1'h0
[30:26] Reserved                          Reserved                                                                        RO     -
[25:16] ldid#{index*4+1}_exp_raid         Speciﬁes the Expanded RAID for LDID #{index*4+1}                                RW     10'h0
[15]    ldid#{index*4}_exp_raid_valid     Speciﬁes whether the look table entry for default LDID#{index*4} is valid;      RW     1'h0
[14:10] Reserved                          Reserved                                                                        RO     -
[9:0]   ldid#{index*4}_exp_raid           Speciﬁes the Expanded RAID for LDID #{index*4}                                  RW     10'h0



           4.3.3.14 por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex
           There are 16 iterations of this register. The index ranges from 0 to 15. Speciﬁes the mapping of
           HA's LDID to Expanded RAID for LDIDs #{index*4} to #{index*4+3}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1400 + #{index*8}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ra_secure_register_groups_override.ldid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-49: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex

                        63 62              58 57                        48 47 46              42 41                        32

                                Reserved                                           Reserved

            ldid#{ind                                                                                   ldid#{index*4+2}_e
            ex*4+3}_e                                                                                   xp_raid
            xp_raid_v                                                         ldid#{index*4+2}_exp_raid_valid
                 alid
                         ldid#{index*4+3}_exp_raid
                        31 30              26 25                        16 15 14              10   9                       0

                                Reserved                                           Reserved

            ldid#{ind                                                                                   ldid#{index*4}_exp
            ex*4+1}_e                                                                                   _raid
            xp_raid_v                                                         ldid#{index*4}_exp_raid_valid
                 alid
                         ldid#{index*4+1}_exp_raid



Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes
Bits    Name                                  Description                                                                       Type Reset
[63]    ldid#{index*4+3}_exp_raid_valid       Speciﬁes whether the look table entry for default LDID#{index*4+3} is valid;      RW   1'h0
[62:58] Reserved                              Reserved                                                                          RO   -
[57:48] ldid#{index*4+3}_exp_raid             Speciﬁes the Expanded RAID for LDID #{index*4+3}                                  RW   10'h0
[47]    ldid#{index*4+2}_exp_raid_valid       Speciﬁes whether the look table entry for default LDID#{index*4+2} is valid;      RW   1'h0
[46:42] Reserved                              Reserved                                                                          RO   -
[41:32] ldid#{index*4+2}_exp_raid             Speciﬁes the Expanded RAID for LDID #{index*4+2}                                  RW   10'h0
[31]    ldid#{index*4+1}_exp_raid_valid       Speciﬁes whether the look table entry for default LDID#{index*4+1} is valid;      RW   1'h0
[30:26] Reserved                              Reserved                                                                          RO   -
[25:16] ldid#{index*4+1}_exp_raid             Speciﬁes the Expanded RAID for LDID #{index*4+1}                                  RW   10'h0
[15]    ldid#{index*4}_exp_raid_valid         Speciﬁes whether the look table entry for default LDID#{index*4} is valid;        RW   1'h0
[14:10] Reserved                              Reserved                                                                          RO   -
[9:0]   ldid#{index*4}_exp_raid               Speciﬁes the Expanded RAID for LDID #{index*4}                                    RW   10'h0



           4.3.3.15 por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex
           There are 1 iterations of this register. The index ranges from 0 to 0. Speciﬁes the mapping of HNS's
           LDID to Expanded RAID for LDIDs #{index*4} to #{index*4+3}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1480 + #{index*8}

          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccg_ra_secure_register_groups_override.ldid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-50: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex

                        63                                                                                           32

                                                                 Reserved

                        31                                         16 15 14              10   9                      0

                                         Reserved                             Reserved

                                    ldid#{index*4}_exp_raid_valid                                         ldid#{index*4}_exp
                                                                                                          _raid



Table 4-66: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex attributes
Bits    Name                            Description                                                                       Type Reset
[63:16] Reserved                        Reserved                                                                          RO    -
[15]    ldid#{index*4}_exp_raid_valid   Speciﬁes whether the look table entry for default LDID#{index*4} is valid;        RW    1'h0
[14:10] Reserved                        Reserved                                                                          RO    -
[9:0]   ldid#{index*4}_exp_raid         Speciﬁes the Expanded RAID for LDID #{index*4}                                    RW    10'h0



          4.3.3.16 por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex
          There are 128 iterations of this register. The index ranges from 0 to 127. Speciﬁes the
          mapping of RN-F's overridden LDID for default LDIDs #{index*4} to #{index*4+3}.Valid only if
          POR_MXP_RNF_CLUSTER_EN_PARAM is 1

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1500 + #{index*8}

           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccg_ra_secure_register_groups_override.ldid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-51: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex

                         63               57 56                      48 47                41 40                      32

                              Reserved                                       Reserved

                          ldid#{index*4+3}_ovrd_ldid                                                         ldid#{index*4+2}_
                                                                                                             ovrd_ldid
                         31               25 24                      16 15                 9   8                      0

                              Reserved                                       Reserved

                          ldid#{index*4+1}_ovrd_ldid                                                         ldid#{index*4}_ov
                                                                                                             rd_ldid



Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes
Bits     Name                         Description                                                       Type Reset
[63:57] Reserved                      Reserved                                                          RO     -
[56:48] ldid#{index*4+3}_ovrd_ldid    Speciﬁes the Overridden LDID for Default LDID #{index*4+3}        RW     Conﬁguration dependent
[47:41] Reserved                      Reserved                                                          RO     -
[40:32] ldid#{index*4+2}_ovrd_ldid    Speciﬁes the Overridden LDID for Default LDID #{index*4+2}        RW     Conﬁguration dependent
[31:25] Reserved                      Reserved                                                          RO     -
[24:16] ldid#{index*4+1}_ovrd_ldid    Speciﬁes the Overridden LDID for Default LDID #{index*4+1}        RW     Conﬁguration dependent
[15:9]   Reserved                     Reserved                                                          RO     -
[8:0]    ldid#{index*4}_ovrd_ldid     Speciﬁes the Overridden LDID for Default LDID #{index*4}          RW     Conﬁguration dependent



           4.3.3.17 por_ccg_ra_pmu_event_sel
           Speciﬁes the PMU event to be counted.

           Conﬁgurations
           This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-52: por_ccg_ra_pmu_event_sel

                      63                                                                                  36 35       32

                                                            Reserved

                                                                                                                    pmu_occup1_i
                                                                                                                    d
                      31                     24 23                   16 15                   8   7                    0

                           pmu_event3_id             pmu_event2_id           pmu_event1_id           pmu_event0_id




Table 4-68: por_ccg_ra_pmu_event_sel attributes
Bits      Name                 Description                                                                                 Type   Reset
[63:36]   Reserved             Reserved                                                                                    RO     -
[35:32]   pmu_occup1_id        PMU occupancy event selector ID                                                             RW     4'b0
[31:24]   pmu_event3_id        CXRA PMU Event 3 ID; see pmu_event0_id for encodings                                        RW     8'b0
[23:16]   pmu_event2_id        CXRA PMU Event 2 ID; see pmu_event0_id for encodings                                        RW     8'b0
[15:8]    pmu_event1_id        CXRA PMU Event 1 ID; see pmu_event0_id for encodings                                        RW     8'b0




Bits    Name               Description                                                                            Type    Reset
[7:0]   pmu_event0_id      CXRA PMU Event 0 ID                                                                    RW      8'b0

                           8'h00       No event
                           8'h41       Request Tracker (RHT) occupancy count overﬂow
                           8'h42       Snoop Tracker (SHT) occupancy count overﬂow
                           8'h43       Read Data Buﬀer (RDB) occupancy count overﬂow
                           8'h44       Write Data Buﬀer (WDB) occupancy count overﬂow
                           8'h45       Snoop Sink Buﬀer (SSB) occupancy count overﬂow
                           8'h46       CCIX RX broadcast snoops
                           8'h47       CCIX TX request chain
                           8'h48       CCIX TX request chain average length
                           8'h49       CHI internal RSP stall
                           8'h4A       CHI internal DAT stall
                           8'h4B       CCIX REQ Protocol credit Link 0 stall
                           8'h4C       CCIX REQ Protocol credit Link 1 stall
                           8'h4D       CCIX REQ Protocol credit Link 2 stall
                           8'h4E       CCIX DAT Protocol credit Link 0 stall
                           8'h4F       CCIX DAT Protocol credit Link 1 stall
                           8'h50       CCIX DAT Protocol credit Link 2 stall
                           8'h51       CHI external RSP stall
                           8'h52       CHI external DAT stall
                           8'h53       CCIX MISC Protocol credit Link 0 stall
                           8'h54       CCIX MISC Protocol credit Link 1 stall
                           8'h55       CCIX MISC Protocol credit Link 2 stall
                           8'h56       Request Tracker (RHT) allocations
                           8'h57       Snoop Tracker (SHT) allocations
                           8'h58       Read Data Buﬀer (RDB) allocations
                           8'h59       Write Data Buﬀer (WDB) allocations
                           8'h5A       Snoop Sink Buﬀer (SSB) allocations



        4.3.3.18 por_ccg_ra_ccprtcl_link0_ctl
        Functions as the CXRA CCIX Protocol Link 0 control register. Works with
        por_ccg_ra_ccprtcl_link0_status.

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             64
        Address oﬀset
             16'h1C00
        Type
               RW
        Reset value
             See individual bit resets


           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-53: por_ccg_ra_ccprtcl_link0_ctl

                        63                                                                                                    32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7        4   3   2   1   0

                             Reserved

                     lnk0_send_pftgt_en                                                                           lnk0_link
                   lnk0_dat_rsvdc_ovrd_en                                                                         _en
                           lnk0_en_pbha_prop                                                                   lnk0_link_r
                         lnk0_en_loopback_prop                                                                 eq
                               lnk0_cbusy_prop_ctl                                                           lnk0_link_up
                                 lnk0_dis_rmt_devevent                                                    lnk0_dvmdomain_
                                     lnk0_dis_rmt_datasrc                                                 req
                                           lnk0_send_compack                                        lnk0_num_snpcrds
                                               lnk0_smp_mode_en                              lnk0_dis_cpuevent_prop
                                    lnk0_rspmsg_send_exp_agentid                           lnk0_excl_load_dwngrd
                                                                                        lnk0_excl_store_dwngrd
                                                                                      lnk0_excl_resperr_ovrd
                                                                                  lnk0_excl_resperr_value
                                                                              lnk0_spcl_cbkwr_crd_en



Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes
Bits    Name                            Description                                                                           Type Reset
[63:26] Reserved                        Reserved                                                                              RO   -
[25]    lnk0_send_pftgt_en              When set, enables sending Prefetch Target (CHI) or MemSpecRd (CXL)                    RW   1'b1
                                        over link 0.
[24]    lnk0_dat_rsvdc_ovrd_en          When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW               1'b0
                                        incoming data on CCIX Link 0. Note: This ﬁeld is applicable only when SMP
                                        Mode enable bit is clear (i.e. Non-SMP mode)
[23]    lnk0_en_pbha_prop               When set, enables propagation of PBHA on CCIX Link 0.                                 RW   1'b1
[22]    lnk0_en_loopback_prop           When set, enables propagation of LoopBack on CCIX Link 0.                             RW   1'b1
[21:20] lnk0_cbusy_prop_ctl             Controls the propagation of Cbusy ﬁeld for CCIX Link 0.                               RW   2'b0

                                        2'b00      Send RA Cbusy on all responses based on the limits
                                                   programmed in por_ccg_ra_cbusy_limit_ctl
                                        2'b01      Pass through remote CBusy on late completion responses
                                                   (CompData, Comp)
                                        2'b10      Greater of RA Cbusy or remote Cbusy. Applicable to
                                                   responses where remote Cbusy can be sent

                                        NOTE: This ﬁeld is applicable SMP and CXL modes
[19]    lnk0_dis_rmt_devevent           When set, disables propagation of remote Dev Event ﬁeld for CCIX Link 0.              RW   1'b0
                                        NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                        (i.e. SMP Mode enable bit is set)




Bits    Name                              Description                                                                    Type Reset
[18]    lnk0_dis_rmt_datasrc              When set, disables propagation of remote data source for CCIX Link 0.          RW     1'b0
                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[17]    lnk0_send_compack                 When set, sends CompAck for CCIX Link 0.                                       RW     1'b0
[16]    lnk0_smp_mode_en                  When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX            RW     Conﬁguration
                                          Link 0.                                                                               dependent
[15]    lnk0_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                     1'b0
                                     Link 0
[14]    lnk0_spcl_cbkwr_crd_en            When set, notiﬁes RA to use special credits from HA to send CopyBack           RW     1'b0
                                          writes on CCIX Link 0 NOTE: This ﬁeld is applicable only if the link
                                          programmed for SMP mode (i.e. SMP Mode enable bit is set)
[13:12] lnk0_excl_resperr_value           Two bit value to override RespErr ﬁeld of an exclusive response. Applicable RW        2'b0
                                          only if lnk0_excl_resperr_ovrd bit is set. NOTE: This ﬁeld is applicable
                                          only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must
                                          only be used if the corresponding link end pair does not support exclusive
                                          monitoring
[11]    lnk0_excl_resperr_ovrd            When set, overrides the RespErr ﬁeld of exclusive response with the       RW          1'b0
                                          lnk0_excl_resperr_value ﬁeld NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[10]    lnk0_excl_store_dwngrd            When set, downgrades shareable exclusive store to shareable store when         RW     1'b0
                                          sending on CCIX Link 0 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[9]     lnk0_excl_load_dwngrd             When set, downgrades shareable exclusive load to shareable load when           RW     1'b0
                                          sending on CCIX Link 0 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[8]     lnk0_dis_cpuevent_prop            When set, disables the propagation of CPU Events on CCIX Link 0 NOTE:          RW     1'b0
                                          This ﬁeld is applicable only when SMP Mode enable is set.
[7:4]   lnk0_num_snpcrds                  Controls the number of CCIX snoop credits assigned to Link 0                   RW     4'b0

                                          4'h0      Total credits are equally divided across all links
                                          4'h1      25% of credits assigned
                                          4'h2      50% of credits assigned
                                          4'h3      75% of credits assigned
                                          4'h4      100% of credits assigned
                                          4'hF      0% of credits assigned
[3]     lnk0_dvmdomain_req                Controls DVM domain enable (SYSCOREQ) for CCIX Link 0                          RW     1'b0
[2]     lnk0_link_up                      Link Up status. Software writes this register bit to indicate Link status after RW    1'b0
                                          polling Link_ACK and Link_DN status in the remote agent

                                          1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                                  is clear and Link_DN status is set in both local and remote
                                                  agents. The local agent stops responding to any protocol
                                                  activity from remote agent, including acceptance of protocol
                                                  credits, when Link_UP is clear
                                          1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                                  and Link_DN status is clear in both local and remote agents;
                                                  the local agent starts sending local protocol credits to remote
                                                  agent


Bits   Name                          Description                                                                   Type Reset
[1]    lnk0_link_req                 Link Up/Down request; software writes this register bit to request a Link     RW   1'b0
                                     Up or Link Down in the local agent

                                     1'b0          Link Down request
                                     1'b1          Link Up request

                                     The local agent does not return remote protocol credits yet since remote
                                     agent may still be in Link_UP state.
[0]    lnk0_link_en                  Enables CCIX Link 0 when set                                                  RW   1'b0

                                     1'b0            Link is disabled
                                     1'b1            Link is enabled



          4.3.3.19 por_ccg_ra_ccprtcl_link0_status
          Functions as the CXRA CCIX Protocol Link 0 status register. Works with
          por_ccg_ra_ccprtcl_link0_ctl.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C08
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-54: por_ccg_ra_ccprtcl_link0_status

                        63                                                                                                  32

                                                                   Reserved

                        31                                                                              5   4   3   2   1   0

                                                           Reserved

                                                                                    lnk0_ot_early_comp                       lnk0_link
                                                                                            lnk0_ot_cbkwr                    _ack
                                                                                                                          lnk0_link_d
                                                                                                                          own
                                                                                                                        lnk0_dvmdomai
                                                                                                                        n_ack



Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes
Bits   Name                  Description                                                                                         Type Reset
[63:5] Reserved              Reserved                                                                                            RO      -
[4]    lnk0_ot_early_comp    Set, if there is an outstanding request for which early completion has been given for CCIX          RO      1'b0
                             Link0
[3]    lnk0_ot_cbkwr         Provides status for outstanding CopyBack Write for CCIX Link0                                       RO      1'b0
[2]    lnk0_dvmdomain_ack Provides DVM domain status (SYSCOACK) for CCIX Link 0                                                  RO      1'b0
[1]    lnk0_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                   RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all local
                                     protocol credits. The local agent must continue to respond to any remote protocol
                                     activity, including accepting and returning remote protocol credits until Link Up is
                                     clear
[0]    lnk0_link_ack         Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software            RO      1'b0
                             link request

                             1'b0    Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                     request; the local agent stops granting protocol credits and starts returning
                                     protocol credits to the remote agent when Link_ACK is clear
                             1'b1    Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                     start accepting protocol credits from the remote agent

                             NOTE: The local agent must clear Link_DN before setting Link_ACK.



           4.3.3.20 por_ccg_ra_ccprtcl_link1_ctl
           Functions as the CXRA CCIX Protocol Link 1 control register. Works with
           por_ccg_ra_ccprtcl_link1_status.

           Conﬁgurations
           This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                16'h1C10
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-55: por_ccg_ra_ccprtcl_link1_ctl

                        63                                                                                                    32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7        4   3   2   1   0

                             Reserved

                     lnk1_send_pftgt_en                                                                           lnk1_link
                   lnk1_dat_rsvdc_ovrd_en                                                                         _en
                           lnk1_en_pbha_prop                                                                   lnk1_link_r
                         lnk1_en_loopback_prop                                                                 eq
                               lnk1_cbusy_prop_ctl                                                           lnk1_link_up
                                 lnk1_dis_rmt_devevent                                                    lnk1_dvmdomain_
                                     lnk1_dis_rmt_datasrc                                                 req
                                           lnk1_send_compack                                        lnk1_num_snpcrds
                                               lnk1_smp_mode_en                              lnk1_dis_cpuevent_prop
                                    lnk1_rspmsg_send_exp_agentid                           lnk1_excl_load_dwngrd
                                                                                        lnk1_excl_store_dwngrd
                                                                                      lnk1_excl_resperr_ovrd
                                                                                  lnk1_excl_resperr_value
                                                                              lnk1_spcl_cbkwr_crd_en



Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes
Bits    Name                            Description                                                                           Type Reset
[63:26] Reserved                        Reserved                                                                              RO   -
[25]    lnk1_send_pftgt_en              When set, enables sending Prefetch Target (CHI) over link 1. Note: This               RW   1'b1
                                        ﬁeld is not-applicable in CXL mode for link1
[24]    lnk1_dat_rsvdc_ovrd_en          When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW               1'b0
                                        incoming data on CCIX Link 1. Note: This ﬁeld is applicable only when SMP
                                        Mode enable bit is clear (i.e. Non-SMP mode)
[23]    lnk1_en_pbha_prop               When set, enables propagation of PBHA on CCIX Link 1.                                 RW   1'b1
[22]    lnk1_en_loopback_prop           When set, enables propagation of LoopBack on CCIX Link 1.                             RW   1'b1




Bits    Name                              Description                                                                 Type Reset
[21:20] lnk1_cbusy_prop_ctl               Controls the propagation of Cbusy ﬁeld for CCIX Link 1.                     RW     2'b0

                                          2'b00     Send RA Cbusy on all responses based on the limits
                                                    programmed in por_ccg_ra_cbusy_limit_ctl
                                          2'b01     Pass through remote CBusy on late completion responses
                                                    (CompData, Comp)
                                          2'b10     Greater of RA Cbusy or remote Cbusy. Applicable to
                                                    responses where remote Cbusy can be sent

                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[19]    lnk1_dis_rmt_devevent             When set, disables propagation of remote Dev Event ﬁeld for CCIX Link 1.    RW     1'b0
                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[18]    lnk1_dis_rmt_datasrc              When set, disables propagation of remote data source for CCIX Link 1.       RW     1'b0
                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[17]    lnk1_send_compack                 When set, sends CompAck for CCIX Link 1.                                    RW     1'b0
[16]    lnk1_smp_mode_en                  When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX         RW     Conﬁguration
                                          Link 1.                                                                            dependent
[15]    lnk1_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                  1'b0
                                     Link 1
[14]    lnk1_spcl_cbkwr_crd_en            When set, notiﬁes RA to use special credits from HA to send CopyBack        RW     1'b0
                                          writes on CCIX Link 1 NOTE: This ﬁeld is applicable only if the link
                                          programmed for SMP mode (i.e. SMP Mode enable bit is set)
[13:12] lnk1_excl_resperr_value           Two bit value to override RespErr ﬁeld of an exclusive response. Applicable RW     2'b0
                                          only if lnk1_excl_resperr_ovrd bit is set. NOTE: This ﬁeld is applicable
                                          only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must
                                          only be used if the corresponding link end pair does not support exclusive
                                          monitoring
[11]    lnk1_excl_resperr_ovrd            When set, overrides the RespErr ﬁeld of exclusive response with the       RW       1'b0
                                          lnk1_excl_resperr_value ﬁeld NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[10]    lnk1_excl_store_dwngrd            When set, downgrades shareable exclusive store to shareable store when      RW     1'b0
                                          sending on CCIX Link 1 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[9]     lnk1_excl_load_dwngrd             When set, downgrades shareable exclusive load to shareable load when        RW     1'b0
                                          sending on CCIX Link 1 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[8]     lnk1_dis_cpuevent_prop            When set, disables the propagation of CPU Events on CCIX Link 1 NOTE:       RW     1'b0
                                          This ﬁeld is applicable only when SMP Mode enable parameter is set.




Bits    Name                          Description                                                                   Type Reset
[7:4]   lnk1_num_snpcrds              Controls the number of CCIX snoop credits assigned to Link 1                  RW     4'b0

                                      4'h0     Total credits are equally divided across all links
                                      4'h1     25% of credits assigned
                                      4'h2     50% of credits assigned
                                      4'h3     75% of credits assigned
                                      4'h4     100% of credits assigned
                                      4'hF     0% of credits assigned
[3]     lnk1_dvmdomain_req            Controls DVM domain enable (SYSCOREQ) for CCIX Link 1                         RW     1'b0
[2]     lnk1_link_up                  Link Up status. Software writes this register bit to indicate Link status after RW   1'b0
                                      polling Link_ACK and Link_DN status in the remote agent

                                      1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                              is clear and Link_DN status is set in both local and remote
                                              agents. The local agent stops responding to any protocol
                                              activity from remote agent, including acceptance of protocol
                                              credits, when Link_UP is clear
                                      1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                              and Link_DN status is clear in both local and remote agents;
                                              the local agent starts sending local protocol credits to remote
                                              agent
[1]     lnk1_link_req                 Link Up/Down request; software writes this register bit to request a Link     RW     1'b0
                                      Up or Link Down in the local agent

                                      1'b0          Link Down request
                                      1'b1          Link Up request

                                      The local agent does not return remote protocol credits yet since remote
                                      agent may still be in Link_UP state.
[0]     lnk1_link_en                  Enables CCIX Link 1 when set                                                  RW     1'b0

                                      1'b0            Link is disabled
                                      1'b1            Link is enabled



           4.3.3.21 por_ccg_ra_ccprtcl_link1_status
           Functions as the CXRA CCIX Protocol Link 1 status register. Works with
           por_ccg_ra_ccprtcl_link1_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C18


           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-56: por_ccg_ra_ccprtcl_link1_status

                        63                                                                                                  32

                                                                   Reserved

                        31                                                                              5   4   3   2   1   0

                                                           Reserved

                                                                                    lnk1_ot_early_comp                       lnk1_link
                                                                                            lnk1_ot_cbkwr                    _ack
                                                                                                                          lnk1_link_d
                                                                                                                          own
                                                                                                                        lnk1_dvmdomai
                                                                                                                        n_ack



Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes
Bits   Name                  Description                                                                                         Type Reset
[63:5] Reserved              Reserved                                                                                            RO      -
[4]    lnk1_ot_early_comp    Set, if there is an outstanding request for which early completion has been given for CCIX          RO      1'b0
                             Link1
[3]    lnk1_ot_cbkwr         Provides status for outstanding CopyBack Write for CCIX Link1                                       RO      1'b0
[2]    lnk1_dvmdomain_ack Provides DVM domain status (SYSCOACK) for CCIX Link 1                                                  RO      1'b0
[1]    lnk1_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                   RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all local
                                     protocol credits. The local agent must continue to respond to any remote protocol
                                     activity, including accepting and returning remote protocol credits until Link Up is
                                     clear
[0]    lnk1_link_ack         Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software            RO      1'b0
                             link request

                             1'b0    Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                     request; the local agent stops sending protocol credits to the remote agent when
                                     Link_ACK is clear
                             1'b1    Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                     start accepting protocol credits from the remote agent

                             NOTE: The local agent must clear Link_DN before setting Link_ACK.




           4.3.3.22 por_ccg_ra_ccprtcl_link2_ctl
           Functions as the CXRA CCIX Protocol Link 2 control register. Works with
           por_ccg_ra_ccprtcl_link2_status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C20
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-57: por_ccg_ra_ccprtcl_link2_ctl

                        63                                                                                                    32

                                                                   Reserved

                        31              26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7        4   3   2   1   0

                             Reserved

                     lnk2_send_pftgt_en                                                                           lnk2_link
                   lnk2_dat_rsvdc_ovrd_en                                                                         _en
                           lnk2_en_pbha_prop                                                                   lnk2_link_r
                         lnk2_en_loopback_prop                                                                 eq
                               lnk2_cbusy_prop_ctl                                                           lnk2_link_up
                                 lnk2_dis_rmt_devevent                                                    lnk2_dvmdomain_
                                     lnk2_dis_rmt_datasrc                                                 req
                                           lnk2_send_compack                                        lnk2_num_snpcrds
                                               lnk2_smp_mode_en                              lnk2_dis_cpuevent_prop
                                    lnk2_rspmsg_send_exp_agentid                           lnk2_excl_load_dwngrd
                                                                                        lnk2_excl_store_dwngrd
                                                                                      lnk2_excl_resperr_ovrd
                                                                                  lnk2_excl_resperr_value
                                                                              lnk2_spcl_cbkwr_crd_en



Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes
Bits    Name                            Description                                                                           Type Reset
[63:26] Reserved                        Reserved                                                                              RO   -


Bits    Name                              Description                                                                 Type Reset
[25]    lnk2_send_pftgt_en                When set, enables sending Prefetch Target (CHI) over link 2. Note: This     RW     1'b1
                                          ﬁeld is not-applicable in CXL mode for link2
[24]    lnk2_dat_rsvdc_ovrd_en            When set, overrides CHI DAT RSVDC ﬁeld with dat rsvdc strap input for     RW       1'b0
                                          incoming data on CCIX Link 2. Note: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode)
[23]    lnk2_en_pbha_prop                 When set, enables propagation of PBHA on CCIX Link 2.                       RW     1'b1
[22]    lnk2_en_loopback_prop             When set, enables propagation of LoopBack on CCIX Link 2.                   RW     1'b1
[21:20] lnk2_cbusy_prop_ctl               Controls the propagation of Cbusy ﬁeld for CCIX Link 2.                     RW     2'b0

                                          2'b00     Send RA Cbusy on all responses based on the limits
                                                    programmed in por_ccg_ra_cbusy_limit_ctl
                                          2'b01     Pass through remote CBusy on late completion responses
                                                    (CompData, Comp)
                                          2'b10     Greater of RA Cbusy or remote Cbusy. Applicable to
                                                    responses where remote Cbusy can be sent

                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[19]    lnk2_dis_rmt_devevent             When set, disables propagation of remote Dev Event ﬁeld for CCIX Link 2.    RW     1'b0
                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[18]    lnk2_dis_rmt_datasrc              When set, disables propagation of remote data source for CCIX Link 2.       RW     1'b0
                                          NOTE: This ﬁeld is applicable only if the link programmed for SMP mode
                                          (i.e. SMP Mode enable bit is set)
[17]    lnk2_send_compack                 When set, sends CompAck for CCIX Link 2.                                    RW     1'b0
[16]    lnk2_smp_mode_en                  When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX         RW     Conﬁguration
                                          Link 2.                                                                            dependent
[15]    lnk2_rspmsg_send_exp_agentid When set sends Expanded Agent ID on CCIX Response Messages for CCIX RW                  1'b0
                                     Link 2
[14]    lnk2_spcl_cbkwr_crd_en            When set, notiﬁes RA to use special credits from HA to send CopyBack        RW     1'b0
                                          writes on CCIX Link 2 NOTE: This ﬁeld is applicable only if the link
                                          programmed for SMP mode (i.e. SMP Mode enable bit is set)
[13:12] lnk2_excl_resperr_value           Two bit value to override RespErr ﬁeld of an exclusive response. Applicable RW     2'b0
                                          only if lnk2_excl_resperr_ovrd bit is set. NOTE: This ﬁeld is applicable
                                          only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must
                                          only be used if the corresponding link end pair does not support exclusive
                                          monitoring
[11]    lnk2_excl_resperr_ovrd            When set, overrides the RespErr ﬁeld of exclusive response with the       RW       1'b0
                                          lnk2_excl_resperr_value ﬁeld NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[10]    lnk2_excl_store_dwngrd            When set, downgrades shareable exclusive store to shareable store when      RW     1'b0
                                          sending on CCIX Link 2 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring
[9]     lnk2_excl_load_dwngrd             When set, downgrades shareable exclusive load to shareable load when        RW     1'b0
                                          sending on CCIX Link 2 NOTE: This ﬁeld is applicable only when SMP
                                          Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the
                                          corresponding link end pair does not support exclusive monitoring



Bits    Name                          Description                                                                   Type Reset
[8]     lnk2_dis_cpuevent_prop        When set, disables the propagation of CPU Events on CCIX Link 2 NOTE:         RW     1'b0
                                      This ﬁeld is applicable only when SMP Mode enable parameter is set.
[7:4]   lnk2_num_snpcrds              Controls the number of CCIX snoop credits assigned to Link 2                  RW     4'b0

                                      4'h0     Total credits are equally divided across all links
                                      4'h1     25% of credits assigned
                                      4'h2     50% of credits assigned
                                      4'h3     75% of credits assigned
                                      4'h4     100% of credits assigned
                                      4'hF     0% of credits assigned
[3]     lnk2_dvmdomain_req            Controls DVM domain enable (SYSCOREQ) for CCIX Link 2                         RW     1'b0
[2]     lnk2_link_up                  Link Up status. Software writes this register bit to indicate Link status after RW   1'b0
                                      polling Link_ACK and Link_DN status in the remote agent

                                      1'b0    Link is not Up. Software clears Link_UP when Link_ACK status
                                              is clear and Link_DN status is set in both local and remote
                                              agents. The local agent stops responding to any protocol
                                              activity from remote agent, including acceptance of protocol
                                              credits, when Link_UP is clear
                                      1'b1    Link is Up. Software sets Link_UP when Link_ACK status is set
                                              and Link_DN status is clear in both local and remote agents;
                                              the local agent starts sending local protocol credits to remote
                                              agent
[1]     lnk2_link_req                 Link Up/Down request; software writes this register bit to request a Link     RW     1'b0
                                      Up or Link Down in the local agent

                                      1'b0          Link Down request
                                      1'b1          Link Up request

                                      The local agent does not return remote protocol credits yet since remote
                                      agent may still be in Link_UP state.
[0]     lnk2_link_en                  Enables CCIX Link 2 when set                                                  RW     1'b0

                                      1'b0            Link is disabled
                                      1'b1            Link is enabled



           4.3.3.23 por_ccg_ra_ccprtcl_link2_status
           Functions as the CXRA CCIX Protocol Link 2 status register. Works with
           por_ccg_ra_ccprtcl_link2_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64



           Address oﬀset
                16'h1C28
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-58: por_ccg_ra_ccprtcl_link2_status

                        63                                                                                                  32

                                                                   Reserved

                        31                                                                              5   4   3   2   1   0

                                                           Reserved

                                                                                    lnk2_ot_early_comp                       lnk2_link
                                                                                            lnk2_ot_cbkwr                    _ack
                                                                                                                          lnk2_link_d
                                                                                                                          own
                                                                                                                        lnk2_dvmdomai
                                                                                                                        n_ack



Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes
Bits   Name                  Description                                                                                         Type Reset
[63:5] Reserved              Reserved                                                                                            RO      -
[4]    lnk2_ot_early_comp    Set, if there is an outstanding request for which early completion has been given for CCIX          RO      1'b0
                             Link2
[3]    lnk2_ot_cbkwr         Provides status for outstanding CopyBack Write for CCIX Link2                                       RO      1'b0
[2]    lnk2_dvmdomain_ack Provides DVM domain status (SYSCOACK) for CCIX Link 2                                                  RO      1'b0
[1]    lnk2_link_down        Link Down status; hardware updates this register bit to indicate Link Down status                   RO      1'b1

                             1'b0    Link is not Down; hardware clears Link_DN when it receives a Link Up request
                             1'b1    Link is Down; hardware sets Link_DN after the local agent has received all local
                                     protocol credits. The local agent must continue to respond to any remote protocol
                                     activity, including accepting and returning remote protocol credits until Link Up is
                                     clear




Bits   Name                Description                                                                                   Type Reset
[0]    lnk2_link_ack       Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software      RO    1'b0
                           link request

                           1'b0    Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down
                                   request; the local agent stops sending protocol credits to the remote agent when
                                   Link_ACK is clear
                           1'b1    Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to
                                   start accepting protocol credits from the remote agent

                           NOTE: The local agent must clear Link_DN before setting Link_ACK.



           4.3.4 CCLA register descriptions
           This section lists the CCLA registers.


           4.3.4.1 por_ccla_node_info
           Provides component identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h0
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-59: por_ccla_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-75: por_ccla_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                               RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0105



           4.3.4.2 por_ccla_child_info
           Provides component child identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-60: por_ccla_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-76: por_ccla_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



           4.3.4.3 por_ccla_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h988
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




             Figure 4-61: por_ccla_secure_register_groups_override

                            63                                                                                                 32

                                                                    Reserved

                            31                                                                 8   7   6   5   4   3   2   1   0

                                                        Reserved

                                                                 ras_secure_access_override                                   cfg_ctl
                                                                                 cxlerrinj_ctl                              Reserved
                                                                                         ull_ctl                         linkid_ctl
                                                                                        cxllink_ctl                    portid_ctl



Table 4-77: por_ccla_secure_register_groups_override attributes
Bits     Name                             Description                                                                               Type   Reset
[63:8]   Reserved                         Reserved                                                                                  RO     -
[7]      ras_secure_access_override       Allow Non-secure access to Secure RAS registers                                           RW     1'b0
[6]      cxlerrinj_ctl                    Allows Non-secure access to Secure CXL error injection registers                          RW     1'b0
[5]      ull_ctl                          Allows Non-secure access to Secure upper link layer control registers                     RW     1'b0
[4]      cxllink_ctl                      Allows Non-secure access to Secure CXL link layer registers                               RW     1'b0
[3]      portid_ctl                       Allows Non-secure access to Secure LA Port ID registers                                   RW     1'b0
[2]      linkid_ctl                       Allows Non-secure access to Secure LA Link ID registers                                   RW     1'b0
[1]      Reserved                         Reserved                                                                                  RO     -
[0]      cfg_ctl                          Allows Non-secure access to Secure conﬁguration control register                          RW     1'b0



             4.3.4.4 por_ccla_unit_info
             Provides component identiﬁcation information for CCLA.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h910
             Type
                       RO
             Reset value
                  See individual bit resets
             Usage constraints
                  There are no usage constraints.


            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-62: por_ccla_unit_info

                           63                                                                  40 39                           32

                                                          Reserved

                                                                                                                portfwd_dynamic_
                                                                                                                crds
                           31                  24 23 22                         13 12                          3   2       1   0

                                                               Reserved                 rx_stl_buffer_depth

                portfwd_static_c                    ccla_portfwd_en                     rx_stl_ram_parity_gen                    ccix_pres
                             rds                                                                                                 ent
                                                                                                                               cxl_present



Table 4-78: por_ccla_unit_info attributes
Bits     Name                    Description                                                                  Type Reset
[63:40] Reserved                 Reserved                                                                     RO       -
[39:32] portfwd_dynamic_crds Number of dynamic credits granted by this CCLA port for port forwarded           RO       Conﬁguration
                             traﬃc                                                                                     dependent
[31:24] portfwd_static_crds      Number of static credits granted by this CCLA port for port forwarded        RO       Conﬁguration
                                 traﬃc                                                                                 dependent
[23]     ccla_portfwd_en         Port forwarding is enabled at this CCLA port                                 RO       Conﬁguration
                                                                                                                       dependent
[22:13] Reserved                 Reserved                                                                     RO       -
[12:3]   rx_stl_buﬀer_depth      Depth of CCL stalling channel RX buﬀer for CXS RSP with data messages        RO       Conﬁguration
                                                                                                                       dependent
[2]      rx_stl_ram_parity_gen   Option to generate parity bits for the RX STL buﬀer                          RO       Conﬁguration
                                                                                                                       dependent
[1]      cxl_present             Option to generate CXL support over CXS                                      RO       Conﬁguration
                                                                                                                       dependent
[0]      ccix_present            Option to generate CCIX support over CXS                                     RO       Conﬁguration
                                                                                                                       dependent



            4.3.4.5 por_ccla_cfg_ctl
            Functions as the conﬁguration control register for CCLA.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64



           Address oﬀset
                16'hB00
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cfg_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-63: por_ccla_cfg_ctl

                          63                                                                                             35 34       32

                                                             Reserved

                                                                                                                                     linkend_arb
                                                                                                                                     _cnt
                          31       27 26 25 24    22 21    19 18      16 15              11 10   9   8   7   6   5   4   3   2   1   0

                                                                              Reserved

               linkend_arb_c                                                                                                  la_cxl_mo
                          nt                                                                                                  de_en
                          ha_cxl_type                                                                                      la_device_m
                               link2_weight                                                                                ode_en
                                       link1_weight                                                                    cxl_type
                                               link0_weight                                                        cxl_mem_en
                                                     smp_link2_viral_prop_en                                     cxl_cache_en
                                                        smp_link1_viral_prop_en                              Reserved
                                                                                                         smp_link0_viral_prop_en



Table 4-79: por_ccla_cfg_ctl attributes
Bits    Name                    Description                                                                                               Type Reset
[63:35] Reserved                Reserved                                                                                                  RO   -
[34:27] linkend_arb_cnt         The count for how long each linkend is selected during linkend arbitration. If                            RW   8'h10
                                linkend_arb_cnt=8, each linkend is active for 8 cycles before switching to the next
                                linkend
[26:25] ha_cxl_type             Used to program CXL Type for HA                                                                           RW   2'b01

                                2'b00                      Reserved
                                2'b01                      Type1
                                2'b10                      Type2
                                2'b11                      Type3
[24:22] link2_weight            Determines weight of link2 in CCL linkend arbitration                                                     RW   3'b001
[21:19] link1_weight            Determines weight of link1 in CCL linkend arbitration                                                     RW   3'b001
[18:16] link0_weight            Determines weight of link0 in CCL linkend arbitration                                                     RW   3'b001

Bits    Name                    Description                                                                              Type Reset
[15:11] Reserved                Reserved                                                                                 RO    -
[10]    smp_link2_viral_prop_en When set, enables viral propagation on SMP link2                                         RW    1'b0
[9]     smp_link1_viral_prop_en When set, enables viral propagation on SMP link1                                         RW    1'b0
[8]     smp_link0_viral_prop_en When set, enables viral propagation on SMP link0                                         RW    1'b0
[7:6]   Reserved                Reserved                                                                                 RO    -
[5]     cxl_cache_en            Enable CXL .cache mode, by default is disabled                                           RW    1'b0
[4]     cxl_mem_en              Enable CXL .mem mode, by default is enabled                                              RW    1'b1
[3:2]   cxl_type                Used to program CXL Type for RA                                                          RW    2'b11

                                2'b00                     Reserved
                                2'b01                     Type1
                                2'b10                     Type2
                                2'b11                     Type3
[1]     la_device_mode_en       Enable the Device mode, by default set to Host mode                                      RW    1'b0
[0]     la_cxl_mode_en          When set enables CXL mode                                                                RW    1'b0



           4.3.4.6 por_ccla_aux_ctl
           Functions as the auxiliary control register for CCLA.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hB08
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-64: por_ccla_aux_ctl

                          63                                    51 50      48 47 46     44 43 42   40 39                        32

                                          Reserved                                                            Reserved

                                           lcrdgnt_cycle_count_th                                crdgnt_crd_count_th
                                                              Reserved                      Reserved
                                                                                       crdgnt_cycle_count_th
                          31                                                                                    4   3   2   1   0

                                                                 Reserved

                                                                                    enable_cxl_regs_apb_access                    cg_disabl
                                                                                         disable_viral_err_report                 e
                                                                                                                                disable_byt
                                                                                                                                een_parity_
                                                                                                                                err



Table 4-80: por_ccla_aux_ctl attributes
Bits     Name                            Description                                                                                 Type Reset
[63:51] Reserved                         Reserved                                                                                    RO   -
[50:48] lcrdgnt_cycle_count_th           Maximum number of cycles that need to be elapsed since previous piggyback credits RW             3'b001
                                         were sent, to send a link credit grant message

                                         3'b000                         8 cycles
                                         3'b001                         16 cycles
                                         3'b010                         32 cycles
                                         3'b011                         64 cycles
[47]     Reserved                        Reserved                                                                                    RO   -
[46:44] crdgnt_cycle_count_th            Maximum number of cycles that need to be elapsed since previous piggyback credits RW             3'b010
                                         were sent, to send a protocol (Req, Dat, Snp..) credit grant message

                                         3'b000                      32 cycles
                                         3'b001                      64 cycles
                                         3'b010                      128 cycles
                                         3'b011                      256 cycles
[43]     Reserved                        Reserved                                                                                    RO   -
[42:40] crdgnt_crd_count_th              Maximum number of protocol credits (i.e. Req, Dat, Snp..) that need to be                   RW   3'b010
                                         accumulated to send a credit grant message

                                         3'b000                      16 cycles
                                         3'b001                      32 cycles
                                         3'b010                      64 cycles
                                         3'b011                      128 cycles
[39:4]   Reserved                        Reserved                                                                                    RO   -
[3]      enable_cxl_regs_apb_access When set, Enables the APB access to the CXL registers and Disables the CMN                       RW   1'b0
                                    access
[2]      disable_viral_err_report        When set, disables viral error reporting through CMN's error reporting mechanism            RW   1'b1
[1]      disable_byteen_parity_err       Disables CCLA RX RAM byte enable parity errors                                              RW   1'b0
[0]      cg_disable                      Disables CCLA architectural clock gates                                                     RW   1'b0




           4.3.4.7 por_ccla_ccix_prop_capabilities
           Contains CCIX-supported properties.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-65: por_ccla_ccix_prop_capabilities

                         63                                                                                              32

                                                                 Reserved

                         31                                                                       6   5   3    2     1   0

                                                         Reserved

                                                                                            addrwidth                      nocompack
                                                                                             cachelinesize               partialcach
                                                                                                                         estates



Table 4-81: por_ccla_ccix_prop_capabilities attributes
Bits         Name                               Description                                                   Type            Reset
[63:6]       Reserved                           Reserved                                                      RO              -
[5:3]        addrwidth                          Address width supported                                       RO              3'b001

                                                3'b000                    48b
                                                3'b001                    52b
                                                3'b010                    56b
                                                3'b011                    60b
                                                3'b100                    64b




Bits    Name                                   Description                                                Type        Reset
[2]     cachelinesize                          Cacheline size supported                                   RO          1'b0

                                               1'b0               64B
                                               1'b1               128B
[1]     partialcachestates                     Partial cache states supported                             RO          1'b0

                                               1'b0               False
                                               1'b1               True
[0]     nocompack                              No CompAck supported                                       RO          1'b1

                                               1'b0               False
                                               1'b1               True



       4.3.4.8 por_ccla_cxs_attr_capabilities
       Contains CXS supported attributes.

       Conﬁgurations
       This register is available in all conﬁgurations.

       Attributes
       Width
            64
       Address oﬀset
            16'hC08
       Type
              RO
       Reset value
            See individual bit resets
       Usage constraints
            Only accessible by Secure accesses.

       Bit descriptions
       The following image shows the higher register bit assignments.




           Figure 4-66: por_ccla_cxs_attr_capabilities

                            63                                                                                            35 34 33 32

                                                                    Reserved

                                                                                                                  cxslast             Reserved
                            31 30 29 28 27 26 25 24 23 22 21                     14 13 12 11 10   9   8   7   6   5   4   3   2   1   0

                                                               cxscntlwidth

             cxsprotoco                                                                                                cxsdatafli
                  ltype                                                                                                twidth
                    Reserved                                                                                      Reserved
                   cxslinkcontrol                                                                            cxsmaxpktperflit
                              Reserved                                                                  Reserved
                           cxsprcltypewidth                                                         cxscontinuousdata
                                                                           Reserved               cxserrorfullpkt
                                                                                              cxsdatacheck



Table 4-82: por_ccla_cxs_attr_capabilities attributes
Bits       Name                          Description                                                  Type        Reset
[63:35]    Reserved                      Reserved                                                     RO          -
[34]       cxslast                       CXS LAST signal is supported                                 RO          Conﬁguration dependent
[33:32]    Reserved                      Reserved                                                     RO          -
[31:30]    cxsprotocoltype               CXS Protocol type signal is supported                        RO          Conﬁguration dependent
[29:28]    Reserved                      Reserved                                                     RO          -
[27:26]    cxslinkcontrol                Set to Explicit Credit Return.                               RO          Conﬁguration dependent
[25:24]    Reserved                      Reserved                                                     RO          -
[23:22]    cxsprcltypewidth              Width of CXS TX/RX control                                   RO          Conﬁguration dependent
[21:14]    cxscntlwidth                  Width of CXS TX/RX control                                   RO          Conﬁguration dependent
[13:12]    Reserved                      Reserved                                                     RO          -
[11:10]    cxsdatacheck                  CXS datacheck supported                                      RO          Conﬁguration dependent

                                         2'b00              None
                                         2'b01              Parity
                                         2'b10              SECDED
[9]        cxserrorfullpkt               CXS error full packet supported                              RO          Conﬁguration dependent

                                         1'b0               False
                                         1'b1               True
[8]        cxscontinuousdata             CXS continuous data supported                                RO          Conﬁguration dependent

                                         1'b0               False
                                         1'b1               True
[7:6]      Reserved                      Reserved                                                     RO          -
[5:4]      cxsmaxpktperﬂit               CXS maximum packets per ﬂit supported                        RO          Conﬁguration dependent

                                         2'b00                      2
                                         2'b01                      3
                                         2'b10                      4
[3:2]      Reserved                      Reserved                                                     RO          -


Bits      Name                    Description                                             Type     Reset
[1:0]     cxsdataﬂitwidth         CXS data ﬂit width supported                            RO       2'b01

                                  2'b00               256b
                                  2'b01               512b
                                  2'b10               1024b



          4.3.4.9 por_ccla_permsg_pyld_0_63
          Contains bits[63:0] of CCIX Protocol Error (PER) Message payload.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD00
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-67: por_ccla_permsg_pyld_0_63

                      63                                                                                           32

                                                          per_msg_pyld_0_63

                      31                                                                                           0

                                                          per_msg_pyld_0_63




Table 4-83: por_ccla_permsg_pyld_0_63 attributes
Bits       Name                                 Description                                                   Type       Reset
[63:0]     per_msg_pyld_0_63                    Protocol Error Msg Payload[63:0]                              RW         64'b0




          4.3.4.10 por_ccla_permsg_pyld_64_127
          Contains bits[127:64] of CCIX Protocol Error (PER) Message payload.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD08
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-68: por_ccla_permsg_pyld_64_127

                      63                                                                                         32

                                                         per_msg_pyld_64_127

                      31                                                                                         0

                                                         per_msg_pyld_64_127




Table 4-84: por_ccla_permsg_pyld_64_127 attributes
Bits      Name                                  Description                                                    Type      Reset
[63:0]    per_msg_pyld_64_127                   Protocol Error Msg Payload[127:64]                             RW        64'b0



          4.3.4.11 por_ccla_permsg_pyld_128_191
          Contains bits[192:128] of CCIX Protocol Error (PER) Message payload.

          Conﬁgurations
          This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'hD10
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-69: por_ccla_permsg_pyld_128_191

                      63                                                                                         32

                                                         per_msg_pyld_128_191

                      31                                                                                         0

                                                         per_msg_pyld_128_191




Table 4-85: por_ccla_permsg_pyld_128_191 attributes
Bits      Name                                  Description                                                    Type       Reset
[63:0]    per_msg_pyld_128_191                  Protocol Error Msg Payload[191:128]                            RW         64'b0



          4.3.4.12 por_ccla_permsg_pyld_192_255
          Contains bits[255:192] of CCIX Protocol Error (PER) Message payload.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD18
          Type
                 RW

          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-70: por_ccla_permsg_pyld_192_255

                      63                                                                                         32

                                                         per_msg_pyld_192_255

                      31                                                                                         0

                                                         per_msg_pyld_192_255




Table 4-86: por_ccla_permsg_pyld_192_255 attributes
Bits      Name                                  Description                                                    Type       Reset
[63:0]    per_msg_pyld_192_255                  Protocol Error Msg Payload[255:192]                            RW         64'b0



          4.3.4.13 por_ccla_permsg_ctl
          Contains Control bits to trigger CCIX Protocol Error (PER) Message.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD20
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.


            Figure 4-71: por_ccla_permsg_ctl

                           63                                                                                              32

                                                                     Reserved

                           31                                                14 13              8   7              2   1   0

                                                Reserved                         per_msg_srcid          Reserved

                                                                                              per_msg_srcid_ovrd                per_msg_v
                                                                                                                                ld_set



Table 4-87: por_ccla_permsg_ctl attributes
Bits     Name                   Description                                                                                         Type Reset
[63:14] Reserved                Reserved                                                                                            RO      -
[13:8]   per_msg_srcid          Contains Source ID used on CCIX Protocol Error Msg. Used when per_msg_srcid_ovrd is set.            RW      6'b0
[7:2]    Reserved               Reserved                                                                                            RO      -
[1]      per_msg_srcid_ovrd When set, overrides the Source ID on Protocol Error Msg by value speciﬁed in this register. Or RW               1'b0
                            else the source ID from payload[55:48] is used.
[0]      per_msg_vld_set        When set, sends CCIX Protocol Error Msg. Must be cleared after the current error is processed RW            1'b0
                                and before a new error message is triggered



            4.3.4.14 por_ccla_err_agent_id
            Contains Error Agent ID. Must be programmed by CCIX discovery s/w. Used as TargetID on CCIX
            Protocol Error (PER) Message.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hD28
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.


           Figure 4-72: por_ccla_err_agent_id

                       63                                                                                            32

                                                                 Reserved

                       31                                                                         6   5              0

                                                        Reserved

                                                                                                                 ccix_err_agent
                                                                                                                 _id



Table 4-88: por_ccla_err_agent_id attributes
Bits           Name                                     Description                                       Type            Reset
[63:6]         Reserved                                 Reserved                                          RO              -
[5:0]          ccix_err_agent_id                        CCIX Error AgentID                                RW              6'b0



           4.3.4.15 por_ccla_agentid_to_portid_reg0
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 0 to 7.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD30
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-73: por_ccla_agentid_to_portid_reg0

                       63 62 61            56 55 54 53             48 47 46 45             40 39 38 37               32

                              agent7_portid          agent6_portid           agent5_portid              agent4_portid

               Reserved                                                                             Reserved
                                      Reserved                            Reserved
                       31 30 29            24 23 22 21             16 15 14 13              8   7   6   5              0

                              agent3_portid          agent2_portid           agent1_portid              agent0_portid

               Reserved                                                                             Reserved
                                      Reserved                            Reserved



Table 4-89: por_ccla_agentid_to_portid_reg0 attributes
Bits          Name                        Description                                                           Type        Reset
[63:62]       Reserved                    Reserved                                                              RO          -
[61:56]       agent7_portid               Speciﬁes the Port ID for Agent ID 7                                   RW          6'h0
[55:54]       Reserved                    Reserved                                                              RO          -
[53:48]       agent6_portid               Speciﬁes the Port ID for Agent ID 6                                   RW          6'h0
[47:46]       Reserved                    Reserved                                                              RO          -
[45:40]       agent5_portid               Speciﬁes the Port ID for Agent ID 5                                   RW          6'h0
[39:38]       Reserved                    Reserved                                                              RO          -
[37:32]       agent4_portid               Speciﬁes the Port ID for Agent ID 4                                   RW          6'h0
[31:30]       Reserved                    Reserved                                                              RO          -
[29:24]       agent3_portid               Speciﬁes the Port ID for Agent ID 3                                   RW          6'h0
[23:22]       Reserved                    Reserved                                                              RO          -
[21:16]       agent2_portid               Speciﬁes the Port ID for Agent ID 2                                   RW          6'h0
[15:14]       Reserved                    Reserved                                                              RO          -
[13:8]        agent1_portid               Speciﬁes the Port ID for Agent ID 1                                   RW          6'h0
[7:6]         Reserved                    Reserved                                                              RO          -
[5:0]         agent0_portid               Speciﬁes the Port ID for Agent ID 0                                   RW          6'h0



           4.3.4.16 por_ccla_agentid_to_portid_reg1
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 8 to 15.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD38


           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-74: por_ccla_agentid_to_portid_reg1

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent12_portid
                   agent15_portid                                                                 Reserved
                                        Reserved                                        agent13_portid
                                            agent14_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0

                                                                               agent9_portid              agent8_portid

               Reserved                                                                               Reserved
                   agent11_portid                                         Reserved
                                        Reserved                agent10_portid



Table 4-90: por_ccla_agentid_to_portid_reg1 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent15_portid                 Speciﬁes the Port ID for Agent ID 15                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -
[53:48]       agent14_portid                 Speciﬁes the Port ID for Agent ID 14                                  RW          6'h0
[47:46]       Reserved                       Reserved                                                              RO          -
[45:40]       agent13_portid                 Speciﬁes the Port ID for Agent ID 13                                  RW          6'h0
[39:38]       Reserved                       Reserved                                                              RO          -
[37:32]       agent12_portid                 Speciﬁes the Port ID for Agent ID 12                                  RW          6'h0
[31:30]       Reserved                       Reserved                                                              RO          -
[29:24]       agent11_portid                 Speciﬁes the Port ID for Agent ID 11                                  RW          6'h0
[23:22]       Reserved                       Reserved                                                              RO          -
[21:16]       agent10_portid                 Speciﬁes the Port ID for Agent ID 10                                  RW          6'h0
[15:14]       Reserved                       Reserved                                                              RO          -
[13:8]        agent9_portid                  Speciﬁes the Port ID for Agent ID 9                                   RW          6'h0
[7:6]         Reserved                       Reserved                                                              RO          -
[5:0]         agent8_portid                  Speciﬁes the Port ID for Agent ID 8                                   RW          6'h0

           4.3.4.17 por_ccla_agentid_to_portid_reg2
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 16 to 23.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD40
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-75: por_ccla_agentid_to_portid_reg2

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent20_portid
                   agent23_portid                                                                 Reserved
                                        Reserved                                        agent21_portid
                                            agent22_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




               Reserved                                                                                           agent16_portid
                   agent19_portid                                                                 Reserved
                                        Reserved                                        agent17_portid
                                            agent18_portid                  Reserved



Table 4-91: por_ccla_agentid_to_portid_reg2 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent23_portid                 Speciﬁes the Port ID for Agent ID 23                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -

Bits         Name                          Description                                                         Type        Reset
[53:48]      agent22_portid                Speciﬁes the Port ID for Agent ID 22                                RW          6'h0
[47:46]      Reserved                      Reserved                                                            RO          -
[45:40]      agent21_portid                Speciﬁes the Port ID for Agent ID 21                                RW          6'h0
[39:38]      Reserved                      Reserved                                                            RO          -
[37:32]      agent20_portid                Speciﬁes the Port ID for Agent ID 20                                RW          6'h0
[31:30]      Reserved                      Reserved                                                            RO          -
[29:24]      agent19_portid                Speciﬁes the Port ID for Agent ID 19                                RW          6'h0
[23:22]      Reserved                      Reserved                                                            RO          -
[21:16]      agent18_portid                Speciﬁes the Port ID for Agent ID 18                                RW          6'h0
[15:14]      Reserved                      Reserved                                                            RO          -
[13:8]       agent17_portid                Speciﬁes the Port ID for Agent ID 17                                RW          6'h0
[7:6]        Reserved                      Reserved                                                            RO          -
[5:0]        agent16_portid                Speciﬁes the Port ID for Agent ID 16                                RW          6'h0



          4.3.4.18 por_ccla_agentid_to_portid_reg3
          Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 24 to 31.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD48
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccla_secure_register_groups_override.portid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-76: por_ccla_agentid_to_portid_reg3

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent28_portid
                   agent31_portid                                                                 Reserved
                                        Reserved                                        agent29_portid
                                            agent30_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




               Reserved                                                                                           agent24_portid
                   agent27_portid                                                                 Reserved
                                        Reserved                                        agent25_portid
                                            agent26_portid                  Reserved



Table 4-92: por_ccla_agentid_to_portid_reg3 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent31_portid                 Speciﬁes the Port ID for Agent ID 31                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -
[53:48]       agent30_portid                 Speciﬁes the Port ID for Agent ID 30                                  RW          6'h0
[47:46]       Reserved                       Reserved                                                              RO          -
[45:40]       agent29_portid                 Speciﬁes the Port ID for Agent ID 29                                  RW          6'h0
[39:38]       Reserved                       Reserved                                                              RO          -
[37:32]       agent28_portid                 Speciﬁes the Port ID for Agent ID 28                                  RW          6'h0
[31:30]       Reserved                       Reserved                                                              RO          -
[29:24]       agent27_portid                 Speciﬁes the Port ID for Agent ID 27                                  RW          6'h0
[23:22]       Reserved                       Reserved                                                              RO          -
[21:16]       agent26_portid                 Speciﬁes the Port ID for Agent ID 26                                  RW          6'h0
[15:14]       Reserved                       Reserved                                                              RO          -
[13:8]        agent25_portid                 Speciﬁes the Port ID for Agent ID 25                                  RW          6'h0
[7:6]         Reserved                       Reserved                                                              RO          -
[5:0]         agent24_portid                 Speciﬁes the Port ID for Agent ID 24                                  RW          6'h0



           4.3.4.19 por_ccla_agentid_to_portid_reg4
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 32 to 39.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64


           Address oﬀset
                16'hD50
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-77: por_ccla_agentid_to_portid_reg4

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent36_portid
                   agent39_portid                                                                 Reserved
                                        Reserved                                        agent37_portid
                                            agent38_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




               Reserved                                                                                           agent32_portid
                   agent35_portid                                                                 Reserved
                                        Reserved                                        agent33_portid
                                            agent34_portid                  Reserved



Table 4-93: por_ccla_agentid_to_portid_reg4 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent39_portid                 Speciﬁes the Port ID for Agent ID 39                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -
[53:48]       agent38_portid                 Speciﬁes the Port ID for Agent ID 38                                  RW          6'h0
[47:46]       Reserved                       Reserved                                                              RO          -
[45:40]       agent37_portid                 Speciﬁes the Port ID for Agent ID 37                                  RW          6'h0
[39:38]       Reserved                       Reserved                                                              RO          -
[37:32]       agent36_portid                 Speciﬁes the Port ID for Agent ID 36                                  RW          6'h0
[31:30]       Reserved                       Reserved                                                              RO          -
[29:24]       agent35_portid                 Speciﬁes the Port ID for Agent ID 35                                  RW          6'h0
[23:22]       Reserved                       Reserved                                                              RO          -
[21:16]       agent34_portid                 Speciﬁes the Port ID for Agent ID 34                                  RW          6'h0
[15:14]       Reserved                       Reserved                                                              RO          -


Bits        Name                           Description                                                           Type        Reset
[13:8]      agent33_portid                 Speciﬁes the Port ID for Agent ID 33                                  RW          6'h0
[7:6]       Reserved                       Reserved                                                              RO          -
[5:0]       agent32_portid                 Speciﬁes the Port ID for Agent ID 32                                  RW          6'h0



         4.3.4.20 por_ccla_agentid_to_portid_reg5
         Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 40 to 47.

         Conﬁgurations
         This register is available in all conﬁgurations.

         Attributes
         Width
              64
         Address oﬀset
              16'hD58
         Type
                RW
         Reset value
              See individual bit resets
         Secure group override
              por_ccla_secure_register_groups_override.portid_ctl
         Usage constraints
              Only accessible by Secure accesses.

         Bit descriptions
         The following image shows the higher register bit assignments.

         Figure 4-78: por_ccla_agentid_to_portid_reg5

                       63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




             Reserved                                                                                           agent44_portid
                 agent47_portid                                                                 Reserved
                                      Reserved                                        agent45_portid
                                          agent46_portid                  Reserved
                       31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




             Reserved                                                                                           agent40_portid
                 agent43_portid                                                                 Reserved
                                      Reserved                                        agent41_portid
                                          agent42_portid                  Reserved




Table 4-94: por_ccla_agentid_to_portid_reg5 attributes
Bits          Name                          Description                                                         Type        Reset
[63:62]       Reserved                      Reserved                                                            RO          -
[61:56]       agent47_portid                Speciﬁes the Port ID for Agent ID 47                                RW          6'h0
[55:54]       Reserved                      Reserved                                                            RO          -
[53:48]       agent46_portid                Speciﬁes the Port ID for Agent ID 46                                RW          6'h0
[47:46]       Reserved                      Reserved                                                            RO          -
[45:40]       agent45_portid                Speciﬁes the Port ID for Agent ID 45                                RW          6'h0
[39:38]       Reserved                      Reserved                                                            RO          -
[37:32]       agent44_portid                Speciﬁes the Port ID for Agent ID 44                                RW          6'h0
[31:30]       Reserved                      Reserved                                                            RO          -
[29:24]       agent43_portid                Speciﬁes the Port ID for Agent ID 43                                RW          6'h0
[23:22]       Reserved                      Reserved                                                            RO          -
[21:16]       agent42_portid                Speciﬁes the Port ID for Agent ID 42                                RW          6'h0
[15:14]       Reserved                      Reserved                                                            RO          -
[13:8]        agent41_portid                Speciﬁes the Port ID for Agent ID 41                                RW          6'h0
[7:6]         Reserved                      Reserved                                                            RO          -
[5:0]         agent40_portid                Speciﬁes the Port ID for Agent ID 40                                RW          6'h0



           4.3.4.21 por_ccla_agentid_to_portid_reg6
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 48 to 55.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD60
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-79: por_ccla_agentid_to_portid_reg6

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent52_portid
                   agent55_portid                                                                 Reserved
                                        Reserved                                        agent53_portid
                                            agent54_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




               Reserved                                                                                           agent48_portid
                   agent51_portid                                                                 Reserved
                                        Reserved                                        agent49_portid
                                            agent50_portid                  Reserved



Table 4-95: por_ccla_agentid_to_portid_reg6 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent55_portid                 Speciﬁes the Port ID for Agent ID 55                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -
[53:48]       agent54_portid                 Speciﬁes the Port ID for Agent ID 54                                  RW          6'h0
[47:46]       Reserved                       Reserved                                                              RO          -
[45:40]       agent53_portid                 Speciﬁes the Port ID for Agent ID 53                                  RW          6'h0
[39:38]       Reserved                       Reserved                                                              RO          -
[37:32]       agent52_portid                 Speciﬁes the Port ID for Agent ID 52                                  RW          6'h0
[31:30]       Reserved                       Reserved                                                              RO          -
[29:24]       agent51_portid                 Speciﬁes the Port ID for Agent ID 51                                  RW          6'h0
[23:22]       Reserved                       Reserved                                                              RO          -
[21:16]       agent50_portid                 Speciﬁes the Port ID for Agent ID 50                                  RW          6'h0
[15:14]       Reserved                       Reserved                                                              RO          -
[13:8]        agent49_portid                 Speciﬁes the Port ID for Agent ID 49                                  RW          6'h0
[7:6]         Reserved                       Reserved                                                              RO          -
[5:0]         agent48_portid                 Speciﬁes the Port ID for Agent ID 48                                  RW          5'h0



           4.3.4.22 por_ccla_agentid_to_portid_reg7
           Speciﬁes the mapping of Agent ID to Port ID for Agent IDs 56 to 63.

           Conﬁgurations
           This register is available in all conﬁgurations.



           Attributes
           Width
                64
           Address oﬀset
                16'hD68
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-80: por_ccla_agentid_to_portid_reg7

                         63 62 61            56 55 54 53             48 47 46 45             40 39 38 37                32




               Reserved                                                                                           agent60_portid
                   agent63_portid                                                                 Reserved
                                        Reserved                                        agent61_portid
                                            agent62_portid                  Reserved
                         31 30 29            24 23 22 21             16 15 14 13              8   7   6   5             0




               Reserved                                                                                           agent56_portid
                   agent59_portid                                                                 Reserved
                                        Reserved                                        agent57_portid
                                            agent58_portid                  Reserved



Table 4-96: por_ccla_agentid_to_portid_reg7 attributes
Bits          Name                           Description                                                           Type        Reset
[63:62]       Reserved                       Reserved                                                              RO          -
[61:56]       agent63_portid                 Speciﬁes the Port ID for Agent ID 63                                  RW          6'h0
[55:54]       Reserved                       Reserved                                                              RO          -
[53:48]       agent62_portid                 Speciﬁes the Port ID for Agent ID 62                                  RW          6'h0
[47:46]       Reserved                       Reserved                                                              RO          -
[45:40]       agent61_portid                 Speciﬁes the Port ID for Agent ID 61                                  RW          6'h0
[39:38]       Reserved                       Reserved                                                              RO          -
[37:32]       agent60_portid                 Speciﬁes the Port ID for Agent ID 60                                  RW          6'h0
[31:30]       Reserved                       Reserved                                                              RO          -
[29:24]       agent59_portid                 Speciﬁes the Port ID for Agent ID 59                                  RW          6'h0

Bits         Name                          Description                                                         Type        Reset
[23:22]      Reserved                      Reserved                                                            RO          -
[21:16]      agent58_portid                Speciﬁes the Port ID for Agent ID 58                                RW          6'h0
[15:14]      Reserved                      Reserved                                                            RO          -
[13:8]       agent57_portid                Speciﬁes the Port ID for Agent ID 57                                RW          6'h0
[7:6]        Reserved                      Reserved                                                            RO          -
[5:0]        agent56_portid                Speciﬁes the Port ID for Agent ID 56                                RW          6'h0



          4.3.4.23 por_ccla_agentid_to_portid_val
          Speciﬁes which Agent ID to Port ID mappings are valid.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD70
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_ccla_secure_register_groups_override.portid_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-81: por_ccla_agentid_to_portid_val

                        63                                                                                          32

                                                                   valid

                        31                                                                                          0

                                                                   valid




Table 4-97: por_ccla_agentid_to_portid_val attributes
Bits   Name Description                                                                                                   Type Reset
[63:0] valid   Speciﬁes whether the Port ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63)    RW     63'h0



           4.3.4.24 por_ccla_portfwd_en
           Functions as the Port-to-Port forwarding control register. Works with por_ccla_portfwd_status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD78
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-82: por_ccla_portfwd_en

                        63                                                                                           32

                                                                 port_fwd_en

                        31                                                                                           0

                                                                 port_fwd_en




Table 4-98: por_ccla_portfwd_en attributes
Bits   Name         Description                                                                                            Type Reset
[63:0] port_fwd_en Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit when      RW    64'b0
                   set, enables Port-to-Port forwarding with the corresponding port.

                    1'b0          Port-to-Port forwarding is disabled
                    1'b1          Port-to-Port forwarding is enabled




           4.3.4.25 por_ccla_portfwd_status
           Functions as the Port-to-Port forwarding status register. Works with por_ccla_portfwd_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD80
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-83: por_ccla_portfwd_status

                        63                                                                                          32

                                                                port_fwd_ack

                        31                                                                                          0

                                                                port_fwd_ack




Table 4-99: por_ccla_portfwd_status attributes
Bits   Name          Description                                                                                           Type Reset
[63:0] port_fwd_ack Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit          RO    64'b0
                    represents the status of the port-to-port control request sent to the corresponding port.

                     1'b0        Port-to-Port forwarding channel is de-active.
                     1'b1        Port-to-Port forwarding channel is active



           4.3.4.26 por_ccla_portfwd_req
           Functions as the Port-to-Port forwarding control register. Works with por_ccla_portfwd_status.

           Conﬁgurations
           This register is available in all conﬁgurations.
           Attributes
           Width
                64
           Address oﬀset
                16'hD88
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-84: por_ccla_portfwd_req

                        63                                                                                           32

                                                                port_fwd_req

                        31                                                                                           0

                                                                port_fwd_req




Table 4-100: por_ccla_portfwd_req attributes
Bits   Name          Description                                                                                            Type Reset
[63:0] port_fwd_req Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit is used   RW    64'b0
                    to control the communication channel with the corresponding port.

                     1'b0       Port-to-Port forwarding channel de-activate request
                     1'b1       Port-to-Port forwarding channel activate request



           4.3.4.27 por_ccla_linkid_to_hops
           Speciﬁes number of portforward hops for the linkid.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64



           Address oﬀset
                16'hD90
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.portid_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-85: por_ccla_linkid_to_hops

                       63                                                                                                   32

                                                                Reserved

                       31                                                               9   8   7   6   5   4   3   2   1   0

                                                  Reserved

                                                                        linkid2_num_hops                                linkid0_nu
                                                                                     Reserved                           m_hops
                                                                                                                    Reserved
                                                                                                                linkid1_num_hops



Table 4-101: por_ccla_linkid_to_hops attributes
Bits      Name                      Description                                                                             Type   Reset
[63:9]    Reserved                  Reserved                                                                                RO     -
[8:7]     linkid2_num_hops          Speciﬁes the number of portforward hops for linkid2                                     RW     2'b00
[6:5]     Reserved                  Reserved                                                                                RO     -
[4:3]     linkid1_num_hops          Speciﬁes the number of portforward hops for linkid1                                     RW     2'b00
[2]       Reserved                  Reserved                                                                                RO     -
[1:0]     linkid0_num_hops          Speciﬁes the number of portforward hops for linkid0                                     RW     2'b00



           4.3.4.28 por_ccla_cxl_link_rx_credit_ctl
           CXL Link Rx Credit Control Register

           Conﬁgurations
           This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                16'hE00
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-86: por_ccla_cxl_link_rx_credit_ctl

                        63                                          50 49                             40 39                    32

                                          Reserved                          mem_data_credits

                                                                                                                       mem_req_rsp_cred
                                                                                                                       its
                        31 30 29                            20 19                            10   9                            0

                                    cache_data_credits               cache_rsp_credits                 cache_req_credits

                             mem_req_rsp_credits



Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes
Bits    Name                       Description                                                                   Type Reset
[63:50] Reserved                   Reserved                                                                      RO    -
[49:40] mem_data_credits           Credits to advertise for Mem Data channel at init                             RW    Conﬁguration dependent
[39:30] mem_req_rsp_credits        Credits to advertise for Mem Request or Response channel at init              RW    Conﬁguration dependent
[29:20] cache_data_credits         Credits to advertise for Cache Data channel at init                           RW    Conﬁguration dependent
[19:10] cache_rsp_credits          Credits to advertise for Cache Response channel at init                       RW    Conﬁguration dependent
[9:0]   cache_req_credits          Credits to advertise for Cache Request channel at init                        RW    Conﬁguration dependent



           4.3.4.29 por_ccla_cxl_link_rx_credit_return_stat
           CXL Link Rx Credit Return Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.
           Attributes
           Width
                64
           Address oﬀset
                16'hE08
           Type
                   RO
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-87: por_ccla_cxl_link_rx_credit_return_stat

                        63                                        50 49                          40 39                    32

                                          Reserved                        mem_data_credits

                                                                                                                  mem_req_rsp_cred
                                                                                                                  its
                        31 30 29                          20 19                        10    9                            0

                                    cache_data_credits             cache_rsp_credits              cache_req_credits

                             mem_req_rsp_credits



Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes
Bits    Name                       Description                                                                                  Type Reset
[63:50] Reserved                   Reserved                                                                                     RO     -
[49:40] mem_data_credits           Running snapshot of accumulated Mem Data credits to be returned                              RO     10'b0
[39:30] mem_req_rsp_credits        Running snapshot of accumulated Mem Request or Response credits to be returned               RO     10'b0
[29:20] cache_data_credits         Running snapshot of accumulated Cache Data credits to be returned                            RO     10'b0
[19:10] cache_rsp_credits          Running snapshot of accumulated Cache Response credits to be returned                        RO     10'b0
[9:0]   cache_req_credits          Running snapshot of accumulated Cache Request credits to be returned                         RO     10'b0



           4.3.4.30 por_ccla_cxl_link_tx_credit_stat
           CXL Link Tx Credit Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.
            Attributes
            Width
                 64
            Address oﬀset
                 16'hE10
            Type
                     RO
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-88: por_ccla_cxl_link_tx_credit_stat

                          63                                      50 49                          40 39                    32

                                          Reserved                        mem_data_credits

                                                                                                                  mem_req_rsp_cred
                                                                                                                  its
                          31 30 29                        20 19                         10   9                            0

                                     cache_data_credits            cache_rsp_credits              cache_req_credits

                               mem_req_rsp_credits



Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes
Bits      Name                       Description                                                                               Type   Reset
[63:50]   Reserved                   Reserved                                                                                  RO     -
[49:40]   mem_data_credits           Running snapshot of accumulated Mem Data credits for TX                                   RO     10'b0
[39:30]   mem_req_rsp_credits        Running snapshot of accumulated Mem Request or Response credits for TX                    RO     10'b0
[29:20]   cache_data_credits         Running snapshot of accumulated Cache Data credits for TX                                 RO     10'b0
[19:10]   cache_rsp_credits          Running snapshot of accumulated Cache Response credits for TX                             RO     10'b0
[9:0]     cache_req_credits          Running snapshot of accumulated Cache Request credits for TX                              RO     10'b0



            4.3.4.31 por_ccla_cxl_security_policy
            Contains CXL Security Policy

            Conﬁgurations
            This register is available in all conﬁgurations.
            Attributes
            Width
                 64
            Address oﬀset
                 16'hE50
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-89: por_ccla_cxl_security_policy

                         63                                                                                              32

                                                                     Reserved

                         31                                                                                      2   1   0

                                                                  Reserved

                                                                                                                         Device_Tru
                                                                                                                         st_Level



Table 4-105: por_ccla_cxl_security_policy attributes
Bits    Name                  Description                                                                                     Type Reset
[63:2] Reserved               Reserved                                                                                        RO      -
[1:0]   Device_Trust_Level 0 --> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache   RW        2'h2
                           for both host-attached and device attached memory ranges. The Host can still protect security
                           sensitive memory regions.
                           '1 --> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able
                           to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for
                           host-attached memory ranges will be aborted by the Host.
                           '2 --> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the
                           Host. Please note that these settings only apply to requests on CXL.cache. The device can still
                           source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented
                           using IOMMU based page tables. Default value of this ﬁeld is 2.




          4.3.4.32 por_ccla_cxl_hdm_decoder_capability
          Contains CXL_HDM_Decoder_Capability_Register. Only applicable for Device. Host does not use
          this register

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hE78
          Type
                   RO
          Reset value
               See individual bit resets
          Secure group override
               por_ccla_secure_register_groups_override.cxllink_ctl
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-90: por_ccla_cxl_hdm_decoder_capability

                        63                                                                                            32

                                                                Reserved

                        31                                                       11 10   9   8   7        4   3       0

                                               Reserved

                                                            Poison_On_Decode_Err                                 Decoder_Coun
                                                             Interleave_Support_14                               t
                                                                                                       Target_Count
                                                                                                 Interleave_Support_11



Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes
Bits   Name                   Description                                                                                    Type Reset
[63:11] Reserved              Reserved                                                                                       RO    -
[10]   Poison_On_Decode_Err If set the component is capable of returning poison on read access to addresses that are         RO    1'h0
                            not positively decoded by any HDM Decoders in this component. If clear the component
                            is not capable of returning poison under such scenarios.




Bits    Name                     Description                                                                                 Type Reset
[9]     Interleave_Support_14    If set the component supports interleaving based on Address bit 14 Address bit 13 and       RO    1'h0
                                 Address bit 12. Root ports and switches shall always set this bit indicating support for
                                 interleaving based on Address bits 14-12.
[8]     Interleave_Support_11    If set the component supports interleaving based on Address bit 11 Address bit 10           RO    1'h0
                                 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set
                                 this bit indicating support for interleaving based on Address bit 11-8.
[7:4]   Target_Count             The number of target ports each decoder supports (applicable to Upstream Switch Port        RO    4'h1
                                 and Root Port only). Maximum of 8.
                                 1
                                          1 target port
                                 2
                                          2 target ports
                                 8
                                          8 target ports
                                 Other
                                          Reserved
[3:0]   Decoder_Count            Reports the number of memory address decoders implemented by the component.                 RO    4'h0

                                 0                          1 Decoder
                                 1                          2 Decoders
                                 2                          4 Decoders
                                 3                          6 Decoders
                                 4                          8 Decoders
                                 5                          10 Decoders
                                 Others                     Reserved



           4.3.4.33 por_ccla_cxl_hdm_decoder_global_control
           Contains CXL_HDM_Decoder_Global_Control_Register . Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE80
           Type
                  RW
           Reset value
                See individual bit resets


           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-91: por_ccla_cxl_hdm_decoder_global_control

                        63                                                                                           32

                                                                 Reserved

                        31                                                                                   2   1   0

                                                              Reserved

                                                                                          HDM_Decoder_Enable              Poison_On
                                                                                                                          _Decode_E
                                                                                                                          rr



Table 4-107: por_ccla_cxl_hdm_decoder_global_control attributes
Bits   Name                   Description                                                                                     Type Reset
[63:2] Reserved               Reserved                                                                                        RO      -
[1]    HDM_Decoder_Enable This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and                 RW      1'h0
                          Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode
                          CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and
                          Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions.
[0]    Poison_On_Decode_Err This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the          RW      1'h0
                            component returns poison on read access to addresses that are not positively decoded by
                            the component. If clear the component returns all 1s data without a poison under such
                            scenarios.



           4.3.4.34 por_ccla_cxl_hdm_decoder_0_base_low
           Contains CXL_HDM_Decoder_0_Base_High_Register. Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE88



           Type
                    RWL
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-92: por_ccla_cxl_hdm_decoder_0_base_low

                       63                                                                                         32

                                                                Reserved

                       31      28 27                                                                              0

                                                                      Reserved

                             Memory_Base_Low



Table 4-108: por_ccla_cxl_hdm_decoder_0_base_low attributes
Bits     Name                Description                                                                                Type Reset
[63:32] Reserved             Reserved                                                                                   RO     -
[31:28] Memory_Base_Low      Corresponds to bits 31:28 of the base of the address range managed by decoder 0            RWL 4'h0
[27:0]   Reserved            Reserved                                                                                   RO     -



           4.3.4.35 por_ccla_cxl_hdm_decoder_0_base_high
           Contains CXL_HDM_Decoder_0_Base_Low_Register. Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE90
           Type
                    RWL

           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-93: por_ccla_cxl_hdm_decoder_0_base_high

                       63                                                                                         32

                                                                Reserved

                       31                                                                                         0

                                                           Memory_Base_High




Table 4-109: por_ccla_cxl_hdm_decoder_0_base_high attributes
Bits     Name                 Description                                                                               Type Reset
[63:32] Reserved              Reserved                                                                                  RO     -
[31:0]   Memory_Base_High     Corresponds to bits 63:32 of the base of the address range managed by decoder 0.          RWL 32'h0



           4.3.4.36 por_ccla_cxl_hdm_decoder_0_size_low
           Contains CXL_HDM_Decoder_0_Size_Low_Register. Only applicable for Device. Host does not use
           this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE98
           Type
                   RWL
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-94: por_ccla_cxl_hdm_decoder_0_size_low

                        63                                                                                         32

                                                                 Reserved

                        31      28 27                                                                              0

                                                                       Reserved

                              Memory_Size_Low



Table 4-110: por_ccla_cxl_hdm_decoder_0_size_low attributes
Bits      Name                Description                                                                               Type Reset
[63:32]   Reserved            Reserved                                                                                  RO     -
[31:28]   Memory_Size_Low     Corresponds to bits 31:28 of the size of the address range managed by decoder 0           RWL 4'h0
[27:0]    Reserved            Reserved                                                                                  RO     -



            4.3.4.37 por_ccla_cxl_hdm_decoder_0_size_high
            Contains CXL_HDM_Decoder_0_Size_High_Register. Only applicable for Device. Host does not use
            this register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hEA0
            Type
                     RWL
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-95: por_ccla_cxl_hdm_decoder_0_size_high

                       63                                                                                         32

                                                                Reserved

                       31                                                                                         0

                                                           Memory_Size_High




Table 4-111: por_ccla_cxl_hdm_decoder_0_size_high attributes
Bits      Name                Description                                                                              Type Reset
[63:32]   Reserved            Reserved                                                                                 RO     -
[31:0]    Memory_Size_High    Corresponds to bits 63:32 of the size of address range managed by decoder 0.             RWL    32'h0



           4.3.4.38 por_ccla_cxl_hdm_decoder_0_control
           Contains CXL_HDM_Decoder_0_Control_Register. Only applicable for Device. Host does not use
           this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hEA8
           Type
                     RWL
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.



           Figure 4-96: por_ccla_cxl_hdm_decoder_0_control

                          63                                                                                               32

                                                                   Reserved

                          31                                                    13 12 11 10   9   8   7        4   3       0

                                                Reserved

                                                            Target_Device_Type                                      Interleave_g
                                                                Err_Not_Committed                                   ranularity
                                                                          Committed                       Interleave_Ways
                                                                                                    Lock_On_Commit
                                                                                                  Commit



Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes
Bits    Name                   Description                                                                                        Type Reset
[63:13] Reserved               Reserved                                                                                           RO    -
[12]    Target_Device_Type     0      Target is a CXL Type 2 Device                                                               RWL 1'h0
                               1      Target is a CXL Type 3 Device
[11]    Err_Not_Committed      Indicates the decode programming had an error and decoder is not active.                           RWL 1'h0
[10]    Committed              Indicates the decoder is active                                                                    RWL 1'h0
[9]     Commit                 Software sets this to 1 to commit this decoder                                                     RWL 1'h0
[8]     Lock_On_Commit         If set all RWL ﬁelds in Decoder 0 registers will become read only when Committed changes           RWL 1'h0
                               to 1.
[7:4]   Interleave_Ways        The number of targets across which this memory range is interleaved. 0 - 1 way 1 - 2 way 2         RWL 4'h0
                               4 way 3 8 way All other reserved
[3:0]   Interleave_granularity The number of consecutive bytes that are assigned to each target in the Target List.               RWL 4'h0

                               0       256 Bytes
                               1       512 Bytes
                               2       1024 Bytes (1KB)
                               3       2048 Bytes (2KB)
                               4       4096 Bytes (4KB)
                               5       8192 Bytes (8 KB)
                               6       16384 Bytes (16 KB)



           4.3.4.39 por_ccla_cxl_hdm_decoder_0_dpa_skip_low
           Contains CXL_HDM_Decoder_0_DPA_Skip_Low_Register. Only applicable for Device. Host does
           not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64



           Address oﬀset
                16'hEC0
           Type
                    RWL
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-97: por_ccla_cxl_hdm_decoder_0_dpa_skip_low

                       63                                                                                         32

                                                                Reserved

                       31        28 27                                                                            0

                                                                      Reserved

                             DPA_Skip_Low



Table 4-113: por_ccla_cxl_hdm_decoder_0_dpa_skip_low attributes
Bits     Name         Description                                                                                        Type Reset
[63:32] Reserved      Reserved                                                                                           RO    -
[31:28] DPA_Skip_Low Corresponds to bits 31:28 of the DPA Skip length which when non-zero speciﬁes a length of DPA RWL 4'h0
                     space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this
                     decoder.
[27:0]   Reserved     Reserved                                                                                           RO    -



           4.3.4.40 por_ccla_cxl_hdm_decoder_0_dpa_skip_high
           Contains CXL_HDM_Decoder_0_DPA_Skip_High_Register. Only applicable for Device. Host does
           not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64


            Address oﬀset
                 16'hEC8
            Type
                   RWL
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-98: por_ccla_cxl_hdm_decoder_0_dpa_skip_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                               DPA_Skip_High




Table 4-114: por_ccla_cxl_hdm_decoder_0_dpa_skip_high attributes
Bits     Name            Description                                                                                       Type Reset
[63:32] Reserved         Reserved                                                                                          RO    -
[31:0]   DPA_Skip_High Corresponds to bits 63:32 of the DPA Skip length which when non-zero speciﬁes a length of DPA RWL 32'h0
                       space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this
                       decoder.



            4.3.4.41 por_ccla_snoop_ﬁlter_group_id
            Contains Snoop_Filter_Group_ID

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hED0



            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-99: por_ccla_snoop_ﬁlter_group_id

                         63                                                                                            32

                                                                     Reserved

                         31                                            16 15                                           0

                                             Reserved                                        Group_ID




Table 4-115: por_ccla_snoop_ﬁlter_group_id attributes
Bits     Name       Description                                                                                               Type Reset
[63:16] Reserved Reserved                                                                                                     RO    -
[15:0]   Group_ID Uniquely identiﬁes a snoop ﬁlter instance that is used to track CXL.cache devices below this Port. All      RW    16'h0
                  Ports that share a single Snoop Filter instance shall set this ﬁeld to the same value.



            4.3.4.42 por_ccla_snoop_ﬁlter_eﬀective_size
            Contains Snoop_Filter_Eﬀective_Size

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hED8
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-100: por_ccla_snoop_ﬁlter_eﬀective_size

                         63                                                                                             32

                                                                    Reserved

                         31                                                                                             0

                                                                    Capacity




Table 4-116: por_ccla_snoop_ﬁlter_eﬀective_size attributes
Bits     Name      Description                                                                                               Type Reset
[63:32] Reserved Reserved                                                                                                    RO    -
[31:0]   Capacity Eﬀective Snoop Filter Capacity representing the size of cache that can be eﬀectively tracked by the        RW    32'h0
                  Snoop Filter with this Group ID in multiples of 64K.



            4.3.4.43 por_ccla_dvsec_cxl_range_1_base_high
            Contains DVSEC_CXL_Range_1_Base_High. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hEE0
            Type
                   RWL
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl


            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-101: por_ccla_dvsec_cxl_range_1_base_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                             Memory_Base_High




Table 4-117: por_ccla_dvsec_cxl_range_1_base_high attributes
Bits     Name                Description                                                                                   Type Reset
[63:32] Reserved             Reserved                                                                                      RO    -
[31:0]   Memory_Base_High Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by           RWL 32'h0
                          CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                          has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                          Control register the value of this ﬁeld is not used during address decode. It is recommended
                          that software program this to match CXL HDM Decoder 0 Base High Register for backward
                          compatibility reasons.



            4.3.4.44 por_ccla_dvsec_cxl_range_1_base_low
            Contains DVSEC_CXL_Range_1_Base_Low. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hEE8
            Type
                   RWL
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl

           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-102: por_ccla_dvsec_cxl_range_1_base_low

                       63                                                                                          32

                                                                 Reserved

                       31       28 27                                                                              0

                                                                       Reserved

                              Memory_Base_Low



Table 4-118: por_ccla_dvsec_cxl_range_1_base_low attributes
Bits     Name               Description                                                                                   Type Reset
[63:32] Reserved            Reserved                                                                                      RO    -
[31:28] Memory_Base_Low Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by                RWL 4'h0
                        CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                        has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                        Control register the value of this ﬁeld is not used during address decode. It is recommended
                        that software program this to match CXL HDM Decoder 0 Base Low Register for backward
                        compatibility reasons.
[27:0]   Reserved           Reserved                                                                                      RO    -



           4.3.4.45 por_ccla_dvsec_cxl_range_2_base_high
           Contains DVSEC_CXL_Range_2_Base_High. Only applicable for Device. Host does not use this
           register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hEF0
           Type
                    RWL
           Reset value
                See individual bit resets


            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-103: por_ccla_dvsec_cxl_range_2_base_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                             Memory_Base_High




Table 4-119: por_ccla_dvsec_cxl_range_2_base_high attributes
Bits     Name                Description                                                                                   Type Reset
[63:32] Reserved             Reserved                                                                                      RO    -
[31:0]   Memory_Base_High Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by           RWL 32'h0
                          CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                          has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                          Control register the value of this ﬁeld is not used during address decode. It is recommended
                          that software program this to match the corresponding CXL HDM Decoder Base High
                          Register for backward compatibility reasons.



            4.3.4.46 por_ccla_dvsec_cxl_range_2_base_low
            Contains DVSEC_CXL_Range_2_Base_Low. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hEF8
            Type
                   RWL
            Reset value
                 See individual bit resets

           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-104: por_ccla_dvsec_cxl_range_2_base_low

                       63                                                                                          32

                                                                 Reserved

                       31       28 27                                                                              0

                                                                       Reserved

                              Memory_Base_Low



Table 4-120: por_ccla_dvsec_cxl_range_2_base_low attributes
Bits     Name               Description                                                                                   Type Reset
[63:32] Reserved            Reserved                                                                                      RO    -
[31:28] Memory_Base_Low Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by                RWL 4'h0
                        CONFIG_LOCK
[27:0]   Reserved           Reserved                                                                                      RO    -



           4.3.4.47 por_ccla_dvsec_cxl_control
           Contains DVSEC_CXL_Control. Only applicable for Device. Host does not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF00
           Type
                    RWL
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl

            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-105: por_ccla_dvsec_cxl_control

                        63                                                                                               32

                                                                  Reserved

                        31                                             15 14 13 12 11 10    8   7            3   2   1   0

                                            Reserved

                                                            Viral_Enable                                              Cache_Ena
                                                                    Reserved                                          ble
                                                           Cache_Clean_Eviction                                     IO_Enable
                                                                Cache_SF_Granularity                             Mem_Enable
                                                                                                          Cache_SF_Coverage



Table 4-121: por_ccla_dvsec_cxl_control attributes
Bits     Name                 Description                                                                                     Type Reset
[63:15] Reserved              Reserved                                                                                        RO   -
[14]     Viral_Enable         When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL          RWL 1'h0
                              device may ignore the viral that it receives
[13:12] Reserved              Reserved                                                                                        RO   -
[11]     Cache_Clean_Eviction Performance hint to the device. Locked by CONFIG_LOCK.                                          RWL 1'h0

                              0     Indicates clean evictions from device caches are needed for best performance
                              1     Indicates clean evictions from device caches are NOT needed for best performance
[10:8]   Cache_SF_Granularity Performance hint to the device. Locked by CONFIG_LOCK.                                          RWL 3'h0

                              000        Indicates 64B granular tracking on the Host
                              001        Indicates 128B granular tracking on the Host
                              010        Indicates 256B granular tracking on the Host
                              011        Indicates 512B granular tracking on the Host
                              100        Indicates 1KB granular tracking on the Host
                              101        Indicates 2KB granular tracking on the Host
                              110        Indicates 4KB granular tracking on the Host
                              111        Reserved
[7:3]    Cache_SF_Coverage    Performance hint to the device. Locked by CONFIG_LOCK. 0x00: Indicates no Snoop Filter          RWL 5'h0
                              coverage on the Host For all other values of N: Indicates Snoop Filter coverage on the Host
                              of 2^(N+15d) Bytes.
[2]      Mem_Enable           When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by                RWL 1'h0
                              CONFIG_LOCK.
[1]      IO_Enable            When set enables CXL.io protocol operation when in Flex Bus.CXL mode.                           RWL 1'h1
[0]      Cache_Enable         When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by              RWL 1'h0
                              CONFIG_LOCK.




           4.3.4.48 por_ccla_dvsec_cxl_control2
           Contains DVSEC_CXL_Control2. Only applicable for Device. Host does not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF08
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-106: por_ccla_dvsec_cxl_control2

                        63                                                                                                32

                                                                 Reserved

                        31                                                                                4   3   2   1   0

                                                           Reserved

                                                                              CXL_Reset_Mem_Clr_Enable                      Disable_C
                                                                                      Initiate_CXL_Reset                    aching
                                                                                                                          Initiate_Ca
                                                                                                                          che_Write_B
                                                                                                                          ack



Table 4-122: por_ccla_dvsec_cxl_control2 attributes
Bits   Name                        Description                                                                                  Type Reset
[63:4] Reserved                    Reserved                                                                                     RO      -
[3]    CXL_Reset_Mem_Clr_Enable When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize       RW               1'h0
                                volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr
                                Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared
                                or randomized during CXL Reset.
[2]    Initiate_CXL_Reset          When set to 1 device shall initiate CXL Reset as deﬁned in Section 9.7. This bit always      RW      1'h0
                                   returns the value of 0 when read by the software. A write of 0 is ignored.

Bits   Name                        Description                                                                                 Type Reset
[1]    Initiate_Cache_Write_Back   When set to 1 device shall write back all modiﬁed lines in the local cache and          RW          1'h0
                                   invalidate all lines. The device shall send CacheFlushed message to host as required by
                                   CXL.Cache protocol to indicate it does not hold any modiﬁed lines.
[0]    Disable_Caching             When set to 1 device shall no longer cache new modiﬁed lines in its local cache.            RW      1'h0
                                   Device shall continue to correctly respond to CXL.cache transactions.



           4.3.4.49 por_ccla_dvsec_cxl_lock
           Contains DVSEC_CXL_Lock. Only applicable for Device. Host does not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF10
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-107: por_ccla_dvsec_cxl_lock

                         63                                                                                           32

                                                                 Reserved

                         31                                                                                      1    0

                                                                Reserved

                                                                                                                           CONFIG_LO
                                                                                                                           CK




Table 4-123: por_ccla_dvsec_cxl_lock attributes
Bits   Name            Description                                                                                               Type Reset
[63:1] Reserved        Reserved                                                                                                  RO      -
[0]    CONFIG_LOCK When set all register ﬁelds in the PCIe DVSEC for CXL Devices Capability with RWL attribute                   RW      1'h0
                   become read only. Consult individual register ﬁelds for details. This bit is cleared upon device
                   Conventional Reset. This bit and all the ﬁelds that are locked by this bit are not aﬀected by CXL
                   Reset.



           4.3.4.50 por_ccla_dvsec_ﬂex_bus_port_control
           Contains DVSEC_Flex_Bus_Port_Control

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF18
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-108: por_ccla_dvsec_ﬂex_bus_port_control

                        63                                                                                                  32

                                                                  Reserved

                        31                                                                      7   6   5   4   3   2   1   0

                                                       Reserved

                                                            CXL_Multi_Logical_Device_Enable                                  Cache_Ena
                                                                                 CXL2p0_Enable                               ble
                                                                                          Reserved                        Reserved
                                                                                                                        Mem_Enable




Table 4-124: por_ccla_dvsec_ﬂex_bus_port_control attributes
Bits    Name                              Description                                                                     Type Reset
[63:7] Reserved                           Reserved                                                                        RO    -
[6]     CXL_Multi_Logical_Device_Enable   When set enable Multi-Logical Device operation when in Flex Bus.CXL mode        RW    1'h0
[5]     CXL2p0_Enable                     When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode.            RW    1'h0
[4:3]   Reserved                          Reserved                                                                        RO    -
[2]     Mem_Enable                        When set enables CXL.mem protocol operation when in Flex Bus.CXL mode.          RW    1'h0
[1]     Reserved                          Reserved                                                                        RO    -
[0]     Cache_Enable                      When set enables CXL.cache protocol operation when in Flex Bus.CXL mode.        RW    1'h0



            4.3.4.51 por_ccla_err_capabilities_control
            Contains err_capabilities_control. Only applicable to device. Host doesn't use this register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF40
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-109: por_ccla_err_capabilities_control

                        63                                                                                         32

                                                                 Reserved

                        31                                               14 13 12                                  0

                                            Reserved                                         Reserved

                                                                               Poison_Enabled


Table 4-125: por_ccla_err_capabilities_control attributes
Bits     Name            Description                                                                                        Type Reset
[63:14] Reserved         Reserved                                                                                           RO    -
[13]     Poison_Enabled If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall        RW    1'h0
                        treat poison received on CXL.cache or CXL.mem as uncorrectable error and log the error in
                        Uncorrectable Error Status Register. If this bit is 1 these ports shall treat poison received on
                        CXL.cache or CXL.mem as correctable error and log the error in Correctable Error Status Register.
                        This bit defaults to 1. This bit is hardwired to 1 in CXL 2.0 Upstream Switch Port CXL 2.0
                        Downstream Switch Port and CXL 2.0 device.
[12:0]   Reserved        Reserved                                                                                           RO    -



            4.3.4.52 por_ccla_IDE_key_refresh_time_control
            Contains IDE_key_refresh_time_control. Not applicable to CMN 700

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF58
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-110: por_ccla_IDE_key_refresh_time_control

                         63                                                                                          32

                                                                   Reserved

                         31                                                                                          0

                                                            Tx_Key_Refresh_Time




Table 4-126: por_ccla_IDE_key_refresh_time_control attributes
Bits     Name                  Description                                                                                   Type Reset
[63:32] Reserved               Reserved                                                                                      RO    -
[31:0]   Tx_Key_Refresh_Time Minimum number of ﬂits transmitter needs to block transmission of protocol ﬂits after           RW    32'h0
                             IDE.Start has sent. Used when switching keys.



            4.3.4.53 por_ccla_IDE_truncation_transmit_delay_control
            Contains IDE_truncation_transmit_delay_control.Not applicable to CMN 700

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF60
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-111: por_ccla_IDE_truncation_transmit_delay_control

                         63                                                                                           32

                                                                  Reserved

                         31                                                                  8   7                    0

                                                      Reserved

                                                                                                              Tx_truncation_tr
                                                                                                              ansmit_delay



Table 4-127: por_ccla_IDE_truncation_transmit_delay_control attributes
Bits     Name                        Description                                                                             Type Reset
[63:8] Reserved                      Reserved                                                                                RO    -

Bits     Name                         Description                                                                            Type Reset
[7:0]    Tx_truncation_transmit_delay This parameter feeds into the computation of minimum number of IDE idle ﬂits           RW    8'h0
                                      Transmitter needs send after sending a truncated MAC ﬂit.



             4.3.4.54 por_ccla_ll_to_ull_msg
             Contains lll_to_ull_message

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'hF70
             Type
                    RW
             Reset value
                  See individual bit resets
             Secure group override
                  por_ccla_secure_register_groups_override.cxllink_ctl
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-112: por_ccla_ll_to_ull_msg

                          63                                                                                          32

                                                                   msg_payload

                          31                                                                                          0

                                                                   msg_payload




Table 4-128: por_ccla_ll_to_ull_msg attributes
Bits         Name                    Description                                                                    Type      Reset
[63:0]       msg_payload             Contains 64 bits of message sent from ll to ull                                RW        64'h0




           4.3.4.55 por_ccla_cxl_timeout_isolation_control
           Contains cxl_timeout_isolation_control. Not applicable to CMN 700

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF80
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-113: por_ccla_cxl_timeout_isolation_control

                        63                                                                                                   32

                                                                          Reserved

                        31              27 26 25 24              20 19 18 17 16 15   13 12 11     8   7     5   4   3        0

                             Reserved                 Reserved

               isolation_interrupt_                                                                                 cxl_mem_txn_
                             enable                                                                                 timeout_valu
               isolation_err_cor_enaa                                                                               e
                                   ble                                                                        cxl_mem_txn_timeo
                 cxl_cache_isolation_linkdown_enable                                                          ut_enable
                             cxl_cache_isolation_enable                                                  Reserved
                        cxl_mem_isolation_linkdown_enable                                       cxl_cache_txn_timeout_value
                                    cxl_mem_isolation_enable                              cxl_cache_txn_timeout_enable
                                                                                     Reserved



Table 4-129: por_ccla_cxl_timeout_isolation_control attributes
Bits    Name                                     Description                                                                      Type Reset
[63:27] Reserved                                 Reserved                                                                         RO    -
[26]    isolation_interrupt_enable               When Set this bit enables the generation of an interrupt to indicate that        RW    1'h0
                                                 Isolation has been triggered.


Bits     Name                                 Description                                                                   Type Reset
[25]     isolation_err_cor_enaable            When Set this bit enables the sending of an ERR_COR Message to indicate       RW    1'h0
                                              Isolation has been triggered.
[24:20] Reserved                              Reserved                                                                      RO    -
[19]     cxl_cache_isolation_linkdown_enable This ﬁeld allows System Software to trigger link down on the CXL Root Port if RW     1'h0
                                             CXL.cache enters Isolation mode.
[18]     cxl_cache_isolation_enable           This ﬁeld allows System Software to enable CXL.cache Isolation actions.       RW    1'h0
[17]     cxl_mem_isolation_linkdown_enable This ﬁeld allows System Software to trigger link down on the CXL Root Port if RW       1'h0
                                           CXL.mem enters Isolation mode.
[16]     cxl_mem_isolation_enable             This ﬁeld allows System Software to enable CXL.mem Isolation actions. If this RW    1'h0
                                              ﬁeld is set Isolation actions will be triggered if either a CXL.mem Transaction
                                              Timeout is detected or if the CXL link went down.
[15:13] Reserved                              Reserved                                                                      RO    -
[12]     cxl_cache_txn_timeout_enable         -                                                                             RW    1'h0
[11:8]   cxl_cache_txn_timeout_value          In CXL Root Port Functions that support Transaction Timeout                   RW    4'h0
                                              programmability this ﬁeld allows system software to modify the Transaction
                                              Timeout Value for CXL.cache.
[7:5]    Reserved                             Reserved                                                                      RO    -
[4]      cxl_mem_txn_timeout_enable           When Set this bit enables CXL.mem Transaction Timeout mechanism.              RW    1'h0
[3:0]    cxl_mem_txn_timeout_value            In CXL Root Port Functions that support Transaction Timeout                   RW    4'h0
                                              programmability this ﬁeld allows system software to modify the Transaction
                                              Timeout Value for CXL.mem.



            4.3.4.56 por_ccla_root_port_n_security_policy
            Contains Root_Port_n_Security_Policy_Register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF28
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_ccla_secure_register_groups_override.cxllink_ctl
            Usage constraints
                 Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-114: por_ccla_root_port_n_security_policy

                        63                                                                                           32

                                                                 Reserved

                        31                                                                                   2   1   0

                                                              Reserved

                                                                                                                     Trust_Leve
                                                                                                                     l



Table 4-130: por_ccla_root_port_n_security_policy attributes
Bits      Name               Description                                                                             Type   Reset
[63:2]    Reserved           Reserved                                                                                RO     -
[1:0]     Trust_Level        Trust Level for the CXL.cache Device below Root Port n                                  RW     2'h2



           4.3.4.57 por_ccla_root_port_n_id
           Contains Root_Port_n_ID_Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF30
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.



           Figure 4-115: por_ccla_root_port_n_id

                        63                                                                                            32

                                                                 Reserved

                        31                                                                  8   7                     0

                                                     Reserved                                       Port_Identifier




Table 4-131: por_ccla_root_port_n_id attributes
Bits         Name                         Description                                                          Type        Reset
[63:8]       Reserved                     Reserved                                                             RO          -
[7:0]        Port_Identiﬁer               Port Identiﬁer of the Root Port n                                    RW          8'h0



           4.3.4.58 por_ccla_cxl_link_layer_defeature
           CXL Link Layer Defeature Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE18
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxllink_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-116: por_ccla_cxl_link_layer_defeature

                       63                                                                                           32

                                                                 Reserved

                       31                                                                                       1   0

                                                               Reserved

                                                                                                                         disable_m
                                                                                                                         dh



Table 4-132: por_ccla_cxl_link_layer_defeature attributes
Bits   Name        Description                                                                                               Type Reset
[63:1] Reserved    Reserved                                                                                                  RO      -
[0]    disable_mdh Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP. RW           1'b0
                   After programming, a warm reset is required for the disable to take eﬀect.



           4.3.4.59 por_ccla_ull_ctl
           Upper Link Layer Control Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE20
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.ull_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-117: por_ccla_ull_ctl

                        63                                                                                                 32

                                                                     Reserved

                        31                                                                                         2   1   0

                                                                  Reserved

                                                                                                    ull_to_ull_en               send_vd_i
                                                                                                                                nit



Table 4-133: por_ccla_ull_ctl attributes
Bits   Name         Description                                                                                                     Type Reset
[63:2] Reserved     Reserved                                                                                                        RO      -
[1]    ull_to_ull_en Used to enable ULL-to_ULL mode. Must be set on both sides of the link before 'send_vd_init' is set on          RW      1'b0
                     either side

                    1'b0          When clear, ull-to-ull mode is disabled.
                    1'b1          When set, ull-to-ull mode is enabled.
[0]    send_vd_init Used to send VD Init message. Must only be used for direct ULL to ULL connection. Must be used                  RW      1'b0
                    along with Tx ULL state (tx_ull_state) status bit

                    1'b0       When clear and tx_ull_state is in run_state, sends VD.De-activate ﬂit.
                    1'b1       When set and tx_ull_state is in stop state, sends VD.Activate ﬂit.



           4.3.4.60 por_ccla_ull_status
           Upper Link Layer Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE28
           Type
                   RO
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.ull_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-118: por_ccla_ull_status

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                  2   1   0

                                                               Reserved

                                                                                                rx_ull_state             tx_ull_st
                                                                                                                         ate



Table 4-134: por_ccla_ull_status attributes
Bits         Name                    Description                                                           Type             Reset
[63:2]       Reserved                Reserved                                                              RO               -
[1]          rx_ull_state            Reﬂects the Rx ULL state .                                            RO               1'b0

                                     1'b0          Rx ULL is in Stop state
                                     1'b1          Rx ULL is in Run state
[0]          tx_ull_state            Reﬂects the Tx ULL state .                                            RO               1'b0

                                     1'b0          Tx ULL is in Stop state
                                     1'b1          Tx ULL is in Run state



           4.3.4.61 por_ccla_cxl_ll_errinject_ctl
           CXL .cache .mem Link Layer Error Injection Control Register. Not used in Host mode

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE30
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxlerrinj_ctl


           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-119: por_ccla_cxl_ll_errinject_ctl

                        63                                                                                               32

                                                                    Reserved

                        31                                                                                   3   2   1   0

                                                               Reserved

                                                                                    MemPoisonInjectionStart                CachePois
                                                                                                                           onInjecti
                                                                                                                           onStart
                                                                                                                         Reserved



Table 4-135: por_ccla_cxl_ll_errinject_ctl attributes
Bits   Name                        Description                                                                                 Type Reset
[63:3] Reserved                    Reserved                                                                                    RO      -
[2]    MemPoisonInjectionStart     Software writes 0x1 to this bit to trigger a single poison injection on a CXL.mem message RW        1'b0
                                   in the Tx direction. Hardware must override the poison ﬁeld in the data header slot ofthe
                                   corresponding message (DRS if device, RwD if Host). This bit is required only if CXL.mem
                                   protocol issupported.
[1]    Reserved                    Reserved                                                                                    RO      -
[0]    CachePoisonInjectionStart Software writes 0x1 to this bit to trigger a single poison injection on a CXL.cache         RW        1'b0
                                 message in the Tx direction. Hardware must override the poison ﬁeld in the data header
                                 slot ofthe corresponding message (D2H if device, H2D if Host). This bit is required only if
                                 CXL.cache protocol issupported.



           4.3.4.62 por_ccla_cxl_ll_errinject_stat
           CXL .cache .mem Link Layer Error Injection Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE38
           Type
                  RO


           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.cxlerrinj_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-120: por_ccla_cxl_ll_errinject_stat

                        63                                                                                                 32

                                                                  Reserved

                        31                                                                                 4   3   2   1   0

                                                            Reserved

                                                                                 MemPoisonInjectionBusy                       Reserved
                                                                                                  Reserved                 CachePoison
                                                                                                                           InjectionBu
                                                                                                                           sy



Table 4-136: por_ccla_cxl_ll_errinject_stat attributes
Bits   Name                       Description                                                                                    Type Reset
[63:4] Reserved                   Reserved                                                                                       RO      -
[3]    MemPoisonInjectionBusy     Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to RO         1'b0
                                  indicate that it has indeed ﬁnished poisoning a packet. Software is permitted to poll on
                                  this bit to ﬁnd out when hardware has ﬁnished poison injection. This bit is required only if
                                  CXL.mem protocol issupported.
[2]    Reserved                   Reserved                                                                                       RO      -
[1]    CachePoisonInjectionBusy Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to RO           1'b0
                                indicate that it has indeed ﬁnished poisoning a packet. Software is permitted to poll on
                                this bit to ﬁnd out when hardware has ﬁnished poison injection. This bit is required only if
                                CXL.cache protocol issupported.
[0]    Reserved                   Reserved                                                                                       RO      -



           4.3.4.63 por_ccla_cxl_viral_prop_en
           Bit Vector which controls viral propagation. Each bit represents the logical ID of corresponding
           CML gateway block.

           Conﬁgurations
           This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                16'hE40
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-121: por_ccla_cxl_viral_prop_en

                        63                                                                                          32

                                                                viral_prop_en

                        31                                                                                          0

                                                                viral_prop_en




Table 4-137: por_ccla_cxl_viral_prop_en attributes
Bits   Name          Description                                                                                           Type Reset
[63:0] viral_prop_en Bit vector, where each bit represents logical ID of a CML gateway block present on CMN. Each bit      RW    64'b0
                     when set, enables propagation of CXL Viral to that gateway block.

                     1'b0           Viral propagation is disabled
                     1'b1           Viral propagation is enabled



           4.3.4.64 por_ccla_pmu_event_sel
           Speciﬁes the PMU event to be counted.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64


           Address oﬀset
                16'h2008
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-122: por_ccla_pmu_event_sel

                        63                                                                                             32

                                                                   Reserved

                        31                   24 23                   16 15                    8   7                    0

                             pmu_event3_id           pmu_event2_id           pmu_event1_id            pmu_event0_id




Table 4-138: por_ccla_pmu_event_sel attributes
Bits     Name           Description                                                                                           Type Reset
[63:32] Reserved        Reserved                                                                                              RO    -
[31:24] pmu_event3_id CCLA PMU Event 3 ID; see pmu_event0_id for encodings                                                    RW    8'b0
[23:16] pmu_event2_id CCLA PMU Event 2 ID; see pmu_event0_id for encodings                                                    RW    8'b0
[15:8]   pmu_event1_id CCLA PMU Event 1 ID; see pmu_event0_id for encodings                                                   RW    8'b0
[7:0]    pmu_event0_id CCLA PMU Event 0 ID                                                                                    RW    8'b0

                        8'h00      No event
                        8'h21      LA_RX_CXS : number of RX CXS beats
                        8'h22      LA_TX_CXS : number of TX CXS beats
                        8'h23      LA_RX_CXS_AVG_SIZE : average size of RX CXS beats
                        8'h24      LA_TX_CXS_AVG_SIZE : average size of TX CXS beats
                        8'h25      LA_TX_CXS_LCRD_BACKPRESSURE : CXS backpressue due to lack of CXS credits
                        8'h26      LA_LINK_CRDBUF_OCC : CCLA RX RAM buﬀer occupany
                        8'h27      LA_LINK_CRDBUF_ALLOC: CCLA RX RAM buﬀer allocation
                        8'h28      PFWD RCVR CXS beats
                        8'h29      PFWD SNDR NUM FLITS
                        8'h2A      PFWD SNDR Number of message stalls due to static credits
                        8'h2B      PFWD SNDR Number of message stalls due to dynamic credits




           4.3.4.65 por_ccla_errfr
           Functions as the error feature register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3000
           Type
                  RO
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-123: por_ccla_errfr

                       63                                                                                                            32

                                                                   Reserved

                       31                                               15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                            Reserved                            CEC      CFI             FI      UI      DE       ED

                                                                                                     Reserved



Table 4-139: por_ccla_errfr attributes
Bits      Name         Description                                                                                                        Type   Reset
[63:15]   Reserved     Reserved                                                                                                           RO     -
[14:12]   CEC          Standard corrected error count mechanism                                                                           RO     3'b000

                       3'b000        Does not implement standardized error counter model
                       3'b010        Implements 8-bit error counter in por_ccla_errmisc[39:32]
                       3'b100        Implements 16-bit error counter in por_ccla_errmisc[47:32]
[11:10]   CFI          Corrected error interrupt                                                                                          RO     2'b00
[9:8]     Reserved     Reserved                                                                                                           RO     -
[7:6]     FI           Fault handling interrupt                                                                                           RO     2'b10

Bits      Name         Description                                                                                                 Type      Reset
[5:4]     UI           Uncorrected error interrupt                                                                                 RO        2'b10
[3:2]     DE           Deferred errors for data poison                                                                             RO        2'b01
[1:0]     ED           Error detection                                                                                             RO        2'b01



           4.3.4.66 por_ccla_errctlr
           Functions as the error control register. Controls whether speciﬁc error-handling interrupts and error
           detection/deferment are enabled.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3008
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_ccla_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-124: por_ccla_errctlr

                       63                                                                                                     32

                                                                   Reserved

                       31                                                                  9   8   7          4   3   2   1   0

                                                     Reserved                                      Reserved FI UI DE ED

                                                                                                   CFI



Table 4-140: por_ccla_errctlr attributes
Bits    Name      Description                                                                                                           Type Reset
[63:9] Reserved   Reserved                                                                                                              RO     -


Bits    Name         Description                                                                                                  Type Reset
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_ccla_errfr.CFI                                          RW    1'b0
[7:4]   Reserved     Reserved                                                                                                     RO    -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_ccla_errfr.FI           RW    1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_ccla_errfr.UI                                         RW    1'b0
[1]     DE           Enables error deferment as speciﬁed in por_ccla_errfr.DE                                                     RW    1'b0
[0]     ED           Enables error detection as speciﬁed in por_ccla_errfr.ED                                                     RW    1'b0



              4.3.4.67 por_ccla_errstatus
              Functions as the error status register. AV and MV bits must be cleared in the same cycle, otherwise
              the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3010
              Type
                     W1C
              Reset value
                   See individual bit resets
              Secure group override
                   por_ccla_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-125: por_ccla_errstatus

                          63                                                                                                32

                                                                       Reserved

                          31 30 29 28 27 26 25 24 23 22                                                                      0

                          AV V UE      OF MV    CE DE                                Reserved

                         Reserved               Reserved




Table 4-141: por_ccla_errstatus attributes
Bits    Name       Description                                                                                                     Type Reset
[63:32] Reserved Reserved                                                                                                          RO   -
[31]    AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the   W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear
                   1'b1
                          Address is valid; por_ccla_erraddr contains a physical address for that recorded error
                   1'b0
                          Address is not valid
[30]    V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not       W1C 1'b0
                   cleared to 0 in the same write; write a 1 to clear
                   1'b1
                          At least one error recorded; register is valid
                   1'b0
                          No errors recorded
[29]    UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the    W1C 1'b0
                   same write; write a 1 to clear
                   1'b1
                          At least one error detected that is not corrected and is not deferred to a subordinate
                   1'b0
                          No uncorrected errors detected
[28]    Reserved Reserved                                                                                                          RO   -
[27]    OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear            W1C 1'b0
                   1'b1
                          More than one error detected
                   1'b0
                          Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]    MV         por_ccla_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the   W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear
                   1'b1
                          Miscellaneous registers are valid
                   1'b0
                          Miscellaneous registers are not valid
[25]    Reserved Reserved                                                                                                          RO   -
[24]    CE         Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                   write; write a 1 to clear
                   1'b1
                          At least one transient corrected error recorded
                   1'b0
                          No corrected errors recorded




Bits     Name        Description                                                                                                      Type Reset
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                             At least one error is not corrected and is deferred
                     1'b0
                             No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.4.68 por_ccla_erraddr
              Contains the error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3018
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_ccla_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-126: por_ccla_erraddr

                            63 62                             52 51                                                           32

                            NS            Reserved                                            ADDR

                            31                                                                                                0

                                                                           ADDR




Table 4-142: por_ccla_erraddr attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW   1'b0

                     1'b1             Non-secure transaction
                     1'b0             Secure transaction

                     CONSTRAINT: por_ccla_erraddr.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO   -
[51:0]   ADDR        Transaction address                                                                                        RW   52'b0



              4.3.4.69 por_ccla_errmisc
              Functions as the miscellaneous error register. Contains miscellaneous information about deferred/
              uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3020
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_ccla_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.




           Figure 4-127: por_ccla_errmisc

                        63               57 56                         48 47                                               32

                             Reserved                 ERRSET                             Reserved

                        31                                 20 19                                          4   3            0

                                   Reserved                                    SRCID                              ERRSRC




Table 4-143: por_ccla_errmisc attributes
Bits         Name             Description                                                                           Type        Reset
[63:57]      Reserved         Reserved                                                                              RO          -
[56:48]      ERRSET           RAM entry set address for parity error                                                RW          9'b0
[47:20]      Reserved         Reserved                                                                              RO          -
[19:4]       SRCID            CCIX RAID of the requestor or the snoop target                                        RW          16'b0
[3:0]        ERRSRC           Source of the parity error                                                            RW          4'b000

                              4'b0000                 Read data buﬀer 0
                              4'b0001                 Read data buﬀer 1
                              4'b0010                 Write data buﬀer 0
                              4'b0011                 Write data buﬀer 1
                              4'b0100                 Passive Buﬀer
                              4'b0101                 CCLA Data RAM
                              4'b0110:                PortFwd Data RAM
                              4'b0111                 CXL Viral
                              4'b1000                 CXL.Mem Poison
                              4'b1001                 CXL.Cache Poison



           4.3.4.70 por_ccla_errfr_NS
           Functions as the Non-secure error feature register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3100
           Type
                  RO
           Reset value
                See individual bit resets



           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-128: por_ccla_errfr_NS

                       63                                                                                                           32

                                                                  Reserved

                       31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                           Reserved                            CEC      CFI             FI      UI      DE       ED

                                                                                                    Reserved



Table 4-144: por_ccla_errfr_NS attributes
Bits      Name        Description                                                                                                        Type   Reset
[63:15]   Reserved    Reserved                                                                                                           RO     -
[14:12]   CEC         Standard corrected error count mechanism                                                                           RO     3'b000

                      3'b000        Does not implement standardized error counter model
                      3'b010        Implements 8-bit error counter in por_ccla_errmisc[39:32]
                      3'b100        Implements 16-bit error counter in por_ccla_errmisc[47:32]
[11:10]   CFI         Corrected error interrupt                                                                                          RO     2'b00
[9:8]     Reserved    Reserved                                                                                                           RO     -
[7:6]     FI          Fault handling interrupt                                                                                           RO     2'b10
[5:4]     UI          Uncorrected error interrupt                                                                                        RO     2'b10
[3:2]     DE          Deferred errors for data poison                                                                                    RO     2'b01
[1:0]     ED          Error detection                                                                                                    RO     2'b01



           4.3.4.71 por_ccla_errctlr_NS
           Functions as the Non-secure error control register. Controls whether speciﬁc error-handling
           interrupts and error detection/deferment are enabled.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3108


              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-129: por_ccla_errctlr_NS

                          63                                                                                                       32

                                                                       Reserved

                          31                                                                    9   8   7          4   3   2   1   0

                                                         Reserved                                       Reserved FI UI DE ED

                                                                                                        CFI



Table 4-145: por_ccla_errctlr_NS attributes
Bits    Name         Description                                                                                                        Type Reset
[63:9] Reserved      Reserved                                                                                                           RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_ccla_errfr.CFI                                                RW   1'b0
[7:4]   Reserved     Reserved                                                                                                           RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_ccla_errfr.FI                 RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_ccla_errfr.UI                                               RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_ccla_errfr.DE                                                           RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_ccla_errfr.ED                                                           RW   1'b0



              4.3.4.72 por_ccla_errstatus_NS
              Functions as the Non-secure error status register. AV and MV bits must be cleared in the same
              cycle, otherwise the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3110


             Type
                    W1C
             Reset value
                  See individual bit resets
             Usage constraints
                  There are no usage constraints.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-130: por_ccla_errstatus_NS

                            63                                                                                                  32

                                                                         Reserved

                            31 30 29 28 27 26 25 24 23 22                                                                       0

                           AV V UE      OF MV       CE DE                             Reserved

                           Reserved               Reserved



Table 4-146: por_ccla_errstatus_NS attributes
Bits    Name        Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                            RO   -
[31]    AV          Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                    highest priority are not cleared to 0 in the same write; write a 1 to clear
                    1'b1
                             Address is valid; por_ccla_erraddr contains a physical address for that recorded error
                    1'b0
                             Address is not valid
[30]    V           Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                    cleared to 0 in the same write; write a 1 to clear
                    1'b1
                             At least one error recorded; register is valid
                    1'b0
                             No errors recorded
[29]    UE          Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                    same write; write a 1 to clear
                    1'b1
                             At least one error detected that is not corrected and is not deferred to a subordinate
                    1'b0
                             No uncorrected errors detected
[28]    Reserved Reserved                                                                                                            RO   -




Bits     Name        Description                                                                                                      Type Reset
[27]     OF          Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                     1'b1
                            More than one error detected
                     1'b0
                            Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]     MV          por_ccla_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                     highest priority are not cleared to 0 in the same write; write a 1 to clear
                     1'b1
                            Miscellaneous registers are valid
                     1'b0
                            Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.4.73 por_ccla_erraddr_NS
              Contains the Non-secure error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3118
              Type
                     RW



              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-131: por_ccla_erraddr_NS

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                            0

                                                                         ADDR




Table 4-147: por_ccla_erraddr_NS attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: por_ccla_erraddr.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.4.74 por_ccla_errmisc_NS
              Functions as the Non-secure miscellaneous error register. Contains miscellaneous information
              about deferred/uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3120
              Type
                     RW


          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-132: por_ccla_errmisc_NS

                       63               57 56                         48 47                                               32

                            Reserved                 ERRSET                             Reserved

                       31                                 20 19                                          4   3            0

                                  Reserved                                    SRCID                              ERRSRC




Table 4-148: por_ccla_errmisc_NS attributes
Bits        Name             Description                                                                           Type        Reset
[63:57]     Reserved         Reserved                                                                              RO          -
[56:48]     ERRSET           RAM entry set address for parity error                                                RW          9'b0
[47:20]     Reserved         Reserved                                                                              RO          -
[19:4]      SRCID            CCIX RAID of the requestor or the snoop target                                        RW          16'b0
[3:0]       ERRSRC           Source of the parity error                                                            RW          4'b000

                             4'b0000                 Read data buﬀer 0
                             4'b0001                 Read data buﬀer 1
                             4'b0010                 Write data buﬀer 0
                             4'b0011                 Write data buﬀer 1
                             4'b0100                 Passive Buﬀer
                             4'b0101                 CCLA Data RAM
                             4'b0110:                PortFwd Data RAM
                             4'b0111                 CXL Viral
                             4'b1000                 CXL.Mem Poison
                             4'b1001                 CXL.Cache Poison



          4.3.5 Conﬁguration manager register descriptions
          This section lists the conﬁguration registers.


          4.3.5.1 por_cfgm_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-133: por_cfgm_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-149: por_cfgm_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                               RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0002



          4.3.5.2 por_cfgm_periph_id_0_periph_id_1
          Functions as the peripheral ID 0 and peripheral ID 1 register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64



          Address oﬀset
               16'h8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-134: por_cfgm_periph_id_0_periph_id_1

                      63                                                                  40 39                    32

                                                    Reserved                                       periph_id_1

                      31                                                                  8   7                    0

                                                    Reserved                                       periph_id_0




Table 4-150: por_cfgm_periph_id_0_periph_id_1 attributes
Bits          Name                    Description                     Type        Reset
[63:40]       Reserved                Reserved                        RO          -
[39:32]       periph_id_1             Peripheral ID 1                 RO          8'b10110100
[31:8]        Reserved                Reserved                        RO          -
[7:0]         periph_id_0             Peripheral ID 0                 RO          Conﬁguration dependent



          4.3.5.3 por_cfgm_periph_id_2_periph_id_3
          Functions as the peripheral ID 2 and peripheral ID 3 register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h10
          Type
                 RO


            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-135: por_cfgm_periph_id_2_periph_id_3

                         63                                                                  40 39                     32

                                                       Reserved                                        periph_id_3

                         31                                                                   8   7                    0

                                                       Reserved                                        periph_id_2




Table 4-151: por_cfgm_periph_id_2_periph_id_3 attributes
Bits     Name        Description                                                                                     Type Reset
[63:40] Reserved     Reserved                                                                                        RO     -
[39:32] periph_id_3 Peripheral ID 3                                                                                  RO     8'b0
[31:8]   Reserved    Reserved                                                                                        RO     -
[7:0]    periph_id_2 Peripheral ID 2 [7:4] indicates revision: 0x0 r0p0 0x1 r1p0 0x2 r2p0 0x3 r3p0 [3] JEDEC         RO     Conﬁguration
                     JEP106 identity code, 1'b1 [2:0] JEP106 identity code [6:4], 0'b011                                    dependent



            4.3.5.4 por_cfgm_periph_id_4_periph_id_5
            Functions as the peripheral ID 4 and peripheral ID 5 register.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h18
            Type
                    RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-136: por_cfgm_periph_id_4_periph_id_5

                      63                                                                      40 39                    32

                                                      Reserved                                         periph_id_5

                      31                                                                      8   7                    0

                                                      Reserved                                         periph_id_4




Table 4-152: por_cfgm_periph_id_4_periph_id_5 attributes
Bits             Name                            Description                           Type             Reset
[63:40]          Reserved                        Reserved                              RO               -
[39:32]          periph_id_5                     Peripheral ID 5                       RO               8'b0
[31:8]           Reserved                        Reserved                              RO               -
[7:0]            periph_id_4                     Peripheral ID 4                       RO               8'b11000100



          4.3.5.5 por_cfgm_periph_id_6_periph_id_7
          Functions as the peripheral ID 6 and peripheral ID 7 register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h20
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-137: por_cfgm_periph_id_6_periph_id_7

                       63                                                                  40 39                     32

                                                     Reserved                                        periph_id_7

                       31                                                                   8   7                    0

                                                     Reserved                                        periph_id_6




Table 4-153: por_cfgm_periph_id_6_periph_id_7 attributes
Bits                  Name                              Description                                  Type                Reset
[63:40]               Reserved                          Reserved                                     RO                  -
[39:32]               periph_id_7                       Peripheral ID 7                              RO                  8'b0
[31:8]                Reserved                          Reserved                                     RO                  -
[7:0]                 periph_id_6                       Peripheral ID 6                              RO                  8'b0



          4.3.5.6 por_cfgm_component_id_0_component_id_1
          Functions as the component ID 0 and component ID 1 register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h28
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-138: por_cfgm_component_id_0_component_id_1

                        63                                                                40 39                     32

                                                    Reserved                                       component_id_1

                        31                                                                 8   7                    0

                                                    Reserved                                       component_id_0




Table 4-154: por_cfgm_component_id_0_component_id_1 attributes
Bits             Name                               Description                           Type           Reset
[63:40]          Reserved                           Reserved                              RO             -
[39:32]          component_id_1                     Component ID 1                        RO             8'b11110000
[31:8]           Reserved                           Reserved                              RO             -
[7:0]            component_id_0                     Component ID 0                        RO             8'b00001101



          4.3.5.7 por_cfgm_component_id_2_component_id_3
          Functions as the component ID 2 and component ID 3 register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h30
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-139: por_cfgm_component_id_2_component_id_3

                        63                                                                40 39                     32

                                                    Reserved                                       component_id_3

                        31                                                                 8   7                    0

                                                    Reserved                                       component_id_2




Table 4-155: por_cfgm_component_id_2_component_id_3 attributes
Bits             Name                               Description                           Type           Reset
[63:40]          Reserved                           Reserved                              RO             -
[39:32]          component_id_3                     Component ID 3                        RO             8'b10110001
[31:8]           Reserved                           Reserved                              RO             -
[7:0]            component_id_2                     Component ID 2                        RO             8'b00000101



          4.3.5.8 por_cfgm_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-140: por_cfgm_child_info

                            63                                                                                             32

                                                                         Reserved

                            31                                             16 15                                           0

                                            child_ptr_offset                                   child_count




Table 4-156: por_cfgm_child_info attributes
Bits      Name                   Description                                                              Type Reset
[63:32]   Reserved               Reserved                                                                 RO     -
[31:16]   child_ptr_oﬀset        Starting register oﬀset which contains pointers to the child nodes       RO     16'h100
[15:0]    child_count            Number of child nodes; used in discovery process                         RO     Conﬁguration dependent



            4.3.5.9 por_cfgm_secure_access
            Functions as the Secure access control register. This register must be set up at boot time. Before
            initiating a write to this register, software must ensure that no other conﬁguration accesses are in
            ﬂight. Once this write is initiated, no other conﬁguration accesses are initiated until complete.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h980
            Type
                     RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-141: por_cfgm_secure_access

                         63                                                                                            32

                                                                   Reserved

                         31                                                                                    2   1   0

                                                                Reserved

                                                                                                                       configure_
                                                                                                                       secure_acc
                                                                                                                       ess



Table 4-157: por_cfgm_secure_access attributes
Bits    Name                     Description                                                                                Type Reset
[63:2] Reserved                  Reserved                                                                                   RO      -
[1:0]   conﬁgure_secure_access Secure access mode 2'b00: Default operation 2'b01: Allows Non-secure access to Secure        RW      2'b0
                               registers 2'b10: Allows Secure access only to any conﬁguration register regardless of its
                               security status 2'b11: Undeﬁned behavior



            4.3.5.10 por_cfgm_secure_register_groups_override
            Allows Non-secure access to predeﬁned groups of Secure registers.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h988
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-142: por_cfgm_secure_register_groups_override

                       63                                                                                            32

                                                                 Reserved

                       31                                                                   8   7   6                 0

                                                     Reserved                                           Reserved

                                                                                                    ras_secure_access_overri
                                                                                                    de



Table 4-158: por_cfgm_secure_register_groups_override attributes
Bits     Name                                  Description                                                                Type   Reset
[63:8]   Reserved                              Reserved                                                                   RO     -
[7]      ras_secure_access_override            Allow Non-secure access to Secure RAS registers                            RW     1'b0
[6:0]    Reserved                              Reserved                                                                   RO     -



          4.3.5.11 por_cfgm_errgsr_mxp_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the XP <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3000 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.



          Figure 4-143: por_cfgm_errgsr_mxp_0-7

                      63                                                                                            32

                                                           err_status_#{index}

                      31                                                                                            0

                                                           err_status_#{index}




Table 4-159: por_cfgm_errgsr_mxp_0-7 attributes
Bits     Name                            Description                                                                Type     Reset
[63:0]   err_status_#{index}             Read-only copy of MXP [Error/Fault] <n> status                             RO       64'h0



          4.3.5.12 por_cfgm_errgsr_mxp_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the XP <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3040 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-144: por_cfgm_errgsr_mxp_0-7_NS

                      63                                                                                            32

                                                         err_status_#{index}_ns

                      31                                                                                            0

                                                         err_status_#{index}_ns



Table 4-160: por_cfgm_errgsr_mxp_0-7_NS attributes
Bits     Name                                Description                                                             Type      Reset
[63:0]   err_status_#{index}_ns              Read-only copy of MXP [Error/Fault] <n> status                          RO        64'h0



          4.3.5.13 por_cfgm_errgsr_hni_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the HNI <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3080 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-145: por_cfgm_errgsr_hni_0-7

                       63                                                                                            32

                                                            err_status_#{index}

                       31                                                                                            0

                                                            err_status_#{index}




Table 4-161: por_cfgm_errgsr_hni_0-7 attributes
Bits      Name                            Description                                                               Type      Reset
[63:0]    err_status_#{index}             Read-only copy of HNI [Error/Fault] <n> status                            RO        64'h0



          4.3.5.14 por_cfgm_errgsr_hni_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the HNI <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h30C0 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-146: por_cfgm_errgsr_hni_0-7_NS

                       63                                                                                          32

                                                          err_status_#{index}_ns

                       31                                                                                          0

                                                          err_status_#{index}_ns




Table 4-162: por_cfgm_errgsr_hni_0-7_NS attributes
Bits     Name                               Description                                                            Type      Reset
[63:0]   err_status_#{index}_ns             Read-only copy of HNI [Error/Fault] <n> status                         RO        64'h0




          4.3.5.15 por_cfgm_errgsr_hnf_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the HNF <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3100 + #{8*index}
          Type
                  RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-147: por_cfgm_errgsr_hnf_0-7

                       63                                                                                            32

                                                            err_status_#{index}

                       31                                                                                            0

                                                            err_status_#{index}




Table 4-163: por_cfgm_errgsr_hnf_0-7 attributes
Bits      Name                            Description                                                                Type     Reset
[63:0]    err_status_#{index}             Read-only copy of HNF [Error/Fault] <n> status                             RO       64'h0




          4.3.5.16 por_cfgm_errgsr_hnf_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the HNF <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3140 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-148: por_cfgm_errgsr_hnf_0-7_NS

                       63                                                                                          32

                                                         err_status_#{index}_ns

                       31                                                                                          0

                                                         err_status_#{index}_ns




Table 4-164: por_cfgm_errgsr_hnf_0-7_NS attributes
Bits     Name                              Description                                                             Type      Reset
[63:0]   err_status_#{index}_ns            Read-only copy of HNF [Error/Fault] <n> status                          RO        64'h0




          4.3.5.17 por_cfgm_errgsr_sbsx_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the SBSX <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3180 + #{8*index}
          Type
                  RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-149: por_cfgm_errgsr_sbsx_0-7

                        63                                                                                           32

                                                            err_status_#{index}

                        31                                                                                           0

                                                            err_status_#{index}




Table 4-165: por_cfgm_errgsr_sbsx_0-7 attributes
Bits      Name                            Description                                                                Type     Reset
[63:0]    err_status_#{index}             Read-only copy of SBSX [Error/Fault] <n> status                            RO       64'h0




          4.3.5.18 por_cfgm_errgsr_sbsx_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the SBSX <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h31C0 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-150: por_cfgm_errgsr_sbsx_0-7_NS

                       63                                                                                          32

                                                         err_status_#{index}_ns

                       31                                                                                          0

                                                         err_status_#{index}_ns




Table 4-166: por_cfgm_errgsr_sbsx_0-7_NS attributes
Bits     Name                              Description                                                             Type      Reset
[63:0]   err_status_#{index}_ns            Read-only copy of SBSX [Error/Fault] <n> status                         RO        64'h0




          4.3.5.19 por_cfgm_errgsr_cxg_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the CXG <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3200 + #{8*index}
          Type
                  RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-151: por_cfgm_errgsr_cxg_0-7

                       63                                                                                            32

                                                            err_status_#{index}

                       31                                                                                            0

                                                            err_status_#{index}




Table 4-167: por_cfgm_errgsr_cxg_0-7 attributes
Bits      Name                            Description                                                                Type     Reset
[63:0]    err_status_#{index}             Read-only copy of CXG [Error/Fault] <n> status                             RO       64'h0




          4.3.5.20 por_cfgm_errgsr_cxg_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the CXG <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3240 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-152: por_cfgm_errgsr_cxg_0-7_NS

                       63                                                                                          32

                                                         err_status_#{index}_ns

                       31                                                                                          0

                                                         err_status_#{index}_ns




Table 4-168: por_cfgm_errgsr_cxg_0-7_NS attributes
Bits     Name                              Description                                                             Type      Reset
[63:0]   err_status_#{index}_ns            Read-only copy of CXG [Error/Fault] <n> status                          RO        64'h0




          4.3.5.21 por_cfgm_errgsr_mtsx_0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the MTSX <n> Secure
          [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the index is
          odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3280 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               por_cfgm_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-153: por_cfgm_errgsr_mtsx_0-7

                       63                                                                                           32

                                                           err_status_#{index}

                       31                                                                                           0

                                                           err_status_#{index}




Table 4-169: por_cfgm_errgsr_mtsx_0-7 attributes
Bits     Name                           Description                                                                 Type      Reset
[63:0]   err_status_#{index}            Read-only copy of MTSX [Error/Fault] <n> status                             RO        64'h0




          4.3.5.22 por_cfgm_errgsr_mtsx_0-7_NS
          There are 8 iterations of this register. The index ranges from 0 to 7. Provides the MTSX <n> Non-
          secure [Error/Fault] status. Where, Error occurs when the index is even and Fault occurs when the
          index is odd

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h32C0 + #{8*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-154: por_cfgm_errgsr_mtsx_0-7_NS

                       63                                                                                          32

                                                         err_status_#{index}_ns

                       31                                                                                          0

                                                         err_status_#{index}_ns




Table 4-170: por_cfgm_errgsr_mtsx_0-7_NS attributes
Bits     Name                              Description                                                              Type     Reset
[63:0]   err_status_#{index}_ns            Read-only copy of MTSX [Error/Fault] <n> status                          RO       64'h0



          4.3.5.23 por_cfgm_errdevaﬀ
          Functions as the device aﬃnity register.

          Conﬁgurations
          This register is available in all conﬁgurations.


          Attributes
          Width
               64
          Address oﬀset
               16'h3FA8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-155: por_cfgm_errdevaﬀ

                      63                                                                                         32

                                                                devaff

                      31                                                                                         0

                                                                devaff




Table 4-171: por_cfgm_errdevaﬀ attributes
Bits             Name              Description                                                    Type               Reset
[63:0]           devaﬀ             Device aﬃnity register                                         RO                 64'b0



          4.3.5.24 por_cfgm_errdevarch
          Functions as the device architecture register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FB8
          Type
                 RO

          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-156: por_cfgm_errdevarch

                      63                              53 52 51       48 47                                           32

                                architect                   revision                     archid

                                                           present
                      31                                                                                             0

                                                                  Reserved




Table 4-172: por_cfgm_errdevarch attributes
Bits             Name                     Description                                        Type            Reset
[63:53]          architect                Architect                                          RO              11'h23B
[52]             present                  Present                                            RO              1'b1
[51:48]          revision                 Architecture revision                              RO              4'b0
[47:32]          archid                   Architecture ID                                    RO              16'h0A00
[31:0]           Reserved                 Reserved                                           RO              -



          4.3.5.25 por_cfgm_erridr
          Contains the number of error records.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FC8
          Type
                 RO
          Reset value
               See individual bit resets



           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-157: por_cfgm_erridr

                        63                                                                                            32

                                                                   Reserved

                        31                                           16 15                                             0

                                           Reserved                                         recnum




Table 4-173: por_cfgm_erridr attributes
Bits      Name       Description                                                                   Type     Reset
[63:16]   Reserved   Reserved                                                                      RO       -
[15:0]    recnum     Number of error records; equal to 2*(number of logical devices)               RO       Conﬁguration dependent



           4.3.5.26 por_cfgm_errpidr45
           Functions as the identiﬁcation register for peripheral ID 4 and peripheral ID 5.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3FD0
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-158: por_cfgm_errpidr45

                      63                                                                   40 39                     32

                                                     Reserved                                             pidr5

                      31                                                                    8   7                    0

                                                     Reserved                                             pidr4




Table 4-174: por_cfgm_errpidr45 attributes
Bits                  Name                          Description                                     Type             Reset
[63:40]               Reserved                      Reserved                                        RO               -
[39:32]               pidr5                         Peripheral ID 5                                 RO               8'b0
[31:8]                Reserved                      Reserved                                        RO               -
[7:0]                 pidr4                         Peripheral ID 4                                 RO               8'h4



          4.3.5.27 por_cfgm_errpidr67
          Functions as the identiﬁcation register for peripheral ID 6 and peripheral ID 7.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FD8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-159: por_cfgm_errpidr67

                      63                                                                   40 39                     32

                                                     Reserved                                             pidr7

                      31                                                                    8   7                    0

                                                     Reserved                                             pidr6




Table 4-175: por_cfgm_errpidr67 attributes
Bits                  Name                          Description                                     Type             Reset
[63:40]               Reserved                      Reserved                                        RO               -
[39:32]               pidr7                         Peripheral ID 7                                 RO               8'b0
[31:8]                Reserved                      Reserved                                        RO               -
[7:0]                 pidr6                         Peripheral ID 6                                 RO               8'b0



          4.3.5.28 por_cfgm_errpidr01
          Functions as the identiﬁcation register for peripheral ID 0 and peripheral ID 1.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FE0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-160: por_cfgm_errpidr01

                      63                                                                   40 39                     32

                                                     Reserved                                             pidr1

                      31                                                                    8   7                    0

                                                     Reserved                                             pidr0




Table 4-176: por_cfgm_errpidr01 attributes
Bits                  Name                          Description                                     Type             Reset
[63:40]               Reserved                      Reserved                                        RO               -
[39:32]               pidr1                         Peripheral ID 1                                 RO               8'hb4
[31:8]                Reserved                      Reserved                                        RO               -
[7:0]                 pidr0                         Peripheral ID 0                                 RO               8'h34



          4.3.5.29 por_cfgm_errpidr23
          Functions as the identiﬁcation register for peripheral ID 2 and peripheral ID 3.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FE8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-161: por_cfgm_errpidr23

                      63                                                                   40 39                     32

                                                     Reserved                                             pidr3

                      31                                                                    8   7                    0

                                                     Reserved                                             pidr2




Table 4-177: por_cfgm_errpidr23 attributes
Bits                  Name                          Description                                     Type             Reset
[63:40]               Reserved                      Reserved                                        RO               -
[39:32]               pidr3                         Peripheral ID 3                                 RO               8'b0
[31:8]                Reserved                      Reserved                                        RO               -
[7:0]                 pidr2                         Peripheral ID 2                                 RO               8'h7



          4.3.5.30 por_cfgm_errcidr01
          Functions as the identiﬁcation register for component ID 0 and component ID 1.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FF0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-162: por_cfgm_errcidr01

                       63                                                                  40 39                     32

                                                     Reserved                                             cidr1

                       31                                                                   8   7                    0

                                                     Reserved                                             cidr0




Table 4-178: por_cfgm_errcidr01 attributes
Bits                  Name                        Description                                        Type             Reset
[63:40]               Reserved                    Reserved                                           RO               -
[39:32]               cidr1                       Component ID 1                                     RO               8'hﬀ
[31:8]                Reserved                    Reserved                                           RO               -
[7:0]                 cidr0                       Component ID 0                                     RO               8'hd



          4.3.5.31 por_cfgm_errcidr23
          Functions as the identiﬁcation register for component ID 2 and component ID 3.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3FF8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-163: por_cfgm_errcidr23

                       63                                                                  40 39                     32

                                                     Reserved                                             cidr3

                       31                                                                   8   7                    0

                                                     Reserved                                             cidr2




Table 4-179: por_cfgm_errcidr23 attributes
Bits                  Name                        Description                                        Type             Reset
[63:40]               Reserved                    Reserved                                           RO               -
[39:32]               cidr3                       Component ID 3                                     RO               8'hb1
[31:8]                Reserved                    Reserved                                           RO               -
[7:0]                 cidr2                       Component ID 2                                     RO               8'h5



          4.3.5.32 por_info_global
          Contains user-speciﬁed values of build-time global conﬁguration parameters.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h900
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-164: por_info_global

                          63 62    60 59 58            54 53 52 51 50 49 48 47 46   44 43                     36 35         32




             mxp_multi                                                                                              num_remote_r
             ple_dtm_e                                                                                              nf
                     n                                                                               rnsam_num_add_hashed_tgt
                   chix_ver                                                       Reserved
                       portfwd_en                                            meta_data_en
                         xy_override_cnt                                  r2_enable
                                       rsp_vc_num                       mpam_en
                                            dat_vc_num
                          31             26 25 24 23                     16 15                   8   7                      0




               num_remote_rnf                                                                                       chi_req_rsvdc_wi
                        flit_parity_en                                                                              dth
                             datacheck_en                                           chi_req_addr_width
                                                                physical_address_width



Table 4-180: por_info_global attributes
Bits    Name                           Description                                                                     Type Reset
[63]    mxp_multiple_dtm_en            Multiple DTMs feature enable. This is used if number of device ports on         RO        Conﬁguration
                                       the XP is > 2                                                                             dependent
[62:60] chix_ver                       CHIX Version Parameter: 2 -> CHIB, 3 -> CHIC, 4 -> CHID, 5 -> CHIE              RO        Conﬁguration
                                                                                                                                 dependent
[59]    portfwd_en                     CCIX Port to Port Forwarding feature enable                                     RO        Conﬁguration
                                                                                                                                 dependent
[58:54] xy_override_cnt                Number of Src-Tgt pairs whose XY route path can be overriden                    RO        Conﬁguration
                                                                                                                                 dependent
[53:52] rsp_vc_num                     Number of additional RSP channels internal to MXP. For inreased                 RO        Conﬁguration
                                       bandwidth, this parameter need to be set to 2                                             dependent
[51:50] dat_vc_num                     Number of additional DAT channels internal to MXP. For inreased                 RO        Conﬁguration
                                       bandwidth, this parameter need to be set to 2                                             dependent
[49]    mpam_en                        MPAM enable                                                                     RO        Conﬁguration
                                                                                                                                 dependent
[48]    r2_enable                      CMN R2 feature enable                                                           RO        Conﬁguration
                                                                                                                                 dependent
[47]    meta_data_en                   Meta Data Preservation mode enable                                              RO        Conﬁguration
                                                                                                                                 dependent
[46:44] Reserved                       Reserved                                                                        RO        -
[43:36] rnsam_num_add_hashed_tgt Number of additional hashed target ID's supported by the RN SAM,                      RO        Conﬁguration
                                 beyond the local HNF count                                                                      dependent
[35:26] num_remote_rnf                 Number of remote RN-F devices in the system when the CML feature is             RO        Conﬁguration
                                       enabled                                                                                   dependent
[25]    ﬂit_parity_en                  Indicates whether parity checking is enabled in the transport layer on all      RO        Conﬁguration
                                       ﬂits sent on the interconnect                                                             dependent
[24]    datacheck_en                   Indicates whether datacheck feature is enabled for CHI DAT ﬂit                  RO        Conﬁguration
                                                                                                                                 dependent
[23:16] physical_address_width         Physical address width                                                          RO        Conﬁguration
                                                                                                                                 dependent


Bits     Name                        Description                                                                         Type Reset
[15:8]   chi_req_addr_width          REQ address width                                                                   RO        Conﬁguration
                                                                                                                                   dependent
[7:0]    chi_req_rsvdc_width         RSVDC ﬁeld width in CHI REQ ﬂit                                                     RO        Conﬁguration
                                                                                                                                   dependent



            4.3.5.33 por_info_global_1
            Contains user-speciﬁed values of build-time global conﬁguration parameters.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h908
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-165: por_info_global_1

                        63                                                                                                    32

                                                                    Reserved

                        31                25 24 23 22 21 20 19 18     16 15    13 12 11    9   8   7     5   4   3   2   1    0

                               Reserved

                           mxp_axu_enable                                                                        req_vc_num
                 rnsam_compact_hn_tables_en                                                                 snp_vc_num
                                         able                                                           mesh2x_def_sel
                       mxp_dat_wh_route_enable                                                     Reserved
                            rsvdc_strongnc_enable                                             rsvdc_lb_en
                                  mcs_pub_rsl_enable                                     rsvdc_lb_width
                                         chi_mte_enable                             rsvdc_pbha_en
                                      rxbuf_num_entries_mcs                    rsvdc_pbha_width




Table 4-181: por_info_global_1 attributes
Bits     Name                               Description                                                            Type Reset
[63:25] Reserved                            Reserved                                                               RO     -
[24]     mxp_axu_enable                     MXP AXU interface Enable                                               RO     Conﬁguration
                                                                                                                          dependent
[23]     rnsam_compact_hn_tables_enable RNSAM Compact HN Tables Enable                                             RO     Conﬁguration
                                                                                                                          dependent
[22]     mxp_dat_wh_route_enable            Worm Hole Routing Enable for MXP DAT channel                           RO     Conﬁguration
                                                                                                                          dependent
[21]     rsvdc_strongnc_enable              RSVDC StrongNC Mode Enable                                             RO     Conﬁguration
                                                                                                                          dependent
[20]     mcs_pub_rsl_enable                 Register Slice enable for MCS PUB outputs                              RO     Conﬁguration
                                                                                                                          dependent
[19]     chi_mte_enable                     CHI MTE Feature Enable                                                 RO     Conﬁguration
                                                                                                                          dependent
[18:16] rxbuf_num_entries_mcs               RX Buﬀer Entries at upload interface of MCSX/MCSY                      RO     Conﬁguration
                                                                                                                          dependent
[15:13] rsvdc_pbha_width                    RSVDC PBHA Field Width                                                 RO     Conﬁguration
                                                                                                                          dependent
[12]     rsvdc_pbha_en                      RSVDC PBHA Mode Enable                                                 RO     Conﬁguration
                                                                                                                          dependent
[11:9]   rsvdc_lb_width                     RSVDC Loop Back Field Width                                            RO     Conﬁguration
                                                                                                                          dependent
[8]      rsvdc_lb_en                        RSVDC Loop Back Mode Enable                                            RO     Conﬁguration
                                                                                                                          dependent
[7:5]    Reserved                           Reserved                                                               RO     -
[4]      mesh2x_def_sel                     Default ping-pong scheme selection for TGTID Lookup in 2xMESH          RO     Conﬁguration
                                                                                                                          dependent
[3:2]    snp_vc_num                         Number of additional SNP channels internal to MXP. For inreased        RO     Conﬁguration
                                            bandwidth, this parameter need to be set to 2                                 dependent
[1:0]    req_vc_num                         Number of additional REQ channels internal to MXP. For inreased        RO     Conﬁguration
                                            bandwidth, this parameter need to be set to 2                                 dependent



            4.3.5.34 por_ppu_int_enable
            Conﬁgures the HN-F PPU event interrupt. Contains the interrupt mask.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1C00

          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-166: por_ppu_int_enable

                        63                                                                                        32

                                                            hnf_ppu_enable

                        31                                                                                        0

                                                            hnf_ppu_enable




Table 4-182: por_ppu_int_enable attributes
Bits             Name                                      Description                              Type               Reset
[63:0]           hnf_ppu_enable                            Interrupt mask                           RW                 64'b0



          4.3.5.35 por_ppu_int_enable_1
          Conﬁgures the HN-F PPU event interrupt. Contains the interrupt mask.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C08
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.



          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-167: por_ppu_int_enable_1

                        63                                                                                        32

                                                           hnf_ppu_enable_1

                        31                                                                                         0

                                                           hnf_ppu_enable_1




Table 4-183: por_ppu_int_enable_1 attributes
Bits             Name                                          Description                               Type          Reset
[63:0]           hnf_ppu_enable_1                              Interrupt mask                            RW            64'b0



          4.3.5.36 por_ppu_int_status
          Provides HN-F PPU event interrupt status.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C10
          Type
                  W1C
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-168: por_ppu_int_status

                         63                                                                                        32

                                                             hnf_ppu_status

                         31                                                                                        0

                                                             hnf_ppu_status




Table 4-184: por_ppu_int_status attributes
Bits              Name                                    Description                                Type               Reset
[63:0]            hnf_ppu_status                          Interrupt status                           W1C                64'b0



           4.3.5.37 por_ppu_int_status_1
           Provides HN-F PPU event interrupt status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C18
           Type
                  W1C
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-169: por_ppu_int_status_1

                         63                                                                                        32

                                                            hnf_ppu_status_1

                         31                                                                                        0

                                                            hnf_ppu_status_1




Table 4-185: por_ppu_int_status_1 attributes
Bits            Name                                        Description                              Type              Reset
[63:0]          hnf_ppu_status_1                            Interrupt status                         W1C               64'b0



          4.3.5.38 por_ppu_qactive_hyst
          Number of hysteresis clock cycles to retain QACTIVE assertion

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C20
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-170: por_ppu_qactive_hyst

                        63                                                                                        32

                                                                Reserved

                        31                                        16 15                                            0

                                        Reserved                                  hnf_ppu_qact_hyst




Table 4-186: por_ppu_qactive_hyst attributes
Bits             Name                                    Description                                     Type          Reset
[63:16]          Reserved                                Reserved                                        RO            -
[15:0]           hnf_ppu_qact_hyst                       QACTIVE hysteresis                              RW            16'h10




          4.3.5.39 por_mpam_s_err_int_status
          Provides HN-F MPAM Secure Error interrupt status.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C28
          Type
                 W1C
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-171: por_mpam_s_err_int_status

                      63                                                                                         32

                                                     hnf_mpam_s_err_int_status

                      31                                                                                           0

                                                     hnf_mpam_s_err_int_status




Table 4-187: por_mpam_s_err_int_status attributes
Bits       Name                                              Description                                    Type        Reset
[63:0]     hnf_mpam_s_err_int_status                         MPAM S Interrupt status                        W1C         64'b0



          4.3.5.40 por_mpam_s_err_int_status_1
          Provides HN-F MPAM Secure Error interrupt status.

          Conﬁgurations
          This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h1C30
          Type
                  W1C
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-172: por_mpam_s_err_int_status_1

                      63                                                                                         32

                                                   hnf_mpam_s_err_int_status_1

                      31                                                                                         0

                                                   hnf_mpam_s_err_int_status_1




Table 4-188: por_mpam_s_err_int_status_1 attributes
Bits       Name                                                Description                                   Type        Reset
[63:0]     hnf_mpam_s_err_int_status_1                         MPAM S Interrupt status                       W1C         64'b0



          4.3.5.41 por_mpam_ns_err_int_status
          Provides HN-F MPAM Non-secure Error interrupt status.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C38
          Type
                  W1C

          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-173: por_mpam_ns_err_int_status

                      63                                                                                         32

                                                    hnf_mpam_ns_err_int_status

                      31                                                                                         0

                                                    hnf_mpam_ns_err_int_status




Table 4-189: por_mpam_ns_err_int_status attributes
Bits       Name                                             Description                                      Type        Reset
[63:0]     hnf_mpam_ns_err_int_status                       MPAM NS Interrupt status                         W1C         64'b0



          4.3.5.42 por_mpam_ns_err_int_status_1
          Provides HN-F MPAM Non-secure Error interrupt status.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1C40
          Type
                  W1C
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.


          Figure 4-174: por_mpam_ns_err_int_status_1

                       63                                                                                         32

                                                    hnf_mpam_ns_err_int_status_1

                       31                                                                                         0

                                                    hnf_mpam_ns_err_int_status_1




Table 4-190: por_mpam_ns_err_int_status_1 attributes
Bits       Name                                                Description                                     Type       Reset
[63:0]     hnf_mpam_ns_err_int_status_1                        MPAM NS Interrupt status                        W1C        64'b0



          4.3.5.43 por_cfgm_child_pointer_0-255
          There are 256 iterations of this register. The index ranges from 0 to 255. Contains base address
          of child conﬁguration node. NOTE: There will be as many child pointer registers in the Global
          Conﬁg Unit as the number of XP's on the chip. Each successive child pointer register will be at the
          next 8 byte address boundary. Each successive child pointer register will be named with the suﬃx
          corresponding to the register number. For example por_cfgm_child_pointer_<0:255>

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h100 + #{8 * index}
          Type
                  RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-175: por_cfgm_child_pointer_0-255

                         63                                                                                             32

                                                                     Reserved

                         31                                                                                             0

                                                                relative_address




Table 4-191: por_cfgm_child_pointer_0-255 attributes
Bits     Name             Description                                                                                        Type Reset
[63:32] Reserved          Reserved                                                                                           RO     -
[31:0]   relative_address Bits:                                                                                              RO     32'b0

                          [31]           External or internal child node
                          [30]           Set to 1'b0 Bits
                          [29:0]         Child node address oﬀset relative to PERIPHBASE

                          1'b1      Indicates child pointer points to a conﬁguration node that is external to CMN-700
                          1'b0      Indicates child pointer points to a conﬁguration node that is internal to CMN-700



            4.3.6 CXLAPB register descriptions
            This section lists the CXLAPB registers.


            4.3.6.1 por_cxlapb_link_rx_credit_ctl
            CXL Link Rx Credit Control Register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1110
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-176: por_cxlapb_link_rx_credit_ctl

                        63                                          50 49                             40 39                    32

                                          Reserved                          mem_data_credits

                                                                                                                       mem_req_rsp_cred
                                                                                                                       its
                        31 30 29                            20 19                            10   9                            0

                                    cache_data_credits               cache_rsp_credits                 cache_req_credits

                             mem_req_rsp_credits



Table 4-192: por_cxlapb_link_rx_credit_ctl attributes
Bits    Name                       Description                                                                   Type Reset
[63:50] Reserved                   Reserved                                                                      RO    -
[49:40] mem_data_credits           Credits to advertise for Mem Data channel at init                             RW    Conﬁguration dependent
[39:30] mem_req_rsp_credits        Credits to advertise for Mem Request or Response channel at init              RW    Conﬁguration dependent
[29:20] cache_data_credits         Credits to advertise for Cache Data channel at init                           RW    Conﬁguration dependent
[19:10] cache_rsp_credits          Credits to advertise for Cache Response channel at init                       RW    Conﬁguration dependent
[9:0]   cache_req_credits          Credits to advertise for Cache Request channel at init                        RW    Conﬁguration dependent



           4.3.6.2 por_cxlapb_link_rx_credit_return_stat
           CXL Link Rx Credit Return Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1118
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.



           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-177: por_cxlapb_link_rx_credit_return_stat

                        63                                        50 49                          40 39                    32

                                          Reserved                        mem_data_credits

                                                                                                                  mem_req_rsp_cred
                                                                                                                  its
                        31 30 29                          20 19                        10    9                            0

                                    cache_data_credits             cache_rsp_credits              cache_req_credits

                             mem_req_rsp_credits



Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes
Bits    Name                       Description                                                                                  Type Reset
[63:50] Reserved                   Reserved                                                                                     RO     -
[49:40] mem_data_credits           Running snapshot of accumulated Mem Data credits to be returned                              RO     10'b0
[39:30] mem_req_rsp_credits        Running snapshot of accumulated Mem Request or Response credits to be returned               RO     10'b0
[29:20] cache_data_credits         Running snapshot of accumulated Cache Data credits to be returned                            RO     10'b0
[19:10] cache_rsp_credits          Running snapshot of accumulated Cache Response credits to be returned                        RO     10'b0
[9:0]   cache_req_credits          Running snapshot of accumulated Cache Request credits to be returned                         RO     10'b0



           4.3.6.3 por_cxlapb_link_tx_credit_stat
           CXL Link Tx Credit Status Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1120
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.



            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-178: por_cxlapb_link_tx_credit_stat

                          63                                      50 49                          40 39                    32

                                          Reserved                        mem_data_credits

                                                                                                                  mem_req_rsp_cred
                                                                                                                  its
                          31 30 29                        20 19                         10   9                            0

                                     cache_data_credits            cache_rsp_credits              cache_req_credits

                               mem_req_rsp_credits



Table 4-194: por_cxlapb_link_tx_credit_stat attributes
Bits      Name                       Description                                                                               Type   Reset
[63:50]   Reserved                   Reserved                                                                                  RO     -
[49:40]   mem_data_credits           Running snapshot of accumulated Mem Data credits for TX                                   RO     10'b0
[39:30]   mem_req_rsp_credits        Running snapshot of accumulated Mem Request or Response credits for TX                    RO     10'b0
[29:20]   cache_data_credits         Running snapshot of accumulated Cache Data credits for TX                                 RO     10'b0
[19:10]   cache_rsp_credits          Running snapshot of accumulated Cache Response credits for TX                             RO     10'b0
[9:0]     cache_req_credits          Running snapshot of accumulated Cache Request credits for TX                              RO     10'b0



            4.3.6.4 por_cxlapb_cxl_security_policy
            Contains CXL Security Policy

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1060
            Type
                     RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.



            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-179: por_cxlapb_cxl_security_policy

                         63                                                                                              32

                                                                     Reserved

                         31                                                                                      2   1   0

                                                                  Reserved

                                                                                                                         Device_Tru
                                                                                                                         st_Level



Table 4-195: por_cxlapb_cxl_security_policy attributes
Bits    Name                  Description                                                                                     Type Reset
[63:2] Reserved               Reserved                                                                                        RO      -
[1:0]   Device_Trust_Level 0 --> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache   RW        2'h2
                           for both host-attached and device attached memory ranges. The Host can still protect security
                           sensitive memory regions.
                           '1 --> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able
                           to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for
                           host-attached memory ranges will be aborted by the Host.
                           '2 --> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the
                           Host. Please note that these settings only apply to requests on CXL.cache. The device can still
                           source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented
                           using IOMMU based page tables. Default value of this ﬁeld is 2.



            4.3.6.5 por_cxlapb_cxl_hdm_decoder_capability
            Contains CXL_HDM_Decoder_Capability_Register. Only applicable for Device. Host does not use
            this register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1200
            Type
                   RO
            Reset value
                 See individual bit resets



           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-180: por_cxlapb_cxl_hdm_decoder_capability

                        63                                                                                                32

                                                                   Reserved

                        31                                                           11 10   9   8   7        4   3       0

                                                     Reserved

                                                                Poison_On_Decode_Err                                 Decoder_Coun
                                                                 Interleave_Support_14                               t
                                                                                                           Target_Count
                                                                                                     Interleave_Support_11



Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes
Bits    Name                     Description                                                                                     Type Reset
[63:11] Reserved                 Reserved                                                                                        RO    -
[10]    Poison_On_Decode_Err If set the component is capable of returning poison on read access to addresses that are            RO    1'h0
                             not positively decoded by any HDM Decoders in this component. If clear the component
                             is not capable of returning poison under such scenarios.
[9]     Interleave_Support_14    If set the component supports interleaving based on Address bit 14 Address bit 13 and           RO    1'h0
                                 Address bit 12. Root ports and switches shall always set this bit indicating support for
                                 interleaving based on Address bits 14-12.
[8]     Interleave_Support_11    If set the component supports interleaving based on Address bit 11 Address bit 10               RO    1'h0
                                 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set
                                 this bit indicating support for interleaving based on Address bit 11-8.
[7:4]   Target_Count             The number of target ports each decoder supports (applicable to Upstream Switch Port            RO    4'h1
                                 and Root Port only). Maximum of 8.
                                 1
                                          1 target port
                                 2
                                          2 target ports
                                 8
                                          8 target ports
                                 Other
                                          Reserved
[3:0]   Decoder_Count            Reports the number of memory address decoders implemented by the component.                     RO    4'h0

                                 0                          1 Decoder
                                 1                          2 Decoders
                                 2                          4 Decoders
                                 3                          6 Decoders
                                 4                          8 Decoders
                                 5                          10 Decoders
                                 Others                     Reserved


           4.3.6.6 por_cxlapb_cxl_hdm_decoder_global_control
           Contains CXL_HDM_Decoder_Global_Control_Register. Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1204
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-181: por_cxlapb_cxl_hdm_decoder_global_control

                        63                                                                                           32

                                                                 Reserved

                        31                                                                                   2   1   0

                                                              Reserved

                                                                                          HDM_Decoder_Enable              Poison_On
                                                                                                                          _Decode_E
                                                                                                                          rr



Table 4-197: por_cxlapb_cxl_hdm_decoder_global_control attributes
Bits   Name                   Description                                                                                     Type Reset
[63:2] Reserved               Reserved                                                                                        RO      -
[1]    HDM_Decoder_Enable This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and                 RW      1'h0
                          Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode
                          CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and
                          Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions.
[0]    Poison_On_Decode_Err This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the          RW      1'h0
                            component returns poison on read access to addresses that are not positively decoded by
                            the component. If clear the component returns all 1s data without a poison under such
                            scenarios.

           4.3.6.7 por_cxlapb_cxl_hdm_decoder_0_base_low
           Contains CXL_HDM_Decoder_0_Base_High_Register. Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1210
           Type
                    RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-182: por_cxlapb_cxl_hdm_decoder_0_base_low

                       63                                                                                         32

                                                                Reserved

                       31      28 27                                                                              0

                                                                      Reserved

                             Memory_Base_Low



Table 4-198: por_cxlapb_cxl_hdm_decoder_0_base_low attributes
Bits     Name                Description                                                                                Type Reset
[63:32] Reserved             Reserved                                                                                   RO     -
[31:28] Memory_Base_Low      Corresponds to bits 31:28 of the base of the address range managed by decoder 0            RWL 4'h0
[27:0]   Reserved            Reserved                                                                                   RO     -




           4.3.6.8 por_cxlapb_cxl_hdm_decoder_0_base_high
           Contains CXL_HDM_Decoder_0_Base_Low_Register. Only applicable for Device. Host does not
           use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1214
           Type
                   RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-183: por_cxlapb_cxl_hdm_decoder_0_base_high

                       63                                                                                         32

                                                                Reserved

                       31                                                                                         0

                                                           Memory_Base_High




Table 4-199: por_cxlapb_cxl_hdm_decoder_0_base_high attributes
Bits     Name                 Description                                                                               Type Reset
[63:32] Reserved              Reserved                                                                                  RO     -
[31:0]   Memory_Base_High     Corresponds to bits 63:32 of the base of the address range managed by decoder 0.          RWL 32'h0



           4.3.6.9 por_cxlapb_cxl_hdm_decoder_0_size_low
           Contains CXL_HDM_Decoder_0_Size_Low_Register. Only applicable for Device. Host does not use
           this register

           Conﬁgurations
           This register is available in all conﬁgurations.
            Attributes
            Width
                 64
            Address oﬀset
                 16'h1218
            Type
                     RWL
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-184: por_cxlapb_cxl_hdm_decoder_0_size_low

                        63                                                                                         32

                                                                 Reserved

                        31      28 27                                                                              0

                                                                       Reserved

                              Memory_Size_Low



Table 4-200: por_cxlapb_cxl_hdm_decoder_0_size_low attributes
Bits      Name                Description                                                                               Type Reset
[63:32]   Reserved            Reserved                                                                                  RO     -
[31:28]   Memory_Size_Low     Corresponds to bits 31:28 of the size of the address range managed by decoder 0           RWL 4'h0
[27:0]    Reserved            Reserved                                                                                  RO     -



            4.3.6.10 por_cxlapb_cxl_hdm_decoder_0_size_high
            Contains CXL_HDM_Decoder_0_Size_High_Register. Only applicable for Device. Host does not use
            this register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


           Address oﬀset
                16'h121C
           Type
                     RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-185: por_cxlapb_cxl_hdm_decoder_0_size_high

                       63                                                                                         32

                                                                Reserved

                       31                                                                                         0

                                                           Memory_Size_High




Table 4-201: por_cxlapb_cxl_hdm_decoder_0_size_high attributes
Bits      Name                Description                                                                              Type Reset
[63:32]   Reserved            Reserved                                                                                 RO     -
[31:0]    Memory_Size_High    Corresponds to bits 63:32 of the size of address range managed by decoder 0.             RWL    32'h0



           4.3.6.11 por_cxlapb_cxl_hdm_decoder_0_control
           Contains CXL_HDM_Decoder_0_Control_Register. Only applicable for Device. Host does not use
           this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1220
           Type
                     RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-186: por_cxlapb_cxl_hdm_decoder_0_control

                          63                                                                                               32

                                                                   Reserved

                          31                                                    13 12 11 10   9   8   7        4   3       0

                                                Reserved

                                                            Target_Device_Type                                      Interleave_g
                                                                Err_Not_Committed                                   ranularity
                                                                          Committed                       Interleave_Ways
                                                                                                    Lock_On_Commit
                                                                                                  Commit



Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes
Bits    Name                   Description                                                                                        Type Reset
[63:13] Reserved               Reserved                                                                                           RO    -
[12]    Target_Device_Type     0      Target is a CXL Type 2 Device                                                               RWL 1'h0
                               1      Target is a CXL Type 3 Device
[11]    Err_Not_Committed      Indicates the decode programming had an error and decoder is not active.                           RWL 1'h0
[10]    Committed              Indicates the decoder is active                                                                    RWL 1'h0
[9]     Commit                 Software sets this to 1 to commit this decoder                                                     RWL 1'h0
[8]     Lock_On_Commit         If set all RWL ﬁelds in Decoder 0 registers will become read only when Committed changes           RWL 1'h0
                               to 1.
[7:4]   Interleave_Ways        The number of targets across which this memory range is interleaved. 0 - 1 way 1 - 2 way 2         RWL 4'h0
                               4 way 3 8 way All other reserved
[3:0]   Interleave_granularity The number of consecutive bytes that are assigned to each target in the Target List.               RWL 4'h0

                               0       256 Bytes
                               1       512 Bytes
                               2       1024 Bytes (1KB)
                               3       2048 Bytes (2KB)
                               4       4096 Bytes (4KB)
                               5       8192 Bytes (8 KB)
                               6       16384 Bytes (16 KB)



           4.3.6.12 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low
           Contains CXL_HDM_Decoder_0_DPA_Skip_Low_Register. Only applicable for device. Host does
           not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1224
           Type
                    RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-187: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low

                       63                                                                                         32

                                                                Reserved

                       31        28 27                                                                            0

                                                                      Reserved

                             DPA_Skip_Low



Table 4-203: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low attributes
Bits     Name         Description                                                                                        Type Reset
[63:32] Reserved      Reserved                                                                                           RO    -
[31:28] DPA_Skip_Low Corresponds to bits 31:28 of the DPA Skip length which when non-zero speciﬁes a length of DPA RWL 4'h0
                     space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this
                     decoder.
[27:0]   Reserved     Reserved                                                                                           RO    -



           4.3.6.13 por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high
           Contains CXL_HDM_Decoder_0_DPA_Skip_High_Register. Only applicable for Device. Host does
           not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
            Address oﬀset
                 16'h1228
            Type
                   RWL
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-188: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                               DPA_Skip_High




Table 4-204: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high attributes
Bits     Name            Description                                                                                       Type Reset
[63:32] Reserved         Reserved                                                                                          RO    -
[31:0]   DPA_Skip_High Corresponds to bits 63:32 of the DPA Skip length which when non-zero speciﬁes a length of DPA RWL 32'h0
                       space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this
                       decoder.



            4.3.6.14 por_cxlapb_snoop_ﬁlter_group_id
            Contains Snoop_Filter_Group_ID

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1800
            Type
                   RO



            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-189: por_cxlapb_snoop_ﬁlter_group_id

                         63                                                                                            32

                                                                     Reserved

                         31                                            16 15                                           0

                                             Reserved                                        Group_ID




Table 4-205: por_cxlapb_snoop_ﬁlter_group_id attributes
Bits     Name       Description                                                                                               Type Reset
[63:16] Reserved Reserved                                                                                                     RO    -
[15:0]   Group_ID Uniquely identiﬁes a snoop ﬁlter instance that is used to track CXL.cache devices below this Port. All      RO    16'h0
                  Ports that share a single Snoop Filter instance shall set this ﬁeld to the same value.



            4.3.6.15 por_cxlapb_snoop_ﬁlter_eﬀective_size
            Contains Snoop_Filter_Eﬀective_Size

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1804
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.



            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-190: por_cxlapb_snoop_ﬁlter_eﬀective_size

                         63                                                                                             32

                                                                    Reserved

                         31                                                                                             0

                                                                    Capacity




Table 4-206: por_cxlapb_snoop_ﬁlter_eﬀective_size attributes
Bits     Name      Description                                                                                               Type Reset
[63:32] Reserved Reserved                                                                                                    RO    -
[31:0]   Capacity Eﬀective Snoop Filter Capacity representing the size of cache that can be eﬀectively tracked by the        RO    32'h0
                  Snoop Filter with this Group ID in multiples of 64K.



            4.3.6.16 por_cxlapb_dvsec_cxl_range_1_base_high
            Contains DVSEC_CXL_Range_1_Base_High. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h120
            Type
                   RWL
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-191: por_cxlapb_dvsec_cxl_range_1_base_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                             Memory_Base_High




Table 4-207: por_cxlapb_dvsec_cxl_range_1_base_high attributes
Bits     Name                Description                                                                                   Type Reset
[63:32] Reserved             Reserved                                                                                      RO    -
[31:0]   Memory_Base_High Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by           RWL 32'h0
                          CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                          has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                          Control register the value of this ﬁeld is not used during address decode. It is recommended
                          that software program this to match CXL HDM Decoder 0 Base High Register for backward
                          compatibility reasons.



            4.3.6.17 por_cxlapb_dvsec_cxl_range_1_base_low
            Contains DVSEC_CXL_Range_1_Base_Low. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h124
            Type
                   RWL
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-192: por_cxlapb_dvsec_cxl_range_1_base_low

                       63                                                                                          32

                                                                 Reserved

                       31       28 27                                                                              0

                                                                       Reserved

                              Memory_Base_Low



Table 4-208: por_cxlapb_dvsec_cxl_range_1_base_low attributes
Bits     Name               Description                                                                                   Type Reset
[63:32] Reserved            Reserved                                                                                      RO    -
[31:28] Memory_Base_Low Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by                RWL 4'h0
                        CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                        has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                        Control register the value of this ﬁeld is not used during address decode. It is recommended
                        that software program this to match CXL HDM Decoder 0 Base Low Register for backward
                        compatibility reasons.
[27:0]   Reserved           Reserved                                                                                      RO    -



           4.3.6.18 por_cxlapb_dvsec_cxl_range_2_base_high
           Contains DVSEC_CXL_Range_2_Base_High. Only applicable for Device. Host does not use this
           register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h130
           Type
                    RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.



            Figure 4-193: por_cxlapb_dvsec_cxl_range_2_base_high

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                          0

                                                             Memory_Base_High




Table 4-209: por_cxlapb_dvsec_cxl_range_2_base_high attributes
Bits     Name                Description                                                                                   Type Reset
[63:32] Reserved             Reserved                                                                                      RO    -
[31:0]   Memory_Base_High Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by           RWL 32'h0
                          CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software
                          has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global
                          Control register the value of this ﬁeld is not used during address decode. It is recommended
                          that software program this to match the corresponding CXL HDM Decoder Base High
                          Register for backward compatibility reasons.



            4.3.6.19 por_cxlapb_dvsec_cxl_range_2_base_low
            Contains DVSEC_CXL_Range_2_Base_Low. Only applicable for Device. Host does not use this
            register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h134
            Type
                   RWL
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-194: por_cxlapb_dvsec_cxl_range_2_base_low

                       63                                                                                          32

                                                                 Reserved

                       31       28 27                                                                              0

                                                                       Reserved

                              Memory_Base_Low



Table 4-210: por_cxlapb_dvsec_cxl_range_2_base_low attributes
Bits     Name               Description                                                                                   Type Reset
[63:32] Reserved            Reserved                                                                                      RO    -
[31:28] Memory_Base_Low Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by                RWL 4'h0
                        CONFIG_LOCK
[27:0]   Reserved           Reserved                                                                                      RO    -



           4.3.6.20 por_cxlapb_dvsec_cxl_control
           Contains DVSEC_CXL_Control. Only applicable for Device. Host does not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h10C
           Type
                    RWL
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-195: por_cxlapb_dvsec_cxl_control

                        63                                                                                               32

                                                                  Reserved

                        31                                             15 14 13 12 11 10    8   7            3   2   1   0

                                            Reserved

                                                            Viral_Enable                                              Cache_Ena
                                                                    Reserved                                          ble
                                                           Cache_Clean_Eviction                                     IO_Enable
                                                                Cache_SF_Granularity                             Mem_Enable
                                                                                                          Cache_SF_Coverage



Table 4-211: por_cxlapb_dvsec_cxl_control attributes
Bits     Name                 Description                                                                                     Type Reset
[63:15] Reserved              Reserved                                                                                        RO   -
[14]     Viral_Enable         When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL          RWL 1'h0
                              device may ignore the viral that it receives
[13:12] Reserved              Reserved                                                                                        RO   -
[11]     Cache_Clean_Eviction Performance hint to the device. Locked by CONFIG_LOCK.                                          RWL 1'h0

                              0     Indicates clean evictions from device caches are needed for best performance
                              1     Indicates clean evictions from device caches are NOT needed for best performance
[10:8]   Cache_SF_Granularity Performance hint to the device. Locked by CONFIG_LOCK.                                          RWL 3'h0

                              000        Indicates 64B granular tracking on the Host
                              001        Indicates 128B granular tracking on the Host
                              010        Indicates 256B granular tracking on the Host
                              011        Indicates 512B granular tracking on the Host
                              100        Indicates 1KB granular tracking on the Host
                              101        Indicates 2KB granular tracking on the Host
                              110        Indicates 4KB granular tracking on the Host
                              111        Reserved
[7:3]    Cache_SF_Coverage    Performance hint to the device. Locked by CONFIG_LOCK. 0x00: Indicates no Snoop Filter          RWL 5'h0
                              coverage on the Host For all other values of N: Indicates Snoop Filter coverage on the Host
                              of 2^(N+15d) Bytes.
[2]      Mem_Enable           When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by                RWL 1'h0
                              CONFIG_LOCK.
[1]      IO_Enable            When set enables CXL.io protocol operation when in Flex Bus.CXL mode.                           RWL 1'h1
[0]      Cache_Enable         When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by              RWL 1'h0
                              CONFIG_LOCK.



            4.3.6.21 por_cxlapb_dvsec_cxl_control2
            Contains DVSEC_CXL_Control2. Only applicable for Device. Host does not use this register

            Conﬁgurations
            This register is available in all conﬁgurations.


           Attributes
           Width
                64
           Address oﬀset
                16'h110
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-196: por_cxlapb_dvsec_cxl_control2

                         63                                                                                               32

                                                                 Reserved

                         31                                                                               4   3   2   1   0

                                                           Reserved

                                                                              CXL_Reset_Mem_Clr_Enable                      Disable_C
                                                                                      Initiate_CXL_Reset                    aching
                                                                                                                          Initiate_Ca
                                                                                                                          che_Write_B
                                                                                                                          ack



Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes
Bits   Name                        Description                                                                                  Type Reset
[63:4] Reserved                    Reserved                                                                                     RO      -
[3]    CXL_Reset_Mem_Clr_Enable When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize       RW               1'h0
                                volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr
                                Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared
                                or randomized during CXL Reset.
[2]    Initiate_CXL_Reset          When set to 1 device shall initiate CXL Reset as deﬁned in Section 9.7. This bit always      RW      1'h0
                                   returns the value of 0 when read by the software. A write of 0 is ignored.
[1]    Initiate_Cache_Write_Back   When set to 1 device shall write back all modiﬁed lines in the local cache and          RW           1'h0
                                   invalidate all lines. The device shall send CacheFlushed message to host as required by
                                   CXL.Cache protocol to indicate it does not hold any modiﬁed lines.
[0]    Disable_Caching             When set to 1 device shall no longer cache new modiﬁed lines in its local cache.             RW      1'h0
                                   Device shall continue to correctly respond to CXL.cache transactions.




           4.3.6.22 por_cxlapb_dvsec_cxl_lock
           Contains DVSEC_CXL_Lock. Only applicable for Device. Host does not use this register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h114
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-197: por_cxlapb_dvsec_cxl_lock

                        63                                                                                           32

                                                                  Reserved

                        31                                                                                       1   0

                                                                Reserved

                                                                                                                          CONFIG_LO
                                                                                                                          CK



Table 4-213: por_cxlapb_dvsec_cxl_lock attributes
Bits   Name            Description                                                                                            Type Reset
[63:1] Reserved        Reserved                                                                                               RO      -
[0]    CONFIG_LOCK When set all register ﬁelds in the PCIe DVSEC for CXL Devices Capability with RWL attribute                RW      1'h0
                   become read only. Consult individual register ﬁelds for details. This bit is cleared upon device
                   Conventional Reset. This bit and all the ﬁelds that are locked by this bit are not aﬀected by CXL
                   Reset.




            4.3.6.23 por_cxlapb_dvsec_ﬂex_bus_port_control
            Contains DVSEC_Flex_Bus_Port_Control

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h20C
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-198: por_cxlapb_dvsec_ﬂex_bus_port_control

                        63                                                                                                 32

                                                                   Reserved

                        31                                                                     7   6   5   4   3   2   1   0

                                                        Reserved

                                                            CXL_Multi_Logical_Device_Enable                                 Cache_Ena
                                                                                 CXL2p0_Enable                              ble
                                                                                          Reserved                       Reserved
                                                                                                                       Mem_Enable



Table 4-214: por_cxlapb_dvsec_ﬂex_bus_port_control attributes
Bits    Name                              Description                                                                           Type Reset
[63:7] Reserved                           Reserved                                                                              RO      -
[6]     CXL_Multi_Logical_Device_Enable   When set enable Multi-Logical Device operation when in Flex Bus.CXL mode              RW      1'h0
[5]     CXL2p0_Enable                     When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode.                  RW      1'h0
[4:3]   Reserved                          Reserved                                                                              RO      -
[2]     Mem_Enable                        When set enables CXL.mem protocol operation when in Flex Bus.CXL mode.                RW      1'h0
[1]     Reserved                          Reserved                                                                              RO      -
[0]     Cache_Enable                      When set enables CXL.cache protocol operation when in Flex Bus.CXL mode.              RW      1'h0



            4.3.6.24 por_cxlapb_err_capabilities_control
            Contains err_capabilities_control. Only applicable for Device. Host does not use this register

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1014
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-199: por_cxlapb_err_capabilities_control

                         63                                                                                          32

                                                                   Reserved

                         31                                                14 13 12                                  0

                                              Reserved                                         Reserved

                                                                                 Poison_Enabled



Table 4-215: por_cxlapb_err_capabilities_control attributes
Bits     Name            Description                                                                                        Type Reset
[63:14] Reserved         Reserved                                                                                           RO    -
[13]     Poison_Enabled If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall        RW    1'h0
                        treat poison received on CXL.cache or CXL.mem as uncorrectable error and log the error in
                        Uncorrectable Error Status Register. If this bit is 1 these ports shall treat poison received on
                        CXL.cache or CXL.mem as correctable error and log the error in Correctable Error Status Register.
                        This bit defaults to 1. This bit is hardwired to 1 in CXL 2.0 Upstream Switch Port CXL 2.0
                        Downstream Switch Port and CXL 2.0 device.
[12:0]   Reserved        Reserved                                                                                           RO    -




            4.3.6.25 por_cxlapb_IDE_key_refresh_time_control
            Contains IDE_key_refresh_time_control. Not applicable to CMN 700

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h18
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-200: por_cxlapb_IDE_key_refresh_time_control

                         63                                                                                          32

                                                                  Reserved

                         31                                                                                          0

                                                           Tx_Key_Refresh_Time




Table 4-216: por_cxlapb_IDE_key_refresh_time_control attributes
Bits     Name                  Description                                                                                 Type Reset
[63:32] Reserved               Reserved                                                                                    RO    -
[31:0]   Tx_Key_Refresh_Time Minimum number of ﬂits transmitter needs to block transmission of protocol ﬂits after         RW    32'h0
                             IDE.Start has sent. Used when switching keys.



            4.3.6.26 por_cxlapb_IDE_truncation_transmit_delay_control
            Contains IDE_truncation_transmit_delay_control. Not applicable to CMN 700

            Conﬁgurations
            This register is available in all conﬁgurations.


            Attributes
            Width
                 64
            Address oﬀset
                 16'h24
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-201: por_cxlapb_IDE_truncation_transmit_delay_control

                         63                                                                                            32

                                                                   Reserved

                         31                                                                   8   7                    0

                                                       Reserved

                                                                                                               Tx_truncation_tr
                                                                                                               ansmit_delay



Table 4-217: por_cxlapb_IDE_truncation_transmit_delay_control attributes
Bits    Name                         Description                                                                              Type Reset
[63:8] Reserved                      Reserved                                                                                 RO    -
[7:0]   Tx_truncation_transmit_delay This parameter feeds into the computation of minimum number of IDE idle ﬂits             RW    8'h0
                                     Transmitter needs send after sending a truncated MAC ﬂit.



            4.3.6.27 por_cxlapb_ll_to_ull_msg
            Contains lll_to_ull_message

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h0
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-202: por_cxlapb_ll_to_ull_msg

                       63                                                                                         32

                                                               msg_payload

                       31                                                                                         0

                                                               msg_payload




Table 4-218: por_cxlapb_ll_to_ull_msg attributes
Bits       Name                  Description                                                                    Type      Reset
[63:0]     msg_payload           Contains 64 bits of message sent from ll to ull                                RW        64'h0



           4.3.6.28 por_cxlapb_cxl_timeout_isolation_control
           Contains cxl_timeout_isolation_control. Not applicable to CMN 700

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h8
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.



            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-203: por_cxlapb_cxl_timeout_isolation_control

                         63                                                                                                   32

                                                                           Reserved

                         31              27 26 25 24              20 19 18 17 16 15   13 12 11     8   7     5   4   3        0

                              Reserved                 Reserved

                isolation_interrupt_                                                                                 cxl_mem_txn_
                              enable                                                                                 timeout_valu
                isolation_err_cor_enaa                                                                               e
                                    ble                                                                        cxl_mem_txn_timeo
                  cxl_cache_isolation_linkdown_enable                                                          ut_enable
                              cxl_cache_isolation_enable                                                  Reserved
                         cxl_mem_isolation_linkdown_enable                                       cxl_cache_txn_timeout_value
                                     cxl_mem_isolation_enable                              cxl_cache_txn_timeout_enable
                                                                                      Reserved



Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes
Bits     Name                                     Description                                                                      Type Reset
[63:27] Reserved                                  Reserved                                                                         RO    -
[26]     isolation_interrupt_enable               When Set this bit enables the generation of an interrupt to indicate that        RW    1'h0
                                                  Isolation has been triggered.
[25]     isolation_err_cor_enaable                When Set this bit enables the sending of an ERR_COR Message to indicate          RW    1'h0
                                                  Isolation has been triggered.
[24:20] Reserved                                  Reserved                                                                         RO    -
[19]     cxl_cache_isolation_linkdown_enable This ﬁeld allows System Software to trigger link down on the CXL Root Port if RW            1'h0
                                             CXL.cache enters Isolation mode.
[18]     cxl_cache_isolation_enable               This ﬁeld allows System Software to enable CXL.cache Isolation actions.          RW    1'h0
[17]     cxl_mem_isolation_linkdown_enable This ﬁeld allows System Software to trigger link down on the CXL Root Port if RW              1'h0
                                           CXL.mem enters Isolation mode.
[16]     cxl_mem_isolation_enable                 This ﬁeld allows System Software to enable CXL.mem Isolation actions. If this RW       1'h0
                                                  ﬁeld is set Isolation actions will be triggered if either a CXL.mem Transaction
                                                  Timeout is detected or if the CXL link went down.
[15:13] Reserved                                  Reserved                                                                         RO    -
[12]     cxl_cache_txn_timeout_enable             -                                                                                RW    1'h0
[11:8]   cxl_cache_txn_timeout_value              In CXL Root Port Functions that support Transaction Timeout                      RW    4'h0
                                                  programmability this ﬁeld allows system software to modify the Transaction
                                                  Timeout Value for CXL.cache.
[7:5]    Reserved                                 Reserved                                                                         RO    -
[4]      cxl_mem_txn_timeout_enable               When Set this bit enables CXL.mem Transaction Timeout mechanism.                 RW    1'h0
[3:0]    cxl_mem_txn_timeout_value                In CXL Root Port Functions that support Transaction Timeout                      RW    4'h0
                                                  programmability this ﬁeld allows system software to modify the Transaction
                                                  Timeout Value for CXL.mem.




           4.3.6.29 por_cxlapb_link_layer_defeature
           CXL Link Layer Defeature Register

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1130
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-204: por_cxlapb_link_layer_defeature

                       63                                                                                           32

                                                                 Reserved

                       31                                                                                       1   0

                                                               Reserved

                                                                                                                         disable_m
                                                                                                                         dh



Table 4-220: por_cxlapb_link_layer_defeature attributes
Bits   Name        Description                                                                                               Type Reset
[63:1] Reserved    Reserved                                                                                                  RO      -
[0]    disable_mdh Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP. RW           1'b0
                   After programming, a warm reset is required for the disable to take eﬀect.



           4.3.7 Debug and trace register descriptions
           This section lists the debug and trace registers.




          4.3.7.1 por_dt_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-205: por_dt_node_info

                        63                                                                                  34 33 32

                                                             Reserved

                                                                                                                   dtc_domain
                        31                                        16 15                                           0

                                          node_id                                        node_type




Table 4-221: por_dt_node_info attributes
Bits        Name               Description                                        Type       Reset
[63:34]     Reserved           Reserved                                           RO         -
[33:32]     dtc_domain         DTC domain number                                  RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                              RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                        RO         16'h3




           4.3.7.2 por_dt_child_info
           Provides component child identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-206: por_dt_child_info

                        63                                                                                         32

                                                                Reserved

                        31                                         16 15                                           0

                                   child_ptr_offset                                    child_count




Table 4-222: por_dt_child_info attributes
Bits      Name               Description                                                                         Type    Reset
[63:32]   Reserved           Reserved                                                                            RO      -
[31:16]   child_ptr_oﬀset    Starting register oﬀset which contains pointers to the child nodes                  RO      16'h0000
[15:0]    child_count        Number of child nodes; used in discovery process                                    RO      16'b0



           4.3.7.3 por_dt_secure_access
           Functions as the Secure access control register.

           Conﬁgurations
           This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h980
          Type
                    RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-207: por_dt_secure_access

                         63                                                                                           32

                                                                 Reserved

                         31                                                                               3   2   1   0

                                                            Reserved

                                                                                                 pm_disable             secure_de
                                                                                                                        bug_disab
                                                                                                                        le
                                                                                                                      dt_disable



Table 4-223: por_dt_secure_access attributes
Bits   Name                    Description                                                                                 Type Reset
[63:3] Reserved                Reserved                                                                                    RO   -
[2]    pm_disable              PMU disable                                                                                 RW   1'b0

                               1'b0          PMU function is not aﬀected
                               1'b1          PMU function is disabled.
[1]    dt_disable              Debug disable                                                                               RW   1'b0

                               1'b0          DT function is not aﬀected
                               1'b1          DT function is disabled.
[0]    secure_debug_disable    Secure debug disable                                                                        RW   1'b0

                               1'b0    Secure events are monitored by the PMU
                               1'b1    Secure events are only monitored by the PMU if SPNIDEN is set to 1




           4.3.7.4 por_dt_dtc_ctl
           Functions as the debug trace control register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA00
           Type
                     RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-208: por_dt_dtc_ctl

                          63                                                                                                 32

                                                                       Reserved

                          31                                                         11 10   9               4   3   2   1   0

                                                     Reserved

                                                                             cg_disable                                       dt_en
                                                                             cross_trigger_count                           dbgtrigger_
                                                                                      dt_wait_for_trigger                  en
                                                                                                                         atbtrigger_en



Table 4-224: por_dt_dtc_ctl attributes
Bits    Name                   Description                                                                                        Type Reset
[63:11] Reserved               Reserved                                                                                           RO     -
[10]    cg_disable             Disables DT architectural clock gates                                                              RW     1'b0
[9:4]   cross_trigger_count Number of cross triggers received before trace enable NOTE: Only applicable if                        RW     6'b0
                            dt_wait_for_trigger is set to 1.
[3]     dt_wait_for_trigger Enables waiting for cross trigger before trace enable                                                 RW     1'b0
[2]     atbtrigger_en          ATB trigger enable                                                                                 RW     1'b0
[1]     dbgtrigger_en          DBGWATCHTRIG enable                                                                                RW     1'b0
[0]     dt_en                  Enables debug, trace, and PMU features                                                             RW     1'b0


           4.3.7.5 por_dt_trigger_status
           Provides the trigger status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA10
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-209: por_dt_trigger_status

                           63                                                                                              32

                                                                       Reserved

                           31                     24 23     20 19 18                             8   7                 1   0

                                  Reserved                                trigger_nodeid                  Reserved

                                              trigger_wp          Reserved                                                      trigger_s
                                                                                                                                tatus



Table 4-225: por_dt_trigger_status attributes
Bits      Name                  Description                                                                                      Type   Reset
[63:24]   Reserved              Reserved                                                                                         RO     -
[23:20]   trigger_wp            DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by watchpoint                            RO     1'h0
[19]      Reserved              Reserved                                                                                         RO     -
[18:8]    trigger_nodeid        DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by node ID                               RO     11'h0
[7:1]     Reserved              Reserved                                                                                         RO     -
[0]       trigger_status        Indicates DBGWATCHTRIGREQ assertion and/or ATB trigger                                           RO     1'h0




           4.3.7.6 por_dt_trigger_status_clr
           Clears the trigger status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA20
           Type
                  WO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-210: por_dt_trigger_status_clr

                         63                                                                                          32

                                                                  Reserved

                         31                                                                                      1   0

                                                                 Reserved

                                                                                                                          trigger_s
                                                                                                                          tatus_clr



Table 4-226: por_dt_trigger_status_clr attributes
Bits      Name                      Description                                                                      Type       Reset
[63:1]    Reserved                  Reserved                                                                         RO         -
[0]       trigger_status_clr        Write a 1 to clear por_dt_trigger_status.trigger_status                          WO         1'b0



           4.3.7.7 por_dt_trace_control
           Functions as the trace control register.

           Conﬁgurations
           This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA30
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-211: por_dt_trace_control

                         63                                                                                            32

                                                                  Reserved

                         31                                                               9   8   7     5   4          0

                                                    Reserved

                                                                                 cc_enable                       async_period
                                                                                                       timestamp_period



Table 4-227: por_dt_trace_control attributes
Bits    Name              Description                                                                                         Type Reset
[63:9] Reserved           Reserved                                                                                            RO    -
[8]     cc_enable         Cycle count enable                                                                                  RW    1'b0
[7:5]   timestamp_period Time stamp packet insertion period 3'b000: Time stamp disabled 3'b011: Time stamp every 8K           RW    3'b0
                         clock cycles 3'b100: Time stamp every 16K clock cycles 3'b101: Time stamp every 32K clock
                         cycles 3'b110: Time stamp every 64K clock cycles
[4:0]   async_period      Alignment sync packet insertion period 5'h00: Alignment sync disabled 5'h08: Alignment sync      RW       5'b0
                          inserted after 256B of trace 5'h09: Alignment sync inserted after 512B of trace 5'h14: Alignment
                          sync inserted after 1048576B of trace NOTE: All other values are reserved.



            4.3.7.8 por_dt_traceid
            Contains the ATB ID.

            Conﬁgurations
            This register is available in all conﬁgurations.



           Attributes
           Width
                64
           Address oﬀset
                16'hA48
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-212: por_dt_traceid

                       63                                                                                                  32

                                                                     Reserved

                       31                                                                        7   6                     0

                                                        Reserved                                            traceid




Table 4-228: por_dt_traceid attributes
Bits                 Name                              Description                              Type                   Reset
[63:7]               Reserved                          Reserved                                 RO                     -
[6:0]                traceid                           ATB ID                                   RW                     7'h0



           4.3.7.9 por_dt_pmevcntAB
           Contains the PMU event counters A and B.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2000



          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-213: por_dt_pmevcntAB

                      63                                                                                           32

                                                                 pmevcntB

                      31                                                                                           0

                                                                 pmevcntA




Table 4-229: por_dt_pmevcntAB attributes
Bits               Name                         Description                                Type            Reset
[63:32]            pmevcntB                     PMU counter B                              RW              32'h0000
[31:0]             pmevcntA                     PMU counter A                              RW              32'h0000



          4.3.7.10 por_dt_pmevcntCD
          Contains the PMU event counters C and D.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2010
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-214: por_dt_pmevcntCD

                      63                                                                                            32

                                                                 pmevcntD

                      31                                                                                            0

                                                                 pmevcntC




Table 4-230: por_dt_pmevcntCD attributes
Bits               Name                          Description                                Type            Reset
[63:32]            pmevcntD                      PMU counter D                              RW              32'h0000
[31:0]             pmevcntC                      PMU counter C                              RW              32'h0000



          4.3.7.11 por_dt_pmevcntEF
          Contains the PMU event counters E and F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2020
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-215: por_dt_pmevcntEF

                      63                                                                                           32

                                                                 pmevcntF

                      31                                                                                           0

                                                                 pmevcntE




Table 4-231: por_dt_pmevcntEF attributes
Bits               Name                         Description                                Type            Reset
[63:32]            pmevcntF                     PMU counter F                              RW              32'h0000
[31:0]             pmevcntE                     PMU counter E                              RW              32'h0000



          4.3.7.12 por_dt_pmevcntGH
          Contains the PMU event counters G and H.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2030
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-216: por_dt_pmevcntGH

                      63                                                                                           32

                                                                 pmevcntH

                      31                                                                                           0

                                                                 pmevcntG




Table 4-232: por_dt_pmevcntGH attributes
Bits               Name                           Description                                Type            Reset
[63:32]            pmevcntH                       PMU counter H                              RW              32'h0000
[31:0]             pmevcntG                       PMU counter G                              RW              32'h0000



          4.3.7.13 por_dt_pmccntr
          Contains the PMU cycle counter.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2040
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-217: por_dt_pmccntr

                      63                                                                    40 39                    32

                                                      Reserved                                         pmccntr

                      31                                                                                             0

                                                                  pmccntr




Table 4-233: por_dt_pmccntr attributes
Bits                Name                        Description                                           Type                Reset
[63:40]             Reserved                    Reserved                                              RO                  -
[39:0]              pmccntr                     PMU cycle counter                                     RW                  40'h0




          4.3.7.14 por_dt_pmevcntsrAB
          Contains the PMU event counter shadow registers A and B.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2050
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-218: por_dt_pmevcntsrAB

                      63                                                                                         32

                                                              pmevcntsrB

                      31                                                                                         0

                                                              pmevcntsrA




Table 4-234: por_dt_pmevcntsrAB attributes
Bits          Name                   Description                                                    Type        Reset
[63:32]       pmevcntsrB             PMU counter B shadow register                                  RW          32'h0000
[31:0]        pmevcntsrA             PMU counter A shadow register                                  RW          32'h0000



          4.3.7.15 por_dt_pmevcntsrCD
          Contains the PMU event counter shadow registers C and D.

          Conﬁgurations
          This register is available in all conﬁgurations.



          Attributes
          Width
               64
          Address oﬀset
               16'h2060
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-219: por_dt_pmevcntsrCD

                      63                                                                                         32

                                                              pmevcntsrD

                      31                                                                                          0

                                                              pmevcntsrC




Table 4-235: por_dt_pmevcntsrCD attributes
Bits          Name                   Description                                                        Type     Reset
[63:32]       pmevcntsrD             PMU counter D shadow register                                      RW       32'h0000
[31:0]        pmevcntsrC             PMU counter C shadow register                                      RW       32'h0000



          4.3.7.16 por_dt_pmevcntsrEF
          Contains the PMU event counter shadow registers E and F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2070



          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-220: por_dt_pmevcntsrEF

                      63                                                                                         32

                                                              pmevcntsrF

                      31                                                                                         0

                                                              pmevcntsrE




Table 4-236: por_dt_pmevcntsrEF attributes
Bits          Name                   Description                                                    Type        Reset
[63:32]       pmevcntsrF             PMU counter F shadow register                                  RW          32'h0000
[31:0]        pmevcntsrE             PMU counter E shadow register                                  RW          32'h0000



          4.3.7.17 por_dt_pmevcntsrGH
          Contains the PMU event counter shadow registers G and H.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2080
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-221: por_dt_pmevcntsrGH

                      63                                                                                         32

                                                              pmevcntsrH

                      31                                                                                          0

                                                              pmevcntsrG




Table 4-237: por_dt_pmevcntsrGH attributes
Bits          Name                   Description                                                        Type     Reset
[63:32]       pmevcntsrH             PMU counter H shadow register                                      RW       32'h0000
[31:0]        pmevcntsrG             PMU counter G shadow register                                      RW       32'h0000



          4.3.7.18 por_dt_pmccntrsr
          Contains the PMU cycle counter shadow register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2090
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-222: por_dt_pmccntrsr

                      63                                                                 40 39                     32

                                                   Reserved                                        pmccntrsr

                      31                                                                                           0

                                                              pmccntrsr




Table 4-238: por_dt_pmccntrsr attributes
Bits           Name                Description                                                              Type        Reset
[63:40]        Reserved            Reserved                                                                 RO          -
[39:0]         pmccntrsr           PMU cycle counter shadow register                                        RW          40'h0



          4.3.7.19 por_dt_pmcr
          Functions as the PMU control register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2100
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-223: por_dt_pmcr

                        63                                                                                                   32

                                                                   Reserved

                        31                                                                      7   6   5   4            1   0

                                                        Reserved                                                cntcfg

                                                                                   ovfl_intr_en                                   pmu_en
                                                                                                            cntr_rst



Table 4-239: por_dt_pmcr attributes
Bits    Name        Description                                                                                                      Type Reset
[63:7] Reserved     Reserved                                                                                                         RO    -
[6]     ovﬂ_intr_en Enables INTREQPMU assertion on PMU counter overﬂow                                                               RW    1'h0
[5]     cntr_rst    Enables clearing of live counters upon assertion of por_dt_pmsrr.ss_req or PMUSNAPSHOTREQ                        RW    1'h0
[4:1]   cntcfg      Groups adjacent 32-bit registers into a 64-bit register                                                          RW    4'h0
[0]     pmu_en      Enables PMU features                                                                                             RW    1'b0



            4.3.7.20 por_dt_pmovsr
            Provides the PMU overﬂow status.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2118
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-224: por_dt_pmovsr

                        63                                                                                           32

                                                                  Reserved

                        31                                                                9   8                      0

                                                    Reserved                                          pmovsr




Table 4-240: por_dt_pmovsr attributes
Bits    Name     Description                                                                                               Type Reset
[63:9] Reserved Reserved                                                                                                   RO    -
[8:0]   pmovsr   PMU overﬂow status Bit 8: Indicates overﬂow from cycle counter Bits [7:0]: Indicates overﬂow from         RO    9'h0
                 counters 7 to 0



           4.3.7.21 por_dt_pmovsr_clr
           Clears the PMU overﬂow status.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2120
           Type
                  WO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-225: por_dt_pmovsr_clr

                        63                                                                                           32

                                                                  Reserved

                        31                                                                9   8                      0

                                                    Reserved                                       pmovsr_clr



Table 4-241: por_dt_pmovsr_clr attributes
Bits      Name                Description                                                                                   Type        Reset
[63:9]    Reserved            Reserved                                                                                      RO          -
[8:0]     pmovsr_clr          Write a 1 to clear the corresponding bit in por_dt_pmovsr.pmovsr                              WO          9'b0



            4.3.7.22 por_dt_pmssr
            Provides the PMU snapshot status.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2128
            Type
                    RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-226: por_dt_pmssr

                         63                                                                                            32

                                                                     Reserved

                         31                                          17 16 15 14              9   8                    0

                                            Reserved                               Reserved            ss_status

                                                        ss_pin_active        ss_cfg_active



Table 4-242: por_dt_pmssr attributes
Bits     Name          Description                                                                                                 Type Reset
[63:17] Reserved       Reserved                                                                                                    RO       -
[16]     ss_pin_active Activates PMU snapshot from PMUSNAPSHOTREQ                                                                  RO       1'b0
[15]     ss_cfg_active PMU snapshot activated from conﬁguration write                                                              RO       1'b0
[14:9]   Reserved      Reserved                                                                                                    RO       -


Bits     Name            Description                                                                                                   Type Reset
[8:0]    ss_status       PMU snapshot status Bit 8: Indicates snapshot status for cycle counter Bits [7:0]: Indicates snapshot         RO   9'b0
                         status for counters 7 to 0



            4.3.7.23 por_dt_pmsrr
            Sends PMU snapshot requests.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2130
            Type
                     WO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-227: por_dt_pmsrr

                           63                                                                                              32

                                                                      Reserved

                           31                                                                                          1   0

                                                                    Reserved

                                                                                                                                ss_req



Table 4-243: por_dt_pmsrr attributes
Bits            Name                   Description                                                                Type             Reset
[63:1]          Reserved               Reserved                                                                   RO               -
[0]             ss_req                 Write a 1 to request PMU snapshot                                          WO               1'b0




               4.3.7.24 por_dt_claim
               Functions as the claim tag set register.

               Conﬁgurations
               This register is available in all conﬁgurations.

               Attributes
               Width
                    64
               Address oﬀset
                    16'hFA0
               Type
                      RW
               Reset value
                    See individual bit resets
               Usage constraints
                    There are no usage constraints.

               Bit descriptions
               The following image shows the higher register bit assignments.

               Figure 4-228: por_dt_claim

                           63                                                                                                  32

                                                                           clr

                           31                                                                                                  0

                                                                           set




Table 4-244: por_dt_claim attributes
Bits     Name Description                                                                                                           Type Reset
[63:32] clr       Upper half of the claim tag value; enables individual bits to be cleared (write) and returns the current          RW   32'b0
                  claim tag value (read)
[31:0]   set      Lower half of the claim tag value; allows individual bits to be set (write) and returns the number of bits        RW   32'hﬀﬀﬀﬀ
                  that can be set (read)



               4.3.7.25 por_dt_devaﬀ
               Functions as the device aﬃnity register.

               Conﬁgurations
               This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFA8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-229: por_dt_devaﬀ

                      63                                                                                         32

                                                                devaff

                      31                                                                                         0

                                                                devaff




Table 4-245: por_dt_devaﬀ attributes
Bits             Name              Description                                                    Type               Reset
[63:0]           devaﬀ             Device aﬃnity register                                         RO                 64'b0



          4.3.7.26 por_dt_lsr
          Functions as the lock status register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFB0
          Type
                 RO

           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-230: por_dt_lsr

                        63                                                                                    35 34     32

                                                                Reserved

                                                                                                                        lsrvalue
                        31                                                                                               0

                                                                     Reserved




Table 4-246: por_dt_lsr attributes
Bits                   Name                          Description                                       Type              Reset
[63:35]                Reserved                      Reserved                                          RO                -
[34:32]                lsrvalue                      Lock status value                                 RO                3'b0
[31:0]                 Reserved                      Reserved                                          RO                -



           4.3.7.27 por_dt_authstatus_devarch
           Functions as the authentication status register and the device architecture register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFB8
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-231: por_dt_authstatus_devarch

                          63                         53 52 51              47 46                                             32

                                  architect                     revision                     archid

                                                           present
                          31                                                                 8   7   6   5   4   3   2   1   0

                                                      Reserved                                   snid

                                                                                             Reserved                     Reserved
                                                                                                                     nsnid



Table 4-247: por_dt_authstatus_devarch attributes
Bits             Name                  Description                                                               Type             Reset
[63:53]          architect             Architect                                                                 RO               11'b0
[52]             present               Present                                                                   RO               1'b1
[51:47]          revision              Architecture revision                                                     RO               6'b0
[46:32]          archid                Architecture ID                                                           RO               16'b0
[31:8]           Reserved              Reserved                                                                  RO               -
[7:6]            snid                  Secure non-invasive debug                                                 RO               2'b10
[5:4]            Reserved              Reserved                                                                  RO               -
[3:2]            nsnid                 Non-secure non-invasive debug                                             RO               2'b10
[1:0]            Reserved              Reserved                                                                  RO               -



          4.3.7.28 por_dt_devid
          Functions as the device conﬁguration register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFC0
          Type
                  RO
          Reset value
               See individual bit resets


           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-232: por_dt_devid

                       63                                                                                            32

                                                                   dt_devid

                       31                                                                                            0

                                                                   dt_devid




Table 4-248: por_dt_devid attributes
Bits                 Name                            Description                               Type                Reset
[63:0]               dt_devid                        Device ID                                 RO                  64'b0



           4.3.7.29 por_dt_devtype
           Functions as the device type identiﬁer register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFC8
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-233: por_dt_devtype

                      63                                                                    40 39          36 35           32

                                                      Reserved                                      sub            major

                      31                                                                                                   0

                                                                   Reserved




Table 4-249: por_dt_devtype attributes
Bits                   Name                             Description                             Type                   Reset
[63:40]                Reserved                         Reserved                                RO                     -
[39:36]                sub                              Sub type                                RO                     4'h4
[35:32]                major                            Major type                              RO                     4'h3
[31:0]                 Reserved                         Reserved                                RO                     -



          4.3.7.30 por_dt_pidr45
          Functions as the identiﬁcation register for peripheral ID 4 and peripheral ID 5.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFD0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-234: por_dt_pidr45

                       63                                                                   40 39                     32

                                                      Reserved                                             pidr5

                       31                                                                    8   7                    0

                                                      Reserved                                             pidr4




Table 4-250: por_dt_pidr45 attributes
Bits                   Name                          Description                                     Type             Reset
[63:40]                Reserved                      Reserved                                        RO               -
[39:32]                pidr5                         Peripheral ID 5                                 RO               8'b0
[31:8]                 Reserved                      Reserved                                        RO               -
[7:0]                  pidr4                         Peripheral ID 4                                 RO               8'h4



           4.3.7.31 por_dt_pidr67
           Functions as the identiﬁcation register for peripheral ID 6 and peripheral ID 7.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFD8
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-235: por_dt_pidr67

                       63                                                                   40 39                     32

                                                      Reserved                                             pidr7

                       31                                                                    8   7                    0

                                                      Reserved                                             pidr6




Table 4-251: por_dt_pidr67 attributes
Bits                   Name                          Description                                     Type             Reset
[63:40]                Reserved                      Reserved                                        RO               -
[39:32]                pidr7                         Peripheral ID 7                                 RO               8'b0
[31:8]                 Reserved                      Reserved                                        RO               -
[7:0]                  pidr6                         Peripheral ID 6                                 RO               8'b0



           4.3.7.32 por_dt_pidr01
           Functions as the identiﬁcation register for peripheral ID 0 and peripheral ID 1.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFE0
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-236: por_dt_pidr01

                       63                                                                   40 39                     32

                                                      Reserved                                             pidr1

                       31                                                                    8   7                    0

                                                      Reserved                                             pidr0




Table 4-252: por_dt_pidr01 attributes
Bits                   Name                          Description                                     Type             Reset
[63:40]                Reserved                      Reserved                                        RO               -
[39:32]                pidr1                         Peripheral ID 1                                 RO               8'hb4
[31:8]                 Reserved                      Reserved                                        RO               -
[7:0]                  pidr0                         Peripheral ID 0                                 RO               8'h34



           4.3.7.33 por_dt_pidr23
           Functions as the identiﬁcation register for peripheral ID 2 and peripheral ID 3.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFE8
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-237: por_dt_pidr23

                       63                                                                   40 39                     32

                                                      Reserved                                             pidr3

                       31                                                                    8   7                    0

                                                      Reserved                                             pidr2




Table 4-253: por_dt_pidr23 attributes
Bits                   Name                          Description                                     Type             Reset
[63:40]                Reserved                      Reserved                                        RO               -
[39:32]                pidr3                         Peripheral ID 3                                 RO               8'b0
[31:8]                 Reserved                      Reserved                                        RO               -
[7:0]                  pidr2                         Peripheral ID 2                                 RO               8'h7



           4.3.7.34 por_dt_cidr01
           Functions as the identiﬁcation register for component ID 0 and component ID 1.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFF0
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-238: por_dt_cidr01

                        63                                                                  40 39                     32

                                                      Reserved                                             cidr1

                        31                                                                   8   7                    0

                                                      Reserved                                             cidr0




Table 4-254: por_dt_cidr01 attributes
Bits                   Name                        Description                                        Type             Reset
[63:40]                Reserved                    Reserved                                           RO               -
[39:32]                cidr1                       Component ID 1                                     RO               8'h9f
[31:8]                 Reserved                    Reserved                                           RO               -
[7:0]                  cidr0                       Component ID 0                                     RO               8'hd



           4.3.7.35 por_dt_cidr23
           Functions as the identiﬁcation register for component ID 2 and component ID 3.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFF8
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-239: por_dt_cidr23

                        63                                                                  40 39                     32

                                                      Reserved                                             cidr3

                        31                                                                   8   7                    0

                                                      Reserved                                             cidr2




Table 4-255: por_dt_cidr23 attributes
Bits                   Name                        Description                                        Type             Reset
[63:40]                Reserved                    Reserved                                           RO               -
[39:32]                cidr3                       Component ID 3                                     RO               8'hb1
[31:8]                 Reserved                    Reserved                                           RO               -
[7:0]                  cidr2                       Component ID 2                                     RO               8'h5



           4.3.8 DN register descriptions
           This section lists the DN registers.


           4.3.8.1 por_dn_node_info
           Provides component identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h0
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.



          Figure 4-240: por_dn_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-256: por_dn_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component CHI node ID                               RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0001



          4.3.8.2 por_dn_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-241: por_dn_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-257: por_dn_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'h0



           4.3.8.3 por_dn_build_info
           Contains the conﬁguration parameter values. Indicates the speciﬁc DN conﬁguration.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h900
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-242: por_dn_build_info

                         63                                                                                          32

                                                                  Reserved

                         31                                                                                      1   0

                                                                Reserved

                                                                                                                          dvm_v8_1_
                                                                                                                          en



Table 4-258: por_dn_build_info attributes
Bits     Name             Description                                                                                       Type   Reset
[63:1]   Reserved         Reserved                                                                                          RO     -
[0]      dvm_v8_1_en      Indicates that all nodes receiving DVM snoops support DVM v8/v8.1 operations.                     RO     1'b1



           4.3.8.4 por_dn_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-243: por_dn_secure_register_groups_override

                         63                                                                                               32

                                                                   Reserved

                         31                                                                                      2    1   0

                                                                Reserved

                                                                                                            cfg_ctl            vmf



Table 4-259: por_dn_secure_register_groups_override attributes
Bits     Name        Description                                                                                                Type   Reset
[63:2]   Reserved    Reserved                                                                                                   RO     -
[1]      cfg_ctl     Allows Non-secure access to Secure conﬁguration control register (por_dn_cfg_ctl)                          RW     1'b0
[0]      vmf         Allows Non-secure access to Secure VMF registers                                                           RW     1'b0



            4.3.8.5 por_dn_cfg_ctl
            Functions as the conﬁguration control register for DVM Node.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA00
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_dn_secure_register_groups_override.cfg_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-244: por_dn_cfg_ctl

                          63                                                                                             32

                                                                  Reserved

                          31                                                 13 12 11 10   9   8   7   6   5         1   0

                                              Reserved

                                    disable_remote_broadcast_on_vmf_miss                                                enable_8_
                                                      broadcast_dvmop_outer                                             4_termina
                                                        broadcast_dvmop_inner                                           tion
                                                                   txsnp_pend_cnt                               rxsnp_starv_cnt
                                                                                                         disable_dvmop_early_co
                                                                                                         mp
                                                                                                       Reserved



Table 4-260: por_dn_cfg_ctl attributes
Bits    Name                                    Description                                                                    Type Reset
[63:13] Reserved                                Reserved                                                                       RO    -
[12]    disable_remote_broadcast_on_vmf_miss Disables broadcast of VMID Filterable DVMOps to remote on VMF miss.               RW    1'h0
[11]    broadcast_dvmop_outer                   Used to ﬁlter DVMOps marked as outersharable (OS) from being sent oﬀ-          RW    1'h1
                                                chip.
[10]    broadcast_dvmop_inner                   Used to ﬁlter DVMOps marked as innersharable (IS) from being sent oﬀ-          RW    1'h1
                                                chip.
[9:8]   txsnp_pend_cnt                          Maximum number of (Non-Sync + Sync) SnpDVMOps issued on TXSNP.                 RW    2'h0
                                                2'b00: Max of 4 SnpDVMOps in progress (default) 2'b01: Max of 8
                                                SnpDVMOps in progress 2'b10: Max of 16 SnpDVMOps in progress
                                                2'b11: Reserved
[7]     Reserved                                Reserved                                                                       RO    -
[6]     disable_dvmop_early_comp                Disables Early Comp (CompDBID) for DVMOps                                      RW    1'b0
[5:1]   rxsnp_starv_cnt                         Number of cycles RXSNP lost to RXREQ for RCB alloc.                            RW    5'h8
[0]     enable_8_4_termination                  Enables termination of 8.4 DVMOps in DN.                                       RW    1'b0



           4.3.8.6 por_dn_aux_ctl
           Functions as the auxiliary control register for DN.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA08
           Type
                   RW

           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-245: por_dn_aux_ctl

                            63                                                                                               32

                                                                    Reserved

                            31                                                                       6   5   4   3   2   1   0

                                                           Reserved

                                                                       disable_rxreq_crd_stealing                             disable_v
                                                                                         disable_ddn                          mf
                                                                                              reserved                     disable_clk
                                                                                                                           _gating
                                                                                                                         filter_rnd_ic
                                                                                                                         ache_ops



Table 4-261: por_dn_aux_ctl attributes
Bits   Name                        Description                                                                               Type Reset
[63:6] Reserved                    Reserved                                                                                  RO   -
[5]    disable_rxreq_crd_stealing Disables credit stealing from RXREQ LinkLayer when RXSNP is starved for RCB                RW   1'b0
                                  alloc.
[4]    disable_ddn                 Disables Distributed DN functionality- Snoops all RNs and CML nodes in the  RW                 1'b0
                                   mesh and disables snooping other DNs. Must program all RNSAMs to target HND
                                   for DVMs and then set this to 1 in HND.
[3]    reserved                    Reserved ﬁeld                                                                             RW   1'b0
[2]    ﬁlter_rnd_icache_ops        Filters out BPI and VICI/PICI Snps to RNDs when set                                       RW   Conﬁguration
                                                                                                                                  dependent
[1]    disable_clk_gating          Disables autonomous clock gating when set                                                 RW   1'b0
[0]    disable_vmf                 Disables VMID-based DVM snoop ﬁltering when set                                           RW   Conﬁguration
                                                                                                                                  dependent



           4.3.8.7 por_dn_vmf0-15_ctrl
           There are 16 iterations of this register. The index ranges from 0 to 15. Functions as the
           control register for VMID-based DVM snoop ﬁltering. NOTE: This register has no eﬀect when
           por_dn_aux_ctl.disable_vmf is set to 1.

           Conﬁgurations
           This register is available in all conﬁgurations.


            Attributes
            Width
                 64
            Address oﬀset
                 16'hC00 + #{56*index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_dn_secure_register_groups_override.vmf
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-246: por_dn_vmf0-15_ctrl

                         63                                             48 47                                             32

                                            Reserved                                           mask

                         31                                          17 16                                            1   0

                                           Reserved                                         vmid

                                                                                                                               valid



Table 4-262: por_dn_vmf0-15_ctrl attributes
Bits     Name      Description                                                                                                 Type Reset
[63:48] Reserved Reserved                                                                                                      RO      -
[47:32] mask       VMID mask; enables mapping of multiple VMID values to a single register NOTE: Logically, the AND            RW      16'hﬀﬀ
                   operator is performed on the mask and por_dn_vmf#{index}_ctrl.vmid. Then, the AND operator is
                   performed on the mask and the incoming request's VMID. The two results are then compared, and
                   ﬁltering is applied to the incoming request if the masked VMIDs match.
[31:17] Reserved Reserved                                                                                                      RO      -
[16:1]   vmid      VMID value NOTE: The incoming request's VMID is only compared with this VMID value if the                   RW      16'h0000
                   request's VMID valid bit is set. If the request's VMID is valid and the two VMIDs match, ﬁltering is
                   applied to the incoming request.
[0]      valid     Register valid 1'b1: Register is enabled 1'b0: Register is not enabled                                      RW      1'b0




           4.3.8.8 por_dn_vmf0-15_rnf0
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-F
           bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+8}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-247: por_dn_vmf0-15_rnf0

                        63                                                                                          32

                                                               snp_destvec0

                        31                                                                                          0

                                                               snp_destvec0




Table 4-263: por_dn_vmf0-15_rnf0 attributes
Bits     Name                Description                                                                                 Type   Reset
[63:0]   snp_destvec0        RN-F bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid                          RW     64'b0




           4.3.8.9 por_dn_vmf0-15_rnf1
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-F bit
           vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+16}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-248: por_dn_vmf0-15_rnf1

                        63                                                                                           32

                                                                snp_destvec1

                        31                                                                                           0

                                                                snp_destvec1




Table 4-264: por_dn_vmf0-15_rnf1 attributes
Bits     Name                Description                                                                                  Type   Reset
[63:0]   snp_destvec1        RN-F bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid                         RW     64'b0




           4.3.8.10 por_dn_vmf0-15_rnf2
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-F bit
           vector 191:128 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+24}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-249: por_dn_vmf0-15_rnf2

                        63                                                                                            32

                                                                snp_destvec2

                        31                                                                                            0

                                                                snp_destvec2




Table 4-265: por_dn_vmf0-15_rnf2 attributes
Bits     Name                Description                                                                                   Type   Reset
[63:0]   snp_destvec2        RN-F bit vector 191:128 corresponding to por_dn_vmf#{index}_ctrl.vmid                         RW     64'b0




           4.3.8.11 por_dn_vmf0-15_rnf3
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-F bit
           vector 255:192 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+32}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-250: por_dn_vmf0-15_rnf3

                        63                                                                                            32

                                                                snp_destvec3

                        31                                                                                            0

                                                                snp_destvec3




Table 4-266: por_dn_vmf0-15_rnf3 attributes
Bits     Name                Description                                                                                   Type   Reset
[63:0]   snp_destvec3        RN-F bit vector 255:192 corresponding to por_dn_vmf#{index}_ctrl.vmid                         RW     64'b0




           4.3.8.12 por_dn_vmf0-15_rnd0
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-D
           bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+40}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-251: por_dn_vmf0-15_rnd0

                        63                                                                                          32

                                                               snp_destvec0

                        31                                                                                          0

                                                               snp_destvec0




Table 4-267: por_dn_vmf0-15_rnd0 attributes
Bits     Name                Description                                                                                 Type   Reset
[63:0]   snp_destvec0        RN-D bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid                          RW     64'b0




           4.3.8.13 por_dn_vmf0-15_cxra
           There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical CXRA
           bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM snoop
           ﬁltering. NOTE: Not applicable in a single-chip CMN-700 system. Does not have any eﬀect.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00 + #{56*index+48}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-252: por_dn_vmf0-15_cxra

                       63                                                                                            32

                                                                 snp_destvec

                       31                                                                                            0

                                                                 snp_destvec




Table 4-268: por_dn_vmf0-15_cxra attributes
Bits     Name               Description                                                                                   Type   Reset
[63:0]   snp_destvec        CXRA bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid                            RW     64'b0




           4.3.8.14 por_dn_domain_rnf0-3
           There are 4 iterations of this register. The index ranges from 0 to 3. RNF logical list for DDN

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF80 + #{8*index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-253: por_dn_domain_rnf0-3

                        63                                                                                          32

                                                        por_dn_domain_rnf#{index}

                        31                                                                                              0

                                                        por_dn_domain_rnf#{index}




Table 4-269: por_dn_domain_rnf0-3 attributes
Bits   Name                       Description                                                              Type Reset
[63:0] por_dn_domain_rnf#{index} RNF logical list corresponding to RNF #{((index                           RW   Conﬁguration
                                 +1)*64)-1}:#{index*64}                                                         dependent



           4.3.8.15 por_dn_domain_rnd0
           RND logical list for DDN

           Conﬁgurations
           This register is available in all conﬁgurations.


           Attributes
           Width
                64
           Address oﬀset
                16'hFA0
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-254: por_dn_domain_rnd0

                       63                                                                                           32

                                                           por_dn_domain_rnd0

                       31                                                                                            0

                                                           por_dn_domain_rnd0




Table 4-270: por_dn_domain_rnd0 attributes
Bits     Name                    Description                                                     Type     Reset
[63:0]   por_dn_domain_rnd0      RND logical list for DDN corresponding to RND 63:0              RW       Conﬁguration dependent



           4.3.8.16 por_dn_domain_cxra
           CXRA logical list for DDN

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hFA8



          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-255: por_dn_domain_cxra

                      63                                                                                            32

                                                            por_dn_domain_cxra

                      31                                                                                            0

                                                            por_dn_domain_cxra




Table 4-271: por_dn_domain_cxra attributes
Bits      Name                              Description                               Type      Reset
[63:0]    por_dn_domain_cxra                CXRA logical list for DDN                 RW        Conﬁguration dependent



          4.3.8.17 por_dn_vmf0-15_rnd1
          There are 16 iterations of this register. The index ranges from 0 to 15. Contains the logical RN-
          D bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid. Used for VMID-based DVM
          snoop ﬁltering.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFB0 + #{8*index}
          Type
                 RW
          Reset value
               See individual bit resets


           Secure group override
                por_dn_secure_register_groups_override.vmf
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-256: por_dn_vmf0-15_rnd1

                        63                                                                                           32

                                                                snp_destvec1

                        31                                                                                           0

                                                                snp_destvec1




Table 4-272: por_dn_vmf0-15_rnd1 attributes
Bits     Name                Description                                                                                  Type   Reset
[63:0]   snp_destvec1        RN-D bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid                         RW     64'b0



           4.3.8.18 por_dn_domain_rnd1
           RND logical list for DDN

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1030
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

            Figure 4-257: por_dn_domain_rnd1

                        63                                                                                          32

                                                           por_dn_domain_rnd1

                        31                                                                                           0

                                                           por_dn_domain_rnd1




Table 4-273: por_dn_domain_rnd1 attributes
Bits     Name                   Description                                                       Type    Reset
[63:0]   por_dn_domain_rnd1     RND logical list for DDN corresponding to RND 127:64              RW      Conﬁguration dependent



            4.3.8.19 por_dn_pmu_event_sel
            Speciﬁes the PMU event to be counted.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2000
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-258: por_dn_pmu_event_sel

                         63                                                                                     36 35     32

                                                               Reserved

                                                                                                                         pmu_occup1_i
                                                                                                                         d
                         31 30 29               24 23 22 21            16 15 14 13              8   7   6   5              0

                                 pmu_event3_id           pmu_event2_id           pmu_event1_id              pmu_event0_id

                Reserved                                                                                Reserved
                                            Reserved                          Reserved



Table 4-274: por_dn_pmu_event_sel attributes
Bits     Name                 Description                                                                                       Type Reset
[63:36] Reserved              Reserved                                                                                          RO      -
[35:32] pmu_occup1_id         PMU occupancy event selector ID                                                                   RW      4'b0

                              4'b0000                          All
                              4'b0001                          DVM ops
                              4'b0010                          DVM syncs
[31:30] Reserved              Reserved                                                                                          RO      -
[29:24] pmu_event3_id         PMU Event 3 ID; see pmu_event0_id for encodings                                                   RW      5'b0
[23:22] Reserved              Reserved                                                                                          RO      -
[21:16] pmu_event2_id         PMU Event 2 ID; see pmu_event0_id for encodings                                                   RW      5'b0
[15:14] Reserved              Reserved                                                                                          RO      -
[13:8]   pmu_event1_id        PMU Event 1 ID; see pmu_event0_id for encodings                                                   RW      5'b0
[7:6]    Reserved             Reserved                                                                                          RO      -
[5:0]    pmu_event0_id        PMU Event 0 ID                                                                                    RW      5'b0

                              6'h00      No event
                              6'h01      Number of TLBI DVM op requests
                              6'h02      Number of BPI DVM op requests
                              6'h03      Number of PICI DVM op requests
                              6'h04      Number of VICI DVM op requests
                              6'h05      Number of DVM sync requests
                              6'h06      Number of DVM op requests that were ﬁltered using VMID ﬁltering
                              6'h07      Number of DVM op requests to RNDs, BPI or PICI/VICI, that were ﬁltered
                              6'h08      Number of retried REQ
                              6'h09      Number of SNPs sent to RNs
                              6'h0a      Number of SNPs stalled to RNs due to lack of Crds
                              6'h0b      DVM tracker full counter
                              6'h0c      DVM RNF tracker occupancy counter
                              6'h0d      DVM CXHA tracker occupancy counter
                              6'h0e      DVM Peer DN tracker occupancy counter
                              6'h0f      DVM RNF tracker Alloc
                              6'h10      DVM CXHA tracker Alloc
                              6'h11      DVM Peer DN tracker Alloc
                              6'h12      TXSNP stall due to number outstanding limit
                              6'h13      RXSNP stall starvation threshold hit
                              6'h14      TXSNP SYNC stall due to outstanding early completed Op




          4.3.9 HN-I register descriptions
          This section lists the HN-I registers.


          4.3.9.1 por_hni_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-259: por_hni_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-275: por_hni_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component node ID                                   RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         Conﬁguration dependent




           4.3.9.2 por_hni_child_info
           Provides component child identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-260: por_hni_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-276: por_hni_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



           4.3.9.3 por_hni_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h980
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-261: por_hni_secure_register_groups_override

                         63                                                                                                 32

                                                                  Reserved

                         31                                                                  8   7   6              2   1   0

                                                       Reserved                                          Reserved

                                                               ras_secure_access_override                                     cfg_ctl
                                                                                                                            sam



Table 4-277: por_hni_secure_register_groups_override attributes
Bits     Name                            Description                                                                             Type   Reset
[63:8]   Reserved                        Reserved                                                                                RO     -
[7]      ras_secure_access_override      Allow Non-secure access to Secure RAS registers                                         RW     1'b0
[6:2]    Reserved                        Reserved                                                                                RO     -
[1]      sam                             Allows Non-secure access to Secure SAM registers                                        RW     1'b0
[0]      cfg_ctl                         Allows Non-secure access to Secure conﬁguration control register                        RW     1'b0



            4.3.9.4 por_hni_unit_info
            Provides component identiﬁcation information for HN-I.

            Conﬁgurations
            This register is available in all conﬁgurations.




            Attributes
            Width
                 64
            Address oﬀset
                 16'h900
            Type
                     RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-262: por_hni_unit_info

                          63                   56 55 54 53 52 51 50 49 48 47              42 41                      34 33 32

                               pab_logicalid                                   Reserved            num_wr_data_buf

                                        Reserved                       axdata_width                                         num_ax_req
                                            pab_en                a4s_num                                                   s
                                           ax_mpam_en         axdata_poison_en
                          31                   24 23                   16 15              10   9                           0

                                num_ax_reqs            num_rrt_reqs            Reserved                 num_excl




Table 4-278: por_hni_unit_info attributes
Bits      Name                   Description                                                             Type   Reset
[63:56]   pab_logicalid          PUB AUB bridge Logical ID                                               RO     Conﬁguration dependent
[55]      Reserved               Reserved                                                                RO     -
[54]      pab_en                 PUB AUB bridge enable                                                   RO     Conﬁguration dependent

                                 1'b1             Enabled
                                 1'b0             Not enabled
[53]      ax_mpam_en             MPAM enable on ACE-Lite/AXI4 interface                                  RO     Conﬁguration dependent

                                 1'b1             Enabled
                                 1'b0             Not enabled
[52]      axdata_poison_en       Data poison support on ACE-Lite/AXI4 interface                          RO     Conﬁguration dependent

                                 1'b0           Not supported
                                 1'b1           Supported
[51:50]   a4s_num                Number of AXI4Stream interfaces present                                 RO     Conﬁguration dependent




Bits      Name               Description                                                         Type    Reset
[49:48]   axdata_width       Data width on ACE-Lite/AXI4 interface                               RO      Conﬁguration dependent

                             2'b00                128 bits
                             2'b01                256 bits
                             2'b10                512 bits
[47:42]   Reserved           Reserved                                                            RO      -
[41:34]   num_wr_data_buf    Number of write data buﬀers in HN-I                                 RO      Conﬁguration dependent
[33:24]   num_ax_reqs        Maximum number of outstanding ACE-Lite/AXI4 requests                RO      Conﬁguration dependent
[23:16]   num_rrt_reqs       Number of CHI RRT request tracker entries in HN-I.                  RO      Conﬁguration dependent
[15:10]   Reserved           Reserved                                                            RO      -
[9:0]     num_excl           Number of exclusive monitors in HN-I                                RO      Conﬁguration dependent



           4.3.9.5 por_hni_unit_info_1
           Provides component identiﬁcation information for HN-I.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h908
           Type
                     RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-263: por_hni_unit_info_1

                        63                                                                                 36 35       32

                                                            Reserved

                                                                                                                    num_hnp_wr_w
                                                                                                                    r_data_buf
                        31      28 27                         18 17                          8   7                     0

                                        num_hnp_rd_ax_reqs            num_hnp_wr_ax_reqs

                               num_hnp_wr_wr_data_buf                                                          num_hnp_wr_rrt_r
                                                                                                               eqs



Table 4-279: por_hni_unit_info_1 attributes
Bits     Name                     Description                                                                 Type Reset
[63:36] Reserved                  Reserved                                                                    RO   -
[35:28] num_hnp_wr_wr_data_buf Number of P2P write data buﬀers in HN-I. HN-P only.                            RO   Conﬁguration
                                                                                                                   dependent
[27:18] num_hnp_rd_ax_reqs        Maximum number of outstanding P2P Read ACE-Lite/AXI4 requests.              RO   Conﬁguration
                                  HN-P only.                                                                       dependent
[17:8]   num_hnp_wr_ax_reqs       Maximum number of outstanding P2P Write ACE-Lite/AXI4 requests.             RO   Conﬁguration
                                  HN-P only.                                                                       dependent
[7:0]    num_hnp_wr_rrt_reqs      Number of P2P Write CHI RRT request tracker entries. HN-P only.             RO   Conﬁguration
                                                                                                                   dependent



           4.3.9.6 por_hni_sam_addrregion0_cfg
           Conﬁgures Address Region 0.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_hni_secure_register_groups_override.sam




            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-264: por_hni_sam_addrregion0_cfg

                            63 62 61 60 59 58 57                                                                        32

                                                                                Reserved

               Reserved                      physical_mem_en
               pos_early_w                ser_all_wr
                 r_comp_en             ser_devne_wr
                pos_early_rda
                        ck_en
                            31                                                                         6   5            0

                                                             Reserved

                                                                                                                   order_region_s
                                                                                                                   ize



Table 4-280: por_hni_sam_addrregion0_cfg attributes
Bits    Name                      Description                                                                                Type Reset
[63]    Reserved                  Reserved                                                                                   RO   -
[62]    pos_early_wr_comp_en Enables early write acknowledgment in Address Region 0; used to improve write                   RW   1'b1
                             performance
[61]    pos_early_rdack_en        Enables sending early read receipts from HN-I in Address Region 0; used to improve         RW   1'b1
                                  ordered read performance
[60]    ser_devne_wr              Used to serialize Device-nGnRnE writes within Address Region 0                             RW   1'b0
[59]    ser_all_wr                Used to serialize all writes within Address Region 0                                       RW   1'b0
[58]    physical_mem_en           Address Region 0 follows Arm Architecture Reference Manual physical memory                 RW   1'b0
                                  ordering guarantees
[57:6] Reserved                   Reserved                                                                                   RO   -
[5:0]   order_region_size         <n>; used to calculate Order Region 0 size within Address Region 0 (2^n*4KB)               RW   6'b111111



            4.3.9.7 por_hni_sam_addrregion1_cfg
            Conﬁgures Address Region 1.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


          Address oﬀset
               16'hC08
          Type
                    RW
          Reset value
               See individual bit resets
          Secure group override
               por_hni_secure_register_groups_override.sam
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-265: por_hni_sam_addrregion1_cfg

                         63 62 61 60 59 58 57 56 55                                                                    32

                                                                                base_addr

                   valid                      Reserved
               pos_early_w                physical_mem_en
                 r_comp_en             ser_all_wr
                pos_early_rda       ser_devne_wr
                        ck_en
                         31                                            16 15 14 13            8   7   6   5            0

                                            base_addr

                                                                 Reserved                                         order_region_s
                                                                   addr_region_size                               ize
                                                                                                      Reserved



Table 4-281: por_hni_sam_addrregion1_cfg attributes
Bits   Name                      Description                                                                                  Type Reset
[63]   valid                     Address Region 1 ﬁelds are programmed and valid                                              RW    1'h0
[62]   pos_early_wr_comp_en Enables early write acknowledgment in Address Region 1; used to improve write                     RW    1'b1
                            performance
[61]   pos_early_rdack_en        Enables sending early read receipts from HN-I in Address Region 1; used to improve           RW    1'b1
                                 ordered read performance
[60]   ser_devne_wr              Used to serialize Device-nGnRnE writes within Address Region 1                               RW    1'b0
[59]   ser_all_wr                Used to serialize all writes within Address Region 1                                         RW    1'b0
[58]   physical_mem_en           Address Region 1 follows Arm Architecture Reference Manual physical memory ordering          RW    1'b0
                                 guarantees
[57:56] Reserved                 Reserved                                                                                     RO    -
[55:16] base_addr                Address Region 1 base address; [address width-1:12] CONSTRAINT: Must be an integer           RW    40'h0
                                 multiple of the Address Region 1 size.
[15:14] Reserved                 Reserved                                                                                     RO    -


Bits     Name                  Description                                                                                 Type Reset
[13:8]   addr_region_size      <n>; used to calculate Address Region 1 size (2^n*4KB) CONSTRAINT: <n> must be              RW    6'h0
                               conﬁgured so that the Address Region 1 size is less than or equal to 2^(address width).
[7:6]    Reserved              Reserved                                                                                    RO    -
[5:0]    order_region_size     <n>; used to calculate Order Region 1 size within Address Region 1 (2^n*4KB)                RW    6'h0



            4.3.9.8 por_hni_sam_addrregion2_cfg
            Conﬁgures Address Region 2.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC10
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_hni_secure_register_groups_override.sam
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-266: por_hni_sam_addrregion2_cfg

                            63 62 61 60 59 58 57 56 55                                                                     32

                                                                                   base_addr

                     valid                       Reserved
                 pos_early_w                 physical_mem_en
                   r_comp_en              ser_all_wr
                  pos_early_rda        ser_devne_wr
                          ck_en
                            31                                            16 15 14 13             8   7   6   5            0

                                               base_addr

                                                                    Reserved                                          order_region_s
                                                                      addr_region_size                                ize
                                                                                                          Reserved



Table 4-282: por_hni_sam_addrregion2_cfg attributes
Bits     Name                       Description                                                                                   Type Reset
[63]     valid                      Address Region 2 ﬁelds are programmed and valid                                               RW    1'h0
[62]     pos_early_wr_comp_en Enables early write acknowledgment in Address Region 2; used to improve write                       RW    1'b1
                              performance
[61]     pos_early_rdack_en         Enables sending early read receipts from HN-I in Address Region 2; used to improve            RW    1'b1
                                    ordered read performance
[60]     ser_devne_wr               Used to serialize Device-nGnRnE writes within Address Region 2                                RW    1'b0
[59]     ser_all_wr                 Used to serialize all writes within Address Region 2                                          RW    1'b0
[58]     physical_mem_en            Address Region 2 follows Arm Architecture Reference Manual physical memory ordering           RW    1'b0
                                    guarantees
[57:56] Reserved                    Reserved                                                                                      RO    -
[55:16] base_addr                   Address Region 2 base address; [address width-1:12] CONSTRAINT: Must be an integer            RW    40'h0
                                    multiple of the Address Region 2 size
[15:14] Reserved                    Reserved                                                                                      RO    -
[13:8]   addr_region_size           <n>; used to calculate Address Region 2 size (2^n*4KB) CONSTRAINT: <n> must be                RW    6'h0
                                    conﬁgured so that the Address Region 2 size is less than or equal to 2^(address width).
[7:6]    Reserved                   Reserved                                                                                      RO    -
[5:0]    order_region_size          <n>; used to calculate Order Region 2 size within Address Region 2 (2^n*4KB)                  RW    6'h0



            4.3.9.9 por_hni_sam_addrregion3_cfg
            Conﬁgures Address Region 3.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


          Address oﬀset
               16'hC18
          Type
                    RW
          Reset value
               See individual bit resets
          Secure group override
               por_hni_secure_register_groups_override.sam
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-267: por_hni_sam_addrregion3_cfg

                         63 62 61 60 59 58 57 56 55                                                                    32

                                                                                base_addr

                   valid                      Reserved
               pos_early_w                physical_mem_en
                 r_comp_en             ser_all_wr
                pos_early_rda       ser_devne_wr
                        ck_en
                         31                                            16 15 14 13            8   7   6   5            0

                                            base_addr

                                                                 Reserved                                         order_region_s
                                                                   addr_region_size                               ize
                                                                                                      Reserved



Table 4-283: por_hni_sam_addrregion3_cfg attributes
Bits   Name                      Description                                                                                  Type Reset
[63]   valid                     Fields of Address Region 3 are programmed and valid                                          RW    1'h0
[62]   pos_early_wr_comp_en Enables early write acknowledgment in Address Region 3; used to improve write                     RW    1'b1
                            performance
[61]   pos_early_rdack_en        Enables sending early read receipts from HN-I in Address Region 3; used to improve           RW    1'b1
                                 ordered read performance
[60]   ser_devne_wr              Used to serialize Device-nGnRnE writes within Address Region 3                               RW    1'b0
[59]   ser_all_wr                Used to serialize all writes within Address Region 3                                         RW    1'b0
[58]   physical_mem_en           Address Region 3 follows Arm Architecture Reference Manual physical memory ordering          RW    1'b0
                                 guarantees
[57:56] Reserved                 Reserved                                                                                     RO    -
[55:16] base_addr                Address Region 3 base address; [address width-1:12] CONSTRAINT: Must be an integer           RW    40'h0
                                 multiple of the Address Region 3 size
[15:14] Reserved                 Reserved                                                                                     RO    -


Bits     Name                    Description                                                                                    Type Reset
[13:8]   addr_region_size        <n>; used to calculate Address Region 3 size (2^n*4KB) CONSTRAINT: <n> must be                 RW      6'h0
                                 conﬁgured so that the Address Region 3 size is less than or equal to 2^(address width).
[7:6]    Reserved                Reserved                                                                                       RO      -
[5:0]    order_region_size       <n>; used to calculate Order Region 3 size within Address Region 3 (2^n*4KB)                   RW      6'h0



            4.3.9.10 por_hni_cfg_ctl
            Functions as the conﬁguration control register for HN-I.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA00
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_hni_secure_register_groups_override.cfg_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-268: por_hni_cfg_ctl

                            63                                                                                            32

                                                                    Reserved

                            31                                                                                3   2   1   0

                                                               Reserved

                                                                                        disable_hnp_excl_err                reqerr_co
                                                                                                                            hreq_en
                                                                                                                          crdgnt_prio
                                                                                                                          rity_posted
                                                                                                                          _en




Table 4-284: por_hni_cfg_ctl attributes
Bits   Name                      Description                                                                               Type Reset
[63:3] Reserved                  Reserved                                                                                  RO    -
[2]    disable_hnp_excl_err      Disables sending NDE and Error logging on ReadNoSnp and WriteNoSnp Exclusives             RW    1'b0
[1]    crdgnt_priority_posted_en Enables High priority Credit Grant responses to Posted requests                           RW    1'b0
[0]    reqerr_cohreq_en          Enables sending of NDE response error to RN and logging of error information for the      RW    1'b1
                                 following requests:
                                 1.   Coherent Read
                                 2.   CleanUnique/MakeUnique
                                 3.   Coherent/CopyBack Write



           4.3.9.11 por_hni_aux_ctl
           Functions as the auxiliary control register for HN-I.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA08
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-269: por_hni_aux_ctl

                            63                                                                                            32

                                                                    Reserved

                            31                                              14 13 12 11     9   8   7     5   4   3   1   0

                                               Reserved

                                             disable_axid_chaining_p2p_wr                                               cg_disabl
                                          rni_intm_burst_early_comp_disable                                             e
                                                                        Reserved                                   Reserved
                                                                          tnl_disable                         side_reader_for_p
                                                                                                              hymem_present
                                                                                                         Reserved



Table 4-285: por_hni_aux_ctl attributes
Bits     Name                                Description                                                                        Type Reset
[63:14] Reserved                             Reserved                                                                           RO    -
[13]     disable_axid_chaining_p2p_wr        Disables AXID based chaining of PCIe writes in P2P Write slice. HNP only           RW    1'b0
[12]     rni_intm_burst_early_comp_disable Disables Early COMP to RNI for non-last burst writes                                 RW    1'b0
[11:9]   Reserved                            Reserved                                                                           RO    -
[8]      tnl_disable                         Disables RNI-HNI Tunneling in HNI. por_rni_aux_ctl.dis_hni_wr_stream must be RW          1'b0
                                             set before setting this bit
[7:5]    Reserved                            Reserved                                                                           RO    -
[4]      side_reader_for_phymem_present      Enables side reader in physical memory range                                       RW    1'b0
[3:1]    Reserved                            Reserved                                                                           RO    -
[0]      cg_disable                          Disables HN-I architectural clock gates                                            RW    1'b0



            4.3.9.12 por_hni_errfr
            Functions as the error feature register.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h3000
            Type
                       RO
            Reset value
                 See individual bit resets



             Secure group override
                  por_hni_secure_register_groups_override.ras_secure_access_override
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-270: por_hni_errfr

                         63                                                                                                           32

                                                                    Reserved

                         31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                               Reserved                          CEC      CFI             FI      UI      DE       ED

                                                                                                      Reserved



Table 4-286: por_hni_errfr attributes
Bits    Name       Description                                                                                                             Type Reset
[63:15] Reserved Reserved                                                                                                                  RO   -
[14:12] CEC        Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                          RO   3'b000
                   model
[11:10] CFI        Corrected error interrupt                                                                                               RO   2'b00
[9:8]   Reserved Reserved                                                                                                                  RO   -
[7:6]   FI         Fault handling interrupt                                                                                                RO   2'b10
[5:4]   UI         Uncorrected error interrupt                                                                                             RO   2'b10
[3:2]   DE         Deferred errors                                                                                                         RO   2'b01
[1:0]   ED         Error detection                                                                                                         RO   2'b01



             4.3.9.13 por_hni_errctlr
             Functions as the error control register. Controls whether speciﬁc error-handling interrupts and error
             detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h3008


              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_hni_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-271: por_hni_errctlr

                          63                                                                                                      32

                                                                       Reserved

                          31                                                                   9   8   7          4   3   2   1   0

                                                        Reserved                                       Reserved FI UI DE ED

                                                                                                       CFI



Table 4-287: por_hni_errctlr attributes
Bits    Name         Description                                                                                                       Type Reset
[63:9] Reserved      Reserved                                                                                                          RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_hni_errfr.CFI                                                RW   1'b0
[7:4]   Reserved     Reserved                                                                                                          RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_hni_errfr.FI                 RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_hni_errfr.UI                                               RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_hni_errfr.DE                                                           RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_hni_errfr.ED                                                           RW   1'b0



              4.3.9.14 por_hni_errstatus
              Functions as the error status register. AV and MV bits must be cleared in the same cycle, otherwise
              the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64


             Address oﬀset
                  16'h3010
             Type
                    W1C
             Reset value
                  See individual bit resets
             Secure group override
                  por_hni_secure_register_groups_override.ras_secure_access_override
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-272: por_hni_errstatus

                            63                                                                                                  32

                                                                         Reserved

                            31 30 29 28 27 26 25 24 23 22                                                                       0

                           AV V UE        OF MV    CE DE                               Reserved

                           Reserved                Reserved



Table 4-288: por_hni_errstatus attributes
Bits    Name        Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                            RO   -
[31]    AV          Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                    highest priority are not cleared to 0 in the same write; write a 1 to clear

                    1'b1         Address is valid; por_hni_erraddr contains a physical address for that recorded error
                    1'b0         Address is not valid
[30]    V           Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                    cleared to 0 in the same write; write a 1 to clear
                    1'b1
                             At least one error recorded; register is valid
                    1'b0
                             No errors recorded
[29]    UE          Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                    same write; write a 1 to clear
                    1'b1
                             At least one error detected that is not corrected and is not deferred to a subordinate
                    1'b0
                             No uncorrected errors detected
[28]    Reserved Reserved                                                                                                            RO   -


Bits     Name        Description                                                                                                      Type Reset
[27]     OF          Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                     1'b1
                            More than one error detected
                     1'b0
                            Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]     MV          por_hni_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the     W1C 1'b0
                     highest priority are not cleared to 0 in the same write; write a 1 to clear
                     1'b1
                            Miscellaneous registers are valid
                     1'b0
                            Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.9.15 por_hni_erraddr
              Contains the error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3018
              Type
                     RW



              Reset value
                   See individual bit resets
              Secure group override
                   por_hni_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-273: por_hni_erraddr

                           63 62                            52 51                                                       32

                           NS             Reserved                                        ADDR

                           31                                                                                           0

                                                                        ADDR




Table 4-289: por_hni_erraddr attributes
Bits     Name       Description                                                                                                Type Reset
[63]     NS         Security status of transaction                                                                             RW    1'b0

                    1'b1              Non-secure transaction
                    1'b0              Secure transaction

                    CONSTRAINT: por_hni_erraddr.NS is redundant. Since it is writable, it cannot be used for logic
                    qualiﬁcation.
[62:52] Reserved Reserved                                                                                                      RO    -
[51:0]   ADDR       Transaction address                                                                                        RW    52'b0



              4.3.9.16 por_hni_errmisc
              Functions as the miscellaneous error register. Contains miscellaneous information about deferred/
              uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3020


           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_hni_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-274: por_hni_errmisc

                           63                 57 56          52 51 50 49 48 47                                                   32

                                   Reserved           LPID                                     Reserved

                                                        Reserved          ORDER
                           31 30      28 27      24 23 22                16 15 14                               4   3            0

                                SIZE      MEMATTR             OPCODE                        SRCID                       ERRSRC

                Reserved                                                         Reserved
                                                       Reserved



Table 4-290: por_hni_errmisc attributes
Bits     Name        Description                                                                                                      Type Reset
[63:57] Reserved     Reserved                                                                                                         RO   -
[56:52] LPID         Error logic processor ID                                                                                         RW   5'b0
[51:50] Reserved     Reserved                                                                                                         RO   -
[49:48] ORDER        Error order                                                                                                      RW   4'b0
[47:31] Reserved     Reserved                                                                                                         RO   -
[30:28] SIZE         Error transaction size                                                                                           RW   3'b0
[27:24] MEMATTR Error memory attributes                                                                                               RW   4'b0
[23]     Reserved    Reserved                                                                                                         RO   -
[22:16] OPCODE       Error opcode                                                                                                     RW   7'b0
[15]     Reserved    Reserved                                                                                                         RO   -
[14:4]   SRCID       Error source ID                                                                                                  RW   11'b0




Bits    Name      Description                                                                                            Type Reset
[3:0]   ERRSRC    Error source                                                                                           RW   4'b0

                  4'b0000         Coherent read
                  4'b0001         Coherent write
                  4'b0010         CleanUnique/MakeUnique
                  4'b0011         Atomic
                  4'b0100         Illegal conﬁguration read
                  4'b0101         Illegal conﬁguration write
                  4'b0110         Conﬁguration write data partial byte enable error
                  4'b0111         Conﬁguration write data parity error or poison error
                  4'b1000         BRESP error
                  4'b1001         Poison error
                  4'b1010         BRESP error and poison error
                  4'b1011         Unsupported Exclusive access (HN-P only)

                  NOTE: For conﬁguration write data, BRESP, and poison errors, por_hni_errmisc.SRCID is the only valid
                  ﬁeld. For other error types, all ﬁelds are valid.



          4.3.9.17 por_hni_errfr_NS
          Functions as the Non-secure error feature register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3100
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




             Figure 4-275: por_hni_errfr_NS

                          63                                                                                                           32

                                                                     Reserved

                          31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                                Reserved                          CEC      CFI             FI      UI      DE       ED

                                                                                                       Reserved



Table 4-291: por_hni_errfr_NS attributes
Bits    Name        Description                                                                                                             Type Reset
[63:15] Reserved Reserved                                                                                                                   RO   -
[14:12] CEC         Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                          RO   3'b000
                    model
[11:10] CFI         Corrected error interrupt                                                                                               RO   2'b00
[9:8]   Reserved Reserved                                                                                                                   RO   -
[7:6]   FI          Fault handling interrupt                                                                                                RO   2'b10
[5:4]   UI          Uncorrected error interrupt                                                                                             RO   2'b10
[3:2]   DE          Deferred errors                                                                                                         RO   2'b01
[1:0]   ED          Error detection                                                                                                         RO   2'b01



             4.3.9.18 por_hni_errctlr_NS
             Functions as the Non-secure error control register. Controls whether speciﬁc error-handling
             interrupts and error detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h3108
             Type
                    RW
             Reset value
                  See individual bit resets
             Usage constraints
                  There are no usage constraints.




              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-276: por_hni_errctlr_NS

                           63                                                                                                     32

                                                                       Reserved

                           31                                                                  9   8   7          4   3   2   1   0

                                                         Reserved                                      Reserved FI UI DE ED

                                                                                                       CFI



Table 4-292: por_hni_errctlr_NS attributes
Bits    Name         Description                                                                                                       Type Reset
[63:9] Reserved Reserved                                                                                                               RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_hni_errfr_NS.CFI                                             RW   1'b0
[7:4]   Reserved Reserved                                                                                                              RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_hni_errfr_NS.FI              RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_hni_errfr_NS.UI                                            RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_hni_errfr_NS.DE                                                        RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_hni_errfr_NS.ED                                                        RW   1'b0



              4.3.9.19 por_hni_errstatus_NS
              Functions as the Non-secure error status register.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3110
              Type
                     W1C
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.




             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-277: por_hni_errstatus_NS

                           63                                                                                                  32

                                                                        Reserved

                           31 30 29 28 27 26 25 24 23 22                                                                       0

                          AV V UE        OF MV    CE DE                               Reserved

                          Reserved                Reserved



Table 4-293: por_hni_errstatus_NS attributes
Bits    Name       Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                           RO   -
[31]    AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear

                   1'b1         Address is valid; por_hni_erraddr_NS contains a physical address for that recorded error
                   1'b0         Address is not valid
[30]    V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                   cleared to 0 in the same write; write a 1 to clear
                   1'b1
                            At least one error recorded; register is valid
                   1'b0
                            No errors recorded
[29]    UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                   same write; write a 1 to clear
                   1'b1
                            At least one error detected that is not corrected and is not deferred to a subordinate
                   1'b0
                            No uncorrected errors detected
[28]    Reserved Reserved                                                                                                           RO   -
[27]    OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                   1'b1
                            More than one error detected
                   1'b0
                            Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]    MV         por_hni_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and      W1C 1'b0
                   the highest priority are not cleared to 0 in the same write; write a 1 to clear
                   1'b1
                            Miscellaneous registers are valid
                   1'b0
                            Miscellaneous registers are not valid
[25]    Reserved Reserved                                                                                                           RO   -


Bits     Name        Description                                                                                                      Type Reset
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.9.20 por_hni_erraddr_NS
              Contains the Non-secure error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3118
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.




              Figure 4-278: por_hni_erraddr_NS

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                           0

                                                                         ADDR




Table 4-294: por_hni_erraddr_NS attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: por_hni_erraddr_NS.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.9.21 por_hni_errmisc_NS
              Functions as the Non-secure miscellaneous error register. Contains miscellaneous information
              about deferred/uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3120
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.



           Figure 4-279: por_hni_errmisc_NS

                           63                 57 56          52 51 50 49 48 47                                                   32

                                   Reserved           LPID                                      Reserved

                                                        Reserved          ORDER
                           31 30      28 27      24 23 22                16 15 14                               4   3            0

                                SIZE      MEMATTR             OPCODE                        SRCID                       ERRSRC

                Reserved                                                         Reserved
                                                       Reserved



Table 4-295: por_hni_errmisc_NS attributes
Bits     Name        Description                                                                                                      Type Reset
[63:57] Reserved     Reserved                                                                                                         RO   -
[56:52] LPID         Error logic processor ID                                                                                         RW   5'b0
[51:50] Reserved     Reserved                                                                                                         RO   -
[49:48] ORDER        Error order                                                                                                      RW   4'b0
[47:31] Reserved     Reserved                                                                                                         RO   -
[30:28] SIZE         Error transaction size                                                                                           RW   3'b0
[27:24] MEMATTR Error memory attributes                                                                                               RW   4'b0
[23]     Reserved    Reserved                                                                                                         RO   -
[22:16] OPCODE       Error opcode                                                                                                     RW   7'b0
[15]     Reserved    Reserved                                                                                                         RO   -
[14:4]   SRCID       Error source ID                                                                                                  RW   11'b0
[3:0]    ERRSRC      Error source                                                                                                     RW   4'b0

                     4'b0000             Coherent read
                     4'b0001             Coherent write
                     4'b0010             CleanUnique/MakeUnique
                     4'b0011             Atomic
                     4'b0100             Illegal conﬁguration read
                     4'b0101             Illegal conﬁguration write
                     4'b0110             Conﬁguration write data partial byte enable error
                     4'b0111             Conﬁguration write data parity error or poison error
                     4'b1000             BRESP error
                     4'b1001             Poison error
                     4'b1010             BRESP error and poison error
                     4'b1011             Unsupported Exclusive access (HN-P only)

                     NOTE: For conﬁguration write data, BRESP, and poison errors, por_hni_errmisc_NS.SRCID is the only
                     valid ﬁeld. For other error types, all ﬁelds are valid.



           4.3.9.22 por_hni_pmu_event_sel
           Speciﬁes the PMU event to be counted.

           Conﬁgurations
           This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-280: por_hni_pmu_event_sel

                      63                                                                                             32

                                                                  Reserved

                      31 30 29                 24 23 22 21          16 15 14 13             8   7   6   5            0

                            pmu_event3_id               pmu_event2_id        pmu_event1_id              pmu_event0_id

              Reserved                                                                              Reserved
                                       Reserved                            Reserved



Table 4-296: por_hni_pmu_event_sel attributes
Bits      Name                   Description                                                                              Type   Reset
[63:30]   Reserved               Reserved                                                                                 RO     -
[29:24]   pmu_event3_id          HN-I PMU Event 3 select; see pmu_event0_id for encodings                                 RW     6'b0
[23:22]   Reserved               Reserved                                                                                 RO     -
[21:16]   pmu_event2_id          HN-I PMU Event 2 select; see pmu_event0_id for encodings                                 RW     6'b0
[15:14]   Reserved               Reserved                                                                                 RO     -
[13:8]    pmu_event1_id          HN-I PMU Event 1 select; see pmu_event0_id for encodings                                 RW     6'b0
[7:6]     Reserved               Reserved                                                                                 RO     -




Bits    Name               Description                                                                             Type    Reset
[5:0]   pmu_event0_id      HN-I PMU Event 0 select                                                                 RW      6'b0

                           6'h00      No event
                           6'h20      RRT read occupancy count overﬂow
                           6'h21      RRT write occupancy count overﬂow
                           6'h22      RDT read occupancy count overﬂow
                           6'h23      RDT write occupancy count overﬂow
                           6'h24      WDB occupancy count overﬂow
                           6'h25      RRT read allocation
                           6'h26      RRT write allocation
                           6'h27      RDT read allocation
                           6'h28      RDT write allocation
                           6'h29      WDB allocation
                           6'h2A      RETRYACK TXRSP ﬂit sent
                           6'h2B      ARVALID set without ARREADY event
                           6'h2C      ARREADY set without ARVALID event
                           6'h2D      AWVALID set without AWREADY event
                           6'h2E      AWREADY set without AWVALID event
                           6'h2F      WVALID set without WREADY event
                           6'h30      TXDAT stall (TXDAT valid but no link credit available)
                           6'h31      Non-PCIe serialization event
                           6'h32      PCIe serialization event

                           NOTE: All other encodings are reserved.



        4.3.9.23 por_hnp_pmu_event_sel
        Speciﬁes the PMU event to be counted. HNP only

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             64
        Address oﬀset
             16'h2008
        Type
               RW
        Reset value
             See individual bit resets
        Usage constraints
             There are no usage constraints.

        Bit descriptions
        The following image shows the higher register bit assignments.

          Figure 4-281: por_hnp_pmu_event_sel

                      63                                                                                              32

                                                                  Reserved

                      31 30 29                 24 23 22 21          16 15 14 13            8     7   6   5            0

                            pmu_event3_id               pmu_event2_id        pmu_event1_id               pmu_event0_id

              Reserved                                                                               Reserved
                                         Reserved                          Reserved



Table 4-297: por_hnp_pmu_event_sel attributes
Bits      Name                   Description                                                                               Type   Reset
[63:30]   Reserved               Reserved                                                                                  RO     -
[29:24]   pmu_event3_id          P2P Slice PMU Event 3 select; see pmu_event0_id for encodings"                            RW     6'b0
[23:22]   Reserved               Reserved                                                                                  RO     -
[21:16]   pmu_event2_id          P2P Slice PMU Event 2 select; see pmu_event0_id for encodings                             RW     6'b0
[15:14]   Reserved               Reserved                                                                                  RO     -
[13:8]    pmu_event1_id          P2P Slice PMU Event 1 select; see pmu_event0_id for encodings                             RW     6'b0
[7:6]     Reserved               Reserved                                                                                  RO     -
[5:0]     pmu_event0_id          P2P Slice PMU Event 0 select                                                              RW     6'b0

                                 6'h00         No event
                                 6'h01         RRT write occupancy count overﬂow
                                 6'h02         RDT write occupancy count overﬂow
                                 6'h03         WDB occupancy count overﬂow
                                 6'h04         RRT write allocation
                                 6'h05         RDT write allocation
                                 6'h06         WDB allocation
                                 6'h07         without AWREADY event
                                 6'h08         AWREADY set without AWVALID event
                                 6'h09         WVALID set without WREADY event
                                 6'h11         RRT read occupancy count overﬂow
                                 6'h12         RDT read occupancy count overﬂow
                                 6'h13         RRT read allocation
                                 6'h14         RDT read allocation
                                 6'h15         ARVALID set without ARREADY event
                                 6'h16         ARREADY set without ARVALID event

                                 NOTE: All other encodings are reserved.



          4.3.10 HN-F register descriptions
          This section lists the HN‑F registers.




          4.3.10.1 cmn_hns_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-282: cmn_hns_node_info

                          63                                        48 47                                           32

                                          Reserved                                       logical_id

                          31                                        16 15                                           0

                                           node_id                                       node_type




Table 4-298: cmn_hns_node_info attributes
Bits         Name                  Description                                 Type       Reset
[63:48]      Reserved              Reserved                                    RO         -
[47:32]      logical_id            $logical_id_description                     RO         Conﬁguration dependent
[31:16]      node_id               $node_id_description                        RO         Conﬁguration dependent
[15:0]       node_type             $node_type_description                      RO         Conﬁguration dependent



          4.3.10.2 cmn_hns_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.
          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-283: cmn_hns_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-299: cmn_hns_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



          4.3.10.3 cmn_hns_secure_register_groups_override
          Allows Non-secure access to predeﬁned groups of Secure registers.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h980

             Type
                     RW
             Reset value
                  See individual bit resets
             Usage constraints
                  Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                  conﬁguration access targeting the device.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-284: cmn_hns_secure_register_groups_override

                          63                                                                                                     32

                                                                     Reserved

                          31                                                                 9   8   7   6   5   4   3   2   1   0

                                                       Reserved

                                                                            pa2setaddr_ctl                                     qos
                                                                  ras_secure_access_override                                cfg_ctl
                                                                       partner_scratch_override                           ppu
                                                                                       slcsf_dbgrd                     slc_lock_ways
                                                                                                                     sam_control



Table 4-300: cmn_hns_secure_register_groups_override attributes
Bits   Name                           Description                                                                                     Type Reset
[63:9] Reserved                       Reserved                                                                                        RO   -
[8]    pa2setaddr_ctl                 Allow Non-secure access to Secure PA2SETADDR registers                                          RW   1'b0
[7]    ras_secure_access_override     Allow Non-secure access to Secure RAS registers                                                 RW   1'b0
[6]    partner_scratch_override       Allows Non-secure access to Secure Partner scratch registers                                    RW   1'b0
[5]    slcsf_dbgrd                    Allows Non-secure access to Secure SLC/SF debug read registers                                  RW   1'b0
[4]    sam_control                    Allows Non-secure access to Secure HN-F SAM control registers                                   RW   1'b0
[3]    slc_lock_ways                  Allows Non-secure access to Secure cache way locking registers                                  RW   1'b0
[2]    ppu                            Allows Non-secure access to Secure power policy registers                                       RW   1'b0
[1]    cfg_ctl                        Allows Non-secure access to Secure conﬁguration control register (cmn_hns_cfg_ctl)              RW   1'b0
[0]    qos                            Allows Non-secure access to Secure QoS registers                                                RW   1'b0



             4.3.10.4 cmn_hns_unit_info
             Provides component identiﬁcation information for HN-F.

             Conﬁgurations
             This register is available in all conﬁgurations.



           Attributes
           Width
                64
           Address oﬀset
                16'h900
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-285: cmn_hns_unit_info

                         63       60 59                 54 53              49 48 47      44 43 42          39 38                     32

                         Reserved         sf_num_ways                                                          num_poc_entries

                                            mpam_num_csumon                                        mpam_ns_partid
                                                         mpam_s_pmg                          mpam_ns_pmg
                                                                                       mpam_s_partid
                         31 30                    23 22         20 19 18      16 15   13 12            8   7   6      4       3      0

                                   Reserved                                                                                   slc_size

             num_poc_e                                                                                           sf_size
                ntries                                                                                     Reserved
                                   data_ram_latency                                                 slc_num_ways
                                                Reserved                              Reserved
                                                  tag_ram_lat



Table 4-301: cmn_hns_unit_info attributes
Bits      Name                      Description                                                                Type       Reset
[63:60]   Reserved                  Reserved                                                                   RO         -
[59:54]   sf_num_ways               Number of cache ways in the SF                                             RO         -
[53:49]   mpam_num_csumon           Number of Cache Storage Usage Monitors for MPAM                            RO         Conﬁguration dependent
[48]      mpam_s_pmg                MPAM Secure supported PMGs                                                 RO         -

                                    1'b0                1 PMG
                                    1'b1                2 S PMG




Bits      Name                   Description                                                    Type     Reset
[47:44]   mpam_s_partid          MPAM Secure supported PARTIDs                                  RO       -

                                 4'b0000              1 S PARTID
                                 4'b0001              2 S PARTID
                                 4'b0010              4 S PARTID
                                 4'b0011              8 S PARTID
                                 4'b0100              16 S PARTID
                                 4'b0101              32 S PARTID
                                 4'b0110              64 S PARTID
                                 4'b0111              128 S PARTID
                                 4'b1000              256 S PARTID
                                 4'b1001              512 S PARTID
[43]      mpam_ns_pmg            MPAM Non-secure supported PMGs                                 RO       -
                                 1'b0
                                           1 NS PMG
                                 1'b1
                                           2 NS PMG
[42:39]   mpam_ns_partid         MPAM Non-secure supported PARTIDs                              RO       -

                                 4'b0000              1 NS PARTID
                                 4'b0001              2 NS PARTID
                                 4'b0010              4 NS PARTID
                                 4'b0011              8 NS PARTID
                                 4'b0100              16 NS PARTID
                                 4'b0101              32 NS PARTID
                                 4'b0110              64 NS PARTID
                                 4'b0111              128 NS PARTID
                                 4'b1000              256 NS PARTID
                                 4'b1001              512 NS PARTID
[38:31]   num_poc_entries        Number of POCQ entries                                         RO       Conﬁguration dependent
[30:23]   Reserved               Reserved                                                       RO       -
[22:20]   data_ram_latency       SLC data RAM latency (in cycles)                               RO       -
[19]      Reserved               Reserved                                                       RO       -
[18:16]   tag_ram_lat            SLC tag RAM latency (in cycles)                                RO       -
[15:13]   Reserved               Reserved                                                       RO       -
[12:8]    slc_num_ways           Number of cache ways in the SLC                                RO       -
[7]       Reserved               Reserved                                                       RO       -
[6:4]     sf_size                SF size                                                        RO       -

                                 3'b000         ( 32KB * sf_num_ways)
                                 3'b001         ( 64KB * sf_num_ways)
                                 3'b010         ( 128KB * sf_num_ways)
                                 3'b011         ( 256KB * sf_num_ways)
                                 3'b101         ( 512KB * sf_num_ways)




Bits    Name                    Description                                                    Type     Reset
[3:0]   slc_size                SLC size                                                       RO       -

                                4'b0000                   No SLC
                                4'b0001                   128KB
                                4'b0010                   256KB
                                4'b0011                   512KB
                                4'b0100                   1MB
                                4'b0101                   1.5MB
                                4'b0110                   2MB
                                4'b0111                   3MB
                                4'b1000                   4MB
                                4'b1001                   384KB



          4.3.10.5 cmn_hns_unit_info_1
          Provides component identiﬁcation information for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h908
          Type
                   RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-286: cmn_hns_unit_info_1

                        63         60 59                            48 47                        39 38         35 34     32

                         Reserved               num_excl                       Reserved

                                                                                  hnsam_custom_regs                      hnsam_rcomp
                                                                                                                         _lsb
                        31 30 29 28 27          23 22               16 15                    8   7         4   3          0

                                                                                                 Reserved

              hnsam_rcom                                                                                                hns_max_rnf_
                   p_lsb                                                                                                per_cluster
               hnsam_rcomp_e                                                  hns_sf_rnf_vector_width
                           n                               hnsam_num_nonhash_regions
               hnsam_default_h              hnsam_num_htg_regions
               ashed_region_en



Table 4-302: cmn_hns_unit_info_1 attributes
Bits     Name                              Description                                                                   Type Reset
[63:60] Reserved                           Reserved                                                                      RO   -
[59:48] num_excl                           Number of exclusive monitors                                                  RO   -
[47:39] Reserved                           Reserved                                                                      RO   -
[38:35] hnsam_custom_regs                  Number of customer speciﬁc registers for customer implemented logic           RO   Conﬁguration
                                                                                                                              dependent
[34:30] hnsam_rcomp_lsb                    Deﬁnes the minimum size of HTG when                        RO                      Conﬁguration
                                           POR_HNSAM_RCOMP_EN_PARAM = 1, 20 value deﬁnes minimum size                         dependent
                                           as 1MB and 26 value deﬁnes minimum size as 64MB
[29]     hnsam_rcomp_en                    Enable Range based address comparison for HNSAM HTG/Nonhashed                 RO   Conﬁguration
                                           groups. Program start address and end address                                      dependent
[28]     hnsam_default_hashed_region_en Enable default hashed group for HNSAM. To support backward                       RO   Conﬁguration
                                        compatible, set this parameter                                                        dependent
[27:23] hnsam_num_htg_regions              Number of HTG regions supported by the HNSAM                                  RO   Conﬁguration
                                                                                                                              dependent
[22:16] hnsam_num_nonhash_regions          Number of non-hashed regions supported by the HNSAM                           RO   Conﬁguration
                                                                                                                              dependent
[15:8]   hns_sf_rnf_vector_width           Total Number of bits in RNF tracking vector in the                            RO   Conﬁguration
                                           Snoop Filter (Total SF_VEC_WIDTH = (TOTAL_RNF/                                     dependent
                                           HNS_MAX_CLUSTER_PARAM)+HNS_SF_ADD_VECTOR_WIDTH)
[7:4]    Reserved                          Reserved                                                                      RO   -
[3:0]    hns_max_rnf_per_cluster           Describes the maximum number of RN-F's in a single cluster                    RO   Conﬁguration
                                                                                                                              dependent



            4.3.10.6 cmn_hns_cfg_ctl
            Functions as the conﬁguration control register for HN-F.

            Conﬁgurations
            This register is available in all conﬁgurations.



Attributes
Width
     64
Address oﬀset
     16'hA00
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-287: cmn_hns_cfg_ctl

            63                              52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

                       Reserved

         slc_victim_clean_tag_transfer_en                                                                  sf_rn_clu
               hns_use_excl_mon_snoopable_en                                                               ster_mode
                                        Reserved                                                           _en
                               hns_mte_no_sn_match                                                       Reserved
                            hns_rd_migrate_on_sfmiss                                                  sf_rnf_vec_pr
                         poison_on_mem_addr_dec_err_en                                                ecise_mode_en
                                   ue_on_mem_addr_dec_err                                           Reserved
                                    delay_cacheable_wns_comp                                     hns_metadata_mode
                                           alloc_on_pcie_wr_ptl                                  _dis
                                        lbt_honor_wr_alloc_on_hit                              Reserved
                                                                                            hns_stash_snp_dis
                                                                                          Reserved
                                                                                       rnf_wr_alloc_on_hit
                                                                                     rni_wr_alloc_on_hit
            31              25 24 23              19 18 17 16 15   13 12 11 10   9   8   7   6   5   4   3   2   1   0

                 Reserved              Reserved

             hns_mte_mode_dis                                                                                ecc_disab
                    hns_slc_mpam_ccap_enable                                                                 le
                       hns_slc_mpam_cpor_enable                                                           Reserved
                             hns_adv_cbusy_mode_en                                                      pois_dis
                                               Reserved                                              Reserved
                                             hns_pcmo_pop_en                                       slc_tag_ecc_scrub
                                                hns_dmt_disable                                    _disable
                                               hns_ocm_allways_en                               Reserved
                                                          hns_ocm_en                          sf_ecc_scrub_disable
                                                                                           data_ecc_scrub_disable
                                                                                         ncdevcmo_mc_comp




Table 4-303: cmn_hns_cfg_ctl attributes
Bits    Name                               Description                                                                        Type Reset
[63:52] Reserved                           Reserved                                                                           RO    -
[51]    slc_victim_clean_tag_transfer_en   When set, HNS propagates clean tag to SN when SLC victim has clean tag             RW    1'b0
[50]    hns_use_excl_mon_snoopable_en When set, HNS uses exclusive monitor for snoopable traﬃc in imprecise SF                RW    1'b0
                                      modes
[49]    Reserved                           Reserved                                                                           RO    -
[48]    hns_mte_no_sn_match                When set, HNS does MTE match locally without propagating to SN                     RW    1'b0
[47]    hns_rd_migrate_on_sfmiss           Migrates a read from LCC/SLC if sf miss                                            RW    1'b1
[46]    poison_on_mem_addr_dec_err_en When set, set poison in read data for CXL address decode error                          RW    1'b1
[45]    ue_on_mem_addr_dec_err             Log CXL address decode error as UE in error register                               RW    1'b0
[44]    delay_cacheable_wns_comp           Sends late completion for cacheable WriteNoSnoop                                   RW    1'b0
[43]    alloc_on_pcie_wr_ptl               Forces HBT PCIE partial writes to allocate in SLC                                  RW    1'b0
[42]    lbt_honor_wr_alloc_on_hit          Forces LBT Write requests to honor wlu_alloc_on_hit, rnf_wr_alloc_on_hit, and      RW    1'b0
                                           rni_wr_alloc_on_hit
[41]    rni_wr_alloc_on_hit                Forces RNI Write requests to allocate if the line hit in SLC                       RW    1'b0
[40]    rnf_wr_alloc_on_hit                Forces RNF Write requests to allocate if the line hit in SLC                       RW    1'b0
[39]    Reserved                           Reserved                                                                           RO    -
[38]    hns_stash_snp_dis                  Disables stashing snoop in HNS when set to 1'b1                                    RW    1'b0
[37]    Reserved                           Reserved                                                                           RO    -
[36]    hns_metadata_mode_dis              Disables the METADATA features in HNS when set to 1'b1                             RW    1'b0
[35]    Reserved                           Reserved                                                                           RO    -
[34]    sf_rnf_vec_precise_mode_en         Enables the snoop ﬁlter's precise RNF vector in clustered mode when set to         RW    1'b1
                                           1'b1
[33]    Reserved                           Reserved                                                                           RO    -
[32]    sf_rn_cluster_mode_en              Enables the snoop ﬁlter clustering of the RN-F ID's using programmable             RW    1'b1
                                           registers
[31:25] Reserved                           Reserved                                                                           RO    -
[24]    hns_mte_mode_dis                   Disables the MTE features in HNS when set to 1'b1                                  RW    1'b0
[23:19] Reserved                           Reserved                                                                           RO    -
[18]    hns_slc_mpam_ccap_enable           Enable MPAM Cache Capacity Partitioning for SLC                                    RW    1'b0
                                           1'b1
                                                  Cache Capacity Partitioning is enabled if supported in Hardware.

                                           1'b0
                                                  Cache Capacity Partitioning is disabled for SLC.

                                           NOTE: If MPAM is disabled at build time, this bit has no meaning.




Bits   Name                                Description                                                                         Type Reset
[17]   hns_slc_mpam_cpor_enable            Enable MPAM Cache Portion Partitioning for SLC                                      RW   1'b0
                                           1'b1
                                                    Cache Portion Partitioning is enabled if supported in Hardware.
                                           1'b0
                                                    Cache Portion Partitioning is disabled for SLC.

                                           . NOTE: If MPAM is disabled at build time, this bit has no meaning.
[16]   hns_adv_cbusy_mode_en               Enables the advanced features of HNS CBusy handling                                 RW   1'b0
[15:13] Reserved                           Reserved                                                                            RO   -
[12]   hns_pcmo_pop_en                     Terminates PCMO in HNS when this bit is set to 1'b1                                 RW   1'b0
[11]   hns_dmt_disable                     Disables DMT when set                                                               RW   1'b0
[10]   hns_ocm_allways_en                  Enables all SLC ways with OCM                                                       RW   1'b0
[9]    hns_ocm_en                          Enables region locking with OCM support                                             RW   1'b0
[8]    ncdevcmo_mc_comp                    Disables HN-F completion when set NOTE: When set, HN-F sends completion             RW   1'b0
                                           for the following transactions received after completion from SN:
                                           1.     Non-Cacheable WriteNoSnp
                                           2.     Device WriteNoSnp
                                           3.     CMO (cache maintenance operations)
                                           CONSTRAINT: When this bit is set, por_rni_cfg_ctl.dis_ncwr_stream and
                                           por_rnd_cfg_ctl.dis_ncwr_stream must also be set.
[7]    data_ecc_scrub_disable              Disables data single-bit ECC error scrubbing for non-migrating reads when set       RW   1'b1
[6]    sf_ecc_scrub_disable                Disables SF tag single-bit ECC error scrubbing when set                             RW   1'b0
[5]    Reserved                            Reserved                                                                            RO   -
[4]    slc_tag_ecc_scrub_disable           Disables SLC tag single-bit ECC error scrubbing when set                            RW   1'b0
[3]    Reserved                            Reserved                                                                            RO   -
[2]    pois_dis                            Disables parity error data poison when set                                          RW   1'b0
[1]    Reserved                            Reserved                                                                            RO   -
[0]    ecc_disable                         Disables SLC and SF ECC generation/detection when set                               RW   1'b0



          4.3.10.7 cmn_hns_aux_ctl
          Functions as the auxiliary control register for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA08


           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-288: cmn_hns_aux_ctl

                           63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39          37 36 35        33 32




             mru_excl_l                                                                                           hns_rd_ex
                 sc_ctl                                                                                           cl_opt_en
              slc_ecc_pipe_                                                                                  Reserved
                    mode_dis                                                                            hns_cu_excl_opt_e
              hns_rpu_to_rnsd                                                                           n
                       _enable                                                                     Reserved
               hns_slc_mpam_ccap                                                              hns_sf_snp_vec_disable
                          _enable                                                          hns_slc_victim_qos_high
              hns_slc_mpam_cpor_en                                                       hns_slc_lru_victim_disable
                                able                                                 hns_slc_lru_set_groups
               hns_poc_atomic_fwd_dis                                           hns_slc_lru_sel_cnt_value
                   hns_ord_stash_disable                                   hns_slc_lru_slcsrc_insert_value
                   hns_shared_intv_disable                            hns_slc_lru_staticmode_insert_value
                hns_slc_mpamid_as_lru_thread
                           hns_slc_ta_lru_enable
                  hns_slc_lru_dualmode_insert_value
                           31                                        17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0

                                            Reserved

                                                 hns_poison_intr_en                                                         hns_only_
                                                       hns_dct_disable                                                      mode
                                                        wlu_alloc_on_hit                                                 hns_honor_e
                                                                 sf_disable                                              wa
                                                                    cg_disable                                        no_wu_alloc
                                                            slc_por_init_disable                                    Reserved
                                                                    frz_mon_on_ovfl                              io_read_no_alloc
                                                                       dis_seqreq_coll                        non_sh_no_alloc
                                                                                                            dis_snp_once
                                                                                                         hns_stash_disable
                                                                                                       dis_likelysh



Table 4-304: cmn_hns_aux_ctl attributes
Bits    Name                                   Description                                                                         Type Reset
[63:62] mru_excl_lsc_ctl                       MRU Exclusive control for LSC.                                                      RW   2'b00
[61]    slc_ecc_pipe_mode_dis                  Disables inline ECC pipe mode in SLC. CONSTRAINT: Must be                           RW   1'b1
                                               programmed at boot time.
[60]    hns_rpu_to_rnsd_enable                 Enables HN-F to treat ReadPrefUnique ops as ReadNotSharedDirty                      RW   1'b0




Bits    Name                                 Description                                                                 Type Reset
[59]    hns_slc_mpam_ccap_enable             Enable MPAM Cache Capacity Partitioning for SLC                             RW     1'b0
                                             1'b1
                                                    Cache Capacity Partitioning is enabled if supported in
                                                    Hardware.

                                             1'b0
                                                    Cache Capacity Partitioning is disabled for SLC.

                                             NOTE: This bit moved to cfg_ctl and will be removed in future version
                                             of ICN. NOTE: If MPAM is disabled at build time, this bit has no
                                             meaning.
[58]    hns_slc_mpam_cpor_enable             Enable MPAM Cache Portion Partitioning for SLC                              RW     1'b0
                                             1'b1
                                                    Cache Portion Partitioning is enabled if supported in Hardware.
                                             1'b0
                                                    Cache Portion Partitioning is disabled for SLC.

                                             . NOTE: This bit moved to cfg_ctl and will be removed in future
                                             version of ICN. NOTE: If MPAM is disabled at build time, this bit has
                                             no meaning.
[57]    hns_poc_atomic_fwd_dis               Disable the atomic data forwarding in POCQ                                  RW     1'b0
[56]    hns_ord_stash_disable                Disables stash operation for ordered write stash requests                   RW     1'b0
[55]    hns_shared_intv_disable              Disables snoop requests to CHIB RN-F with shared copy                       RW     Conﬁguration
                                                                                                                                dependent
[54]    hns_slc_mpamid_as_lru_thread         Use MPAM PARTID as ThreadID for Thread Aware eLRU                           RW     1'b0
                                             1'b1
                                                    ThreadID is based on MPAM PARTID+NS for Thread Aware
                                                    eLRU.

                                             1'b0
                                                    ThreadID is based on LPID+LID for Thread Aware eLRU.

                                             Note: MPAM PARTID is used only if MPAM is enabled.
[53]    hns_slc_ta_lru_enable                Thread Aware eLRU enable                                                    RW     1'b0
                                             1'b0
                                                    ThreadID used for eLRU is zero.
                                             1'b1
                                                    ThreadID used for eLRU is based on MPAMID or LPID+LID.

                                             Note: If SLC size is less than 256KB, this bit is ignore.
[52:51] hns_slc_lru_dualmode_insert_value    Insertion value for Dual mode eLRU NOTE: Default is 2'b11.                  RW     2'b11
[50:49] hns_slc_lru_staticmode_insert_value Insertion value for Static mode eLRU NOTE: Default is 2'b10.                 RW     2'b10
[48:47] hns_slc_lru_slcsrc_insert_value      Insertion value if SLC source bit is set NOTE: Default is 2'b00.            RW     2'b00




Bits    Name                                  Description                                                                   Type Reset
[46:45] hns_slc_lru_sel_cnt_value             Selection counter value for eLRU to determine which group policy is           RW   2'b10
                                              more eﬀective
                                              2'b00
                                                      Sel counter is like an 8-bit range; upper limit is 255; middle
                                                      point is 128
                                              2'b01
                                                      Sel counter is like a 9-bit range; upper limit is 511; middle point
                                                      is 256
                                              2'b10
                                                      Sel counter is like a 10-bit range; upper limit is 1023; middle
                                                      point is 512
                                              2'b11
                                                      Sel counter is like an 11-bit range; upper limit is 2047; middle
                                                      point is 1024
[44:43] hns_slc_lru_set_groups                Number of sets in monitor group for enhance LRU                               RW   2'b01
                                              2'b00
                                                      16
                                              2'b01
                                                      32
                                              2'b10
                                                      64
                                              2'b11
                                                      128

                                              NOTE: Default is 32 sets per monitor group. If cache size is small
                                              (128KB or less), there would be only one set per group.
[42]    hns_slc_lru_victim_disable            Disable enhanced LRU based victim selection for SLC                           RW   1'b1
                                              1'b0
                                                      SLC victim selection is based on eLRU.
                                              1'b1
                                                      SLC victim selection is based on LFSR.

                                              NOTE: Victim selection for SF is always LFSR-based.
[41]    hns_slc_victim_qos_high               SLC victim QoS behavior for SN write request                                  RW   1'b0
                                              1'b0
                                                      Each victim inherits the QoS value of the request which caused
                                                      it
                                              1'b1
                                                      All victims use high QoS class (14)
[40]    hns_sf_snp_vec_disable                Disables SF snoop vector when set                                             RW   1'b0
[39:37] Reserved                              Reserved                                                                      RO   -
[36]    hns_cu_excl_opt_en                    CleanUnique exclusive optimization enable                                     RW   1'b1
[35:33] Reserved                              Reserved                                                                      RO   -
[32]    hns_rd_excl_opt_en                    ReadNotSharedDirty exclusive optimization enable                              RW   1'b0
[31:17] Reserved                              Reserved                                                                      RO   -

Bits   Name                                Description                                                              Type Reset
[16]   hns_poison_intr_en                  Enables reporting an interrupt by HN-F when poison is detected at        RW     Conﬁguration
                                           SLC                                                                             dependent
[15]   hns_dct_disable                     Disables DCT when set                                                    RW     Conﬁguration
                                                                                                                           dependent
[14]   wlu_alloc_on_hit                    Forces WLU requests to allocate if the line hit in SLC                   RW     1'b0
[13]   sf_disable                          Disables SF                                                              RW     1'b0
[12]   cg_disable                          Disables HN-F architectural clock gates                                  RW     1'b0
[11]   slc_por_init_disable                Disables SLC and SF initialization on Reset                              RW     1'b0
[10]   frz_mon_on_ovﬂ                      Freezes the exclusive monitors                                           RW     1'b0
[9]    dis_seqreq_coll                     -                                                                        RW     1'b0
[8]    dis_likelysh                        Disables Likely Shared based allocations                                 RW     1'b0
[7]    hns_stash_disable                   Disables HN-F stash support                                              RW     Conﬁguration
                                                                                                                           dependent
[6]    dis_snp_once                        When set, disables SnpOnce and converts to SnpShared                     RW     Conﬁguration
                                                                                                                           dependent
[5]    non_sh_no_alloc                     Disables SLC allocation for non-shareable cacheable transactions         RW     1'b0
                                           when set
[4]    io_read_no_alloc                    When set, disables ReadOnce and ReadNoSnp allocation in SLC from         RW     1'b0
                                           RN-Is
[3]    Reserved                            Reserved                                                                 RO     -
[2]    no_wu_alloc                         Disables WriteUnique/WriteLineUnique allocations in SLC when set         RW     1'b0
[1]    hns_honor_ewa                       When set, postpones completion for writes where EWA=0 in the             RW     1'b1
                                           request until HN-F receives completion from MC or SBSX
[0]    hns_only_mode                       Enables HN-F only mode; disables SLC and SF when set                     RW     1'b0



          4.3.10.8 cmn_hns_aux_ctl_1
          Functions as the auxiliary control register for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA10
          Type
                    RW
          Reset value
               See individual bit resets


          Usage constraints
               Only accessible by Secure accesses. This register can be modiﬁed only with prior written
               permission from Arm.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-289: cmn_hns_aux_ctl_1

                      63                                      50 49                           40 39 38 37 36 35               32

                                      Reserved                        hns_max_snoops_per_ha

                                                                                     Reserved                          hns_class_ba
                                                                      hns_always_dbidcomp_ha_en                        sed_pocq_arb
                                                                                                                       _dis
                                                                                                                hns_mc_wr_l3byp_d
                                                                                                                is
                                                                                                              Reserved
                      31     29 28 27 26 25 24 23 22 21 20 19 18 17 16 15                     8   7   6   5   4   3   2   1   0

                                                                              Reserved

            hns_class_b                                                                                       hns_chic_
            ased_pocq_a                                                                                       rdnosnpse
                  rb_dis                                                                                      p_dis
             hns_txrsp_comp_                                                                               Reserved
                   bypass_dis                                                                            hns_force_flu
              hns_nc_cmo_atomic                                                                          sh_ewa0_en
                      s_snpme_en                                                                      hns_force_flush
             hns_nonalloc_wr_snpc                                                                     _pcmo_en
                          lninv_dis                                                                 hns_force_flush_p
             hns_be_all_ones_opt_di                                                                 cmo_deep_en
                                    s                                                           hns_mpam_softlim_valu
               hns_l3_replay_slow_mode_c                                                        e
                                 nt_limit                                                   hns_slc_repl_hint_use_en
                  hns_l3_replay_slow_mode_en                         hns_mte_memattr_cache_mode_en
                       hns_sf_precise_setway_en                    hns_mte_wrnosnp_txr_tag_drop_en
                   hns_mte_memattr_nc_tag_drop_en              Reserved



Table 4-305: cmn_hns_aux_ctl_1 attributes
Bits   Name                                Description                                                                        Type Reset
[63:50] Reserved                           Reserved                                                                           RO   -
[49:40] hns_max_snoops_per_ha              HNS will use the register value instead of the parameter to control                RW   Conﬁguration
                                           Max snoops per HA                                                                       dependent
[39]   Reserved                            Reserved                                                                           RO   -
[38]   hns_always_dbidcomp_ha_en           When set, HNS will combine DBID and Comp response for all                          RW   1'b0
                                           writeunique requests from CXHA to post SLC/SF lookup and snoops
[37]   Reserved                            Reserved                                                                           RO   -
[36]   hns_mc_wr_l3byp_dis                 When set, disables l3 bypass path to mc request for writes                         RW   1'b0




Bits    Name                                Description                                                              Type Reset
[35:29] hns_class_based_pocq_arb_dis        Disables Class based arbitration for various POCQ arbiters. For each     RW   7'b0000000
                                            bit:
                                            1'b0
                                                   Use Class based arbitration
                                            1'b1
                                                   Use QoS based arbitration

                                            Legacy mode.
                                            [35]
                                                   POCQ entry selection for SN Static Credit Grant return.
                                            [34]
                                                   POCQ entry selection for SLC/SF pipeline request
                                            [33]
                                                   POCQ entry selection for TXRSP.
                                            [32]
                                                   POCQ entry selection for TXDAT.
                                            [31]
                                                   POCQ entry selection for ADQ
                                            [29]
                                                   Reserved for future use
[28]    hns_txrsp_comp_bypass_dis           When set, TXRSP COMP bypass gets disabled for WEOE/EVICT                 RW   1'b1
[27]    hns_nc_cmo_atomics_snpme_en         When set to 1, all incoming non-cachable atomics and cmo's from RNF RW        1'b0
                                            will be back-snooped
[26]    hns_nonalloc_wr_snpclninv_dis       Disable the snp type of snp_cln_inv on non-allocating writes. Send       RW   1'b0
                                            snp_uniq instead
[25]    hns_be_all_ones_opt_dis             Disable the optimizations related to BE=1's hint on WR_PTL from RNI      RW   1'b0
[24:23] hns_l3_replay_slow_mode_cnt_limit L3 arbitration throttle count limit, when enabled.                         RW   2'b00
                                            00
                                                   L3 Throttle is enabled after 512 setway haz replays
                                            01
                                                   L3 Throttle is enabled after 1024 setway haz replays
                                            10
                                                   L3 Throttle is enabled after 2048 setway haz replays
                                            11
                                                   L3 Throttle is enabled after 4096 setway haz replays
[22]    hns_l3_replay_slow_mode_en          Enables L3 arbitration slow mode in case of constant replays, when set RW     1'b0
                                            to 1'b1
[21]    hns_sf_precise_setway_en            Enables Precise setway hazard, when set to 1'b1                          RW   1'b0
[20]    hns_mte_memattr_nc_tag_drop_en Enables HNS to drop any dirty tags for Non-Cacheable memory, when RW               1'b0
                                       set to 1'b1
[19:18] Reserved                            Reserved                                                                 RO   -
[17]    hns_mte_wrnosnp_txr_tag_drop_en When set to 1'b1, HNS will drop clean tags from a WriteNoSnp with            RW   1'b0
                                        tagop Transfer



Bits     Name                              Description                                                             Type Reset
[16]     hns_mte_memattr_cache_mode_en When set to 1'b1, it enables HNS to convert Non-cacheable requests          RW     1'b1
                                       to cacheable if MTE tags are required
[15:8]   Reserved                          Reserved                                                                RO     -
[7]      hns_slc_repl_hint_use_en          1'b0                                                                    RW     1'b1
                                                   Interconnect generated SLC Replacement hints are used for
                                                   eLRU.
                                           1'b1
                                                   RN-F provided SLC Replacement hints are used for eLRU.
[6:5]    hns_mpam_softlim_value            2'b00                                                                   RW     2'b01
                                                   Soft limit is 0% below hardlimit
                                           2'b01
                                                   Soft limit is 3.13% (1/32) below hardlimit
                                           2'b10
                                                   Soft limit is 6.25% (1/16) below hardlimit
                                           2'b11
                                                   Soft limit is 9.38% (3/32) below hardlimit

                                           NOTE: Default is 3.13% below hardlimit. If CMAX value set is at or
                                           below 12.5%, soft limit is ignored.
[4]      hns_force_ﬂush_pcmo_deep_en       Make PCMO request for SLC and SF ﬂush generated SN writes as            RW     1'b0
                                           Deep PCMO. CONSTRAINT: hns_force_ﬂush_pcmo_deep_en is valid
                                           only if hns_force_ﬂush_pcmo_en bit is set. CONSTRAINT: This bit can
                                           be set only if ALL SNs in the system support deep attribute.
[3]      hns_force_ﬂush_pcmo_en            Generate PCMO request for SLC and SF ﬂush generated SN writes           RW     1'b0
[2]      hns_force_ﬂush_ewa0_en            Force SLC and SF ﬂush to use EWA 0 for SN writes                        RW     1'b0
[1]      Reserved                          Reserved                                                                RO     -
[0]      hns_chic_rdnosnpsep_dis           Disables separation of Data and Comp in CHIC mode                       RW     1'b0



            4.3.10.9 cmn_hns_cbusy_limit_ctl
            Cbusy threshold limits for POCQ entries.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA18
            Type
                    RW


            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                 permission from Arm.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-290: cmn_hns_cbusy_limit_ctl

                         63 62                                     49 48 47                                             32

                                            Reserved                                        Reserved

             hns_cbusy                                                   hns_cbusy_rd_wr_types_en
             _mtbit_ex
             clude_rni
                         31                   24 23                   16 15                    8   7                    0

                                 Reserved

                                   hns_cbusy_high_limit                                                         hns_cbusy_low_li
                                                                                                                mit
                                                                                      hns_cbusy_med_limit



Table 4-306: cmn_hns_cbusy_limit_ctl attributes
Bits     Name                          Description                                                                     Type Reset
[63]     hns_cbusy_mtbit_exclude_rni Exclude RNI sources in multi-source mode                                          RW     1'b0
[62:49] Reserved                       Reserved                                                                        RO     -
[48]     hns_cbusy_rd_wr_types_en      When set, CBusy for Reads and Writes are handled independently. The          RW        1'b0
                                       thresholds speciﬁed in this register are used for Read request types in POCQ
[47:24] Reserved                       Reserved                                                                        RO     -
[23:16] hns_cbusy_high_limit           POCQ limit for CBusy High                                                       RW     Conﬁguration
                                                                                                                              dependent
[15:8]   hns_cbusy_med_limit           POCQ limit for CBusy Med                                                        RW     Conﬁguration
                                                                                                                              dependent
[7:0]    hns_cbusy_low_limit           POCQ limit for CBusy Low                                                        RW     Conﬁguration
                                                                                                                              dependent



            4.3.10.10            cmn_hns_txrsp_arb_weight_ctl
            TXRSP arbitration weight controls.

            Conﬁgurations
            This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                16'hA20
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-291: cmn_hns_txrsp_arb_weight_ctl

                       63                                                                                            32

                                                                 Reserved

                       31 30 29            24 23 22 21             16 15 14 13              8   7   6   5            0




               Reserved                                                                                         hns_txrsp_pocq
               hns_txrsp_fastpath                                                                               _weight
                          _weight                                                               Reserved
                                     Reserved                                         hns_txrsp_stgnt_weight
                             hns_txrsp_req_retry_weight                   Reserved



Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes
Bits      Name                             Description                                                            Type    Reset
[63:30]   Reserved                         Reserved                                                               RO      -
[29:24]   hns_txrsp_fastpath_weight        Fastpath response weights for TXRSP channel                            RW      6'b111111
[23:22]   Reserved                         Reserved                                                               RO      -
[21:16]   hns_txrsp_req_retry_weight       Request retry response weights for TXRSP channel                       RW      6'b000001
[15:14]   Reserved                         Reserved                                                               RO      -
[13:8]    hns_txrsp_stgnt_weight           Static Credit Grant response weights for TXRSP channel                 RW      6'b000001
[7:6]     Reserved                         Reserved                                                               RO      -
[5:0]     hns_txrsp_pocq_weight            POCQ response weights for TXRSP channel                                RW      6'b000001




            4.3.10.11         cmn_hns_cbusy_mode_ctl
            Control register for additional CBusy controls

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA28
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                 permission from Arm.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-292: cmn_hns_cbusy_mode_ctl

                         63                                                                                                 32

                                                                  Reserved

                         31                                         16 15                    8   7         4   3   2    1   0

                                            Reserved                                             Reserved

                                                            poc_high_watermark                                              mpam_tbl_
                                                                                          mt_alt_mode_en                    en
                                                                                                                         Reserved
                                                                                                                       cbusy_alt_mod
                                                                                                                       e_en



Table 4-308: cmn_hns_cbusy_mode_ctl attributes
Bits     Name                 Description                                                                          Type Reset
[63:16] Reserved              Reserved                                                                             RO       -
[15:8]   poc_high_watermark Number of POCQ entries when it is considered high occupancy                            RW       Conﬁguration
                                                                                                                            dependent
[7:4]    Reserved             Reserved                                                                             RO       -




Bits   Name                Description                                                                    Type Reset
[3]    mt_alt_mode_en      Enable CBusy[2] alternate reporting mode:                                      RW     1'b0
                           1'b0
                                  POCQ has requests from more than one source
                           1'b1
                                  POCQ Occupancy is higher that the poc_high_watermark
[2]    cbusy_alt_mode_en   Enalbes an alternate mode of SN CBusy[1:0] capture for mpam_tbl_en=1 mode: RW         1'b0
                           1'b0
                                  For each MPAM partID, CBusy[1:0] = SN_CBusy[1:0]
                           1'b1
                                  For each MPAM partID, CBusy[1] = SN's CBusy[2], CBusy[0] =
                                  (SN_CBusy[1] & SN_CBusy[0])
[1]    Reserved            Reserved                                                                       RO     -
[0]    mpam_tbl_en         Enables cbusy reporting based on MPAM part ID                                  RW     1'b0



         4.3.10.12         cmn_hns_lbt_cfg_ctl
         Functions as the conﬁguration control register for HN-F. Only applicable to LBT transactions

         Conﬁgurations
         This register is available in all conﬁgurations.

         Attributes
         Width
              64
         Address oﬀset
              16'hA30
         Type
                  RW
         Reset value
              See individual bit resets
         Secure group override
              cmn_hns_secure_register_groups_override.cfg_ctl
         Usage constraints
              Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
              conﬁguration access targeting the device.

         Bit descriptions
         The following image shows the higher register bit assignments.




            Figure 4-293: cmn_hns_lbt_cfg_ctl

                         63                                                                                                 32

                                                                   Reserved

                         31                     23 22                16 15 14                 8   7     5   4   3   2   1   0

                                 Reserved

                                     hns_lcc_cmax_allowed                                                                 hns_lbt_d
                                                              Reserved                                                    mt_disabl
                                                            hns_slc_cmax_allowed                                          e
                                                                                         Reserved                      Reserved
                                                                                                                     hns_lbt_lb_pb
                                                                                                                     ha_downstream
                                                                                                                     _rxdat_enable
                                                                                                                  hns_ds_weoe_no_
                                                                                                                  data_enable
                                                                                                                dirty_victim_non_
                                                                                                                alloc_en



Table 4-309: cmn_hns_lbt_cfg_ctl attributes
Bits     Name                                       Description                                                             Type Reset
[63:23] Reserved                                    Reserved                                                                RO   -
[22:16] hns_lcc_cmax_allowed                        Maximum cache capicity usage in ﬁxed-point fraction of the              RW   7'b1111111
                                                    cache capacity by LBT lines
[15]     Reserved                                   Reserved                                                                RO   -
[14:8]   hns_slc_cmax_allowed                       Maximum cache capicity usage in ﬁxed-point fraction of the              RW   7'b1111111
                                                    cache capacity by HBT lines
[7:5]    Reserved                                   Reserved                                                                RO   -
[4]      dirty_victim_non_alloc_en                  When HNS issues dirty CopyBack writes for LCC victim or SFBI, RW             1'b0
                                                    set non-allocating type
[3]      hns_ds_weoe_no_data_enable                 When HNS issues WriteEvictOrEvict downstream, force no data RW               1'b0
                                                    transfer if conﬁg bit is set
[2]      hns_lbt_lb_pbha_downstream_rxdat_enable Takes LB/PBHA values from downstream RXDAT for LBT lines                   RW   1'b0
[1]      Reserved                                   Reserved                                                                RO   -
[0]      hns_lbt_dmt_disable                        Disables DMT when set                                                   RW   1'b0



            4.3.10.13           cmn_hns_lbt_aux_ctl
            Functions as the auxiliary control register for HN-F. Only applicable to LBT transactions

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA38

          Type
                   RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-294: cmn_hns_lbt_aux_ctl

                        63              58 57 56 55 54 53 52 51 50 49 48 47                                              32

                             Reserved                                                      Reserved

              hns_send_compack_aft_a                                  hns_txreq_mru_disable
                                lldat                              Reserved
              hns_txreq_cu_full_be_dis                           hns_sf_victim_lcc_lookup_disable
                                    able                      hns_lcc_clean_victim_disable
                                  Reserved                  hns_slc_way_reserve_disable
                      hns_cs_lcc_drop_enable
                    hns_sf_way_reserve_disable
                        31 30 29                          20 19                13 12                         3   2   1   0

                                   hns_req_op_downgrade           Reserved

                             Reserved                               hns_snp_opcode_disable                                 hns_lbt_d
                                                                                hns_stashing_snp_disable                   ct_disabl
                                                                                                                           e
                                                                                                                         hns_forward
                                                                                                                         ing_snp_dis
                                                                                                                         able



Table 4-310: cmn_hns_lbt_aux_ctl attributes
Bits   Name                               Description                                                                         Type Reset
[63:58] Reserved                          Reserved                                                                            RO   -
[57]   hns_send_compack_aft_alldat        Enables sending CompAck after all data beats are received                           RW   1'b0
[56]   hns_txreq_cu_full_be_disable       Disables LCC always getting ownership by CleanUnique for streaming writes           RW   1'b0
                                          with full BE.
[55]   Reserved                           Reserved                                                                            RO   -
[54]   hns_cs_lcc_drop_enable             Enables LCC to drop clean copy after writing dirty data for CleanShared.            RW   1'b1
[53]   hns_sf_way_reserve_disable         Disables SF reserved way for HBT lines in HNS mode and allow LBT lines to           RW   1'b0
                                          take all ways in SF.
[52]   hns_slc_way_reserve_disable        Disables SLC reserved way for HBT lines in HNS mode and allow LBT lines to          RW   1'b0
                                          take all ways in system cache.
[51]   hns_lcc_clean_victim_disable       Disables LCC sending clean eviction to Home Node.                                   RW   1'b0
[50]   hns_sf_victim_lcc_lookup_disable Disables LCC lookup for a SF victim.                                                  RW   1'b0
[49]   Reserved                           Reserved                                                                            RO   -
[48]   hns_txreq_mru_disable              Disables sending MRU opcode downstream. Use RDUNIQ instead                          RW   1'b0
[47:30] Reserved                          Reserved                                                                            RO   -

Bits   Name                              Description                                                                    Type Reset
[29:20] hns_req_op_downgrade             Downgrades req opcode when set                                                 RW     10'h000
                                         [20]
                                                Change READSHARED to READUNIQ
                                         [21]
                                                Change READNOTSHAREDDIRTY to READUNIQ
                                         [22]
                                                Change READPREFERUNIQ to READUNIQ
                                         [23]
                                                Change READONCEMKINV to READONCE
                                         [24]
                                                Change READONCECLNINV to READONCE
                                         [25]
                                                Change MAKEUNIQ to CLNUNIQ
                                         [26]
                                                Change MAKEREADUNIQ to READUNIQ
                                         [27]
                                                Change WRITEEVICTOREVICT to EVICT
                                         [28]
                                                Change MAKEINVALID to CLEANINVALID
                                         [29]
                                                Change WRITEUNIQUEFULL to non-allocating WRITEUNIQUEPTL
[19:13] Reserved                         Reserved                                                                       RO     -




Bits     Name                            Description                                                                    Type Reset
[12:3]   hns_snp_opcode_disable          Disables support for RXSNP diﬀerent snoop opcodes and changes to similar       RW     10'h000
                                         snoop opcode when set
                                         [3]
                                                Change SNPSTASHSHARED to SNPQUERY
                                         [4]
                                                Change SNPSTASHUNIQUE to SNPQUERY
                                         [5]
                                                Change SNPMAKEINVALIDSTASH to SNPMAKEINVALID
                                         [6]
                                                Change SNPCLEANSHARED to SNPCLEANINVALID
                                         [7]
                                                Change SNPPREFERUNIQUE(FWD) to SNPUNIQUE
                                         [8]
                                                Change SNPNOTSHAREDDIRTY(FWD) to SNPUNIQUE
                                         [9]
                                                Change SNPCLEAN(FWD) to SNPUNIQUE
                                         [10]
                                                Change SNPUNIQUESTASH to SNPUNIQUE
                                         [11]
                                                Change SNPONCE(FWD) to SNPUNIQUE
                                         [12]
                                                Change SNPSHARED(FWD) to SNPUNIQUE
[2]      hns_stashing_snp_disable        Disables Stashing type of snoops when set for RXSNP                            RW     1'b1
[1]      hns_forwarding_snp_disable      Disables Forwarding type of snoops when set for RXSNP                          RW     1'b1
[0]      hns_lbt_dct_disable             Disables DCT when set                                                          RW     1'b0



            4.3.10.14          cmn_hns_ppu_pwpr
            Functions as the power policy register for HN-F.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 32
            Address oﬀset
                 16'h1C00
            Type
                   RW


          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.ppu
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-295: cmn_hns_ppu_pwpr

                      63                                                                                                 32

                                                                Reserved

                      31                                                               9   8   7        4   3            0

                                                 Reserved                                       op_mode         policy

                                                                                               dyn_en



Table 4-311: cmn_hns_ppu_pwpr attributes
Bits         Name                  Description                                                              Type              Reset
[32:9]       Reserved              Reserved                                                                 RO                -
[8]          dyn_en                Dynamic transition enable                                                RW                1'b0
[7:4]        op_mode               HN-F operational power mode                                              RW                4'b0
                                   4'b0011
                                         FAM
                                   4'b0010
                                         HAM
                                   4'b0001:
                                         SFONLY
                                   4'b0000
                                         NOSFSLC
[3:0]        policy                HN-F power mode policy                                                   RW                4'b0

                                   4'b1000                     ON
                                   4'b0111                     FUNC_RET
                                   4'b0010:                    MEM_RET
                                   4'b0000                     OFF




          4.3.10.15         cmn_hns_ppu_pwsr
          Provides power status information for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               32
          Address oﬀset
               16'h1C08
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-296: cmn_hns_ppu_pwsr

                       63                                                                                              32

                                                               Reserved

                       31                                                              9   8   7        4   3          0

                                                 Reserved

                                                                          dyn_en_status                         pow_status
                                                                                                      op_mode_status



Table 4-312: cmn_hns_ppu_pwsr attributes
Bits        Name                             Description                                                        Type        Reset
[32:9]      Reserved                         Reserved                                                           RO          -
[8]         dyn_en_status                    Dynamic transition status                                          RO          1'b0




Bits      Name                              Description                                                   Type        Reset
[7:4]     op_mode_status                    HN-F operational mode status                                  RO          4'b0
                                            4'b0011
                                                  FAM
                                            4'b0010
                                                  HAM
                                            4'b0001:
                                                  SFONLY
                                            4'b0000
                                                  NOSFSLC
[3:0]     pow_status                        HN-F power mode status                                        RO          4'b0

                                            4'b1000                ON
                                            4'b0111                FUNC_RET
                                            4'b0010:               MEM_RET
                                            4'b0000                OFF



        4.3.10.16          cmn_hns_ppu_misr
        Functions as the power miscellaneous input current status register for HN-F.

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             32
        Address oﬀset
             16'h1C14
        Type
               RO
        Reset value
             See individual bit resets
        Usage constraints
             There are no usage constraints.

        Bit descriptions
        The following image shows the higher register bit assignments.




          Figure 4-297: cmn_hns_ppu_misr

                      63                                                                                             32

                                                                  Reserved

                      31                                                                                         1   0

                                                                Reserved

                                                                                                                          pcsmaccep
                                                                                                                          t_status



Table 4-313: cmn_hns_ppu_misr attributes
Bits       Name                                 Description                                                     Type          Reset
[32:1]     Reserved                             Reserved                                                        RO            -
[0]        pcsmaccept_status                    HN-F RAM PCSMACCEPT status                                      RO            1'b0



          4.3.10.17        cmn_hns_ppu_idr0
          Provides identiﬁcation information for the HN-F PPU.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               32
          Address oﬀset
               16'h2BB0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-298: cmn_hns_ppu_idr0

                        63                                                                                                  32

                                                                    Reserved

                        31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7        4   3          0

                                                                                                                 devchan

              Reserved                                                                             num_opmodes
             dyn_wrm_rst_s                                                                  sta_all_off_spt
                        pt                                                                sta_off_emu_spt
              dyn_all_on_spt                                                           sta_mem_ret_spt
                dyn_fnc_ret_spt                                                      sta_mem_ret_emu_spt
                 dyn_full_ret_spt                                                 sta_lgc_ret_spt
                     dyn_mem_off_spt                                           sta_mem_off_spt
                        dyn_lgc_ret_spt                                      sta_full_ret_spt
                      dyn_mem_ret_emu_spt                                 sta_fnc_ret_spt
                             dyn_mem_ret_spt                            sta_all_on_spt
                                dyn_off_emu_spt                      sta_wrm_rst_spt
                                   dyn_all_off_spt                 sta_dbg_recov_spt
                                             Reserved



Table 4-314: cmn_hns_ppu_idr0 attributes
Bits        Name                                    Description                                                      Type        Reset
[32:30]     Reserved                                Reserved                                                         RO          -
[29]        dyn_wrm_rst_spt                         Dynamic warm_rst support                                         RO          1'b0
[28]        dyn_all_on_spt                          Dynamic on support                                               RO          1'b0
[27]        dyn_fnc_ret_spt                         Dynamic func_ret support                                         RO          1'b1
[26]        dyn_full_ret_spt                        Dynamic full_ret support                                         RO          1'b0
[25]        dyn_mem_oﬀ_spt                          Dynamic mem_oﬀ support                                           RO          1'b0
[24]        dyn_lgc_ret_spt                         Dynamic logic_ret support                                        RO          1'b0
[23]        dyn_mem_ret_emu_spt                     Dynamic mem_ret_emu support                                      RO          1'b0
[22]        dyn_mem_ret_spt                         Dynamic mem_ret support                                          RO          1'b0
[21]        dyn_oﬀ_emu_spt                          Dynamic oﬀ_emu support                                           RO          1'b0
[20]        dyn_all_oﬀ_spt                          Dynamic oﬀ support                                               RO          1'b0
[19]        Reserved                                Reserved                                                         RO          -
[18]        sta_dbg_recov_spt                       Static dbg_recov support                                         RO          1'b0
[17]        sta_wrm_rst_spt                         Static warm_rst support                                          RO          1'b0
[16]        sta_all_on_spt                          Static on support                                                RO          1'b1
[15]        sta_fnc_ret_spt                         Static func_ret support                                          RO          1'b1
[14]        sta_full_ret_spt                        Static full_ret support                                          RO          1'b0
[13]        sta_mem_oﬀ_spt                          Static mem_oﬀ support                                            RO          1'b1
[12]        sta_lgc_ret_spt                         Static logic_ret support                                         RO          1'b0
[11]        sta_mem_ret_emu_spt                     Static mem_ret_emu support                                       RO          1'b0
[10]        sta_mem_ret_spt                         Static mem_ret support                                           RO          1'b1
[9]         sta_oﬀ_emu_spt                          Static oﬀ_emu support                                            RO          1'b0
[8]         sta_all_oﬀ_spt                          Static oﬀ support                                                RO          1'b1
[7:4]       num_opmodes                             Number of operational modes                                      RO          4'b0100
[3:0]       devchan                                 Number of device interface channels                              RO          1'b0

          4.3.10.18          cmn_hns_ppu_idr1
          Provides identiﬁcation information for the HN-F PPU.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               32
          Address oﬀset
               16'h2BB4
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-299: cmn_hns_ppu_idr1

                       63                                                                                                 32

                                                                 Reserved

                       31                                                                                 4   3   2   1   0

                                                           Reserved

                                                                               dyn_policy_min_irq_spt                       pwr_mode_
                                                                                            off_lock_spt                    entry_del
                                                                                                                            _spt
                                                                                                                          sw_dev_del_
                                                                                                                          config_spt



Table 4-315: cmn_hns_ppu_idr1 attributes
Bits     Name                               Description                                                                        Type   Reset
[32:4]   Reserved                           Reserved                                                                           RO     -
[3]      dyn_policy_min_irq_spt             Dynamic minimum policy interrupt support                                           RO     1'b0
[2]      oﬀ_lock_spt                        Oﬀ and mem_ret lock support                                                        RO     1'b0
[1]      sw_dev_del_conﬁg_spt               Software device delay control conﬁguration support                                 RO     1'b0
[0]      pwr_mode_entry_del_spt             Power mode entry delay support                                                     RO     1'b0




          4.3.10.19            cmn_hns_ppu_iidr
          Functions as the power implementation identiﬁcation register for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               32
          Address oﬀset
               16'h2BC8
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-300: cmn_hns_ppu_iidr

                        63                                                                                          32

                                                                  Reserved

                        31                               20 19      16 15       12 11                                  0

                                   product_id                variant     revision             implementer




Table 4-316: cmn_hns_ppu_iidr attributes
Bits             Name                         Description                                             Type         Reset
[32]             Reserved                     Reserved                                                RO           -
[31:20]          product_id                   Implementation identiﬁer                                RO           12'h434
[19:16]          variant                      Implementation variant                                  RO           4'h0
[15:12]          revision                     Implementation revision                                 RO           4'h0
[11:0]           implementer                  Arm implementation                                      RO           12'h43B




          4.3.10.20          cmn_hns_ppu_aidr
          Functions as the power architecture identiﬁcation register for HN-F.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               32
          Address oﬀset
               16'h2BCC
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-301: cmn_hns_ppu_aidr

                       63                                                                                               32

                                                                Reserved

                       31                                                                  8   7         4   3          0

                                                    Reserved

                                                                                arch_rev_major                        arch_rev_min
                                                                                                                      or



Table 4-317: cmn_hns_ppu_aidr attributes
Bits        Name                           Description                                                           Type        Reset
[32:8]      Reserved                       Reserved                                                              RO          -
[7:4]       arch_rev_major                 PPU architecture major revision                                       RO          4'h1
[3:0]       arch_rev_minor                 PPU architecture minor revision                                       RO          4'h1




          4.3.10.21         cmn_hns_ppu_dyn_ret_threshold
          Conﬁgures the dynamic retention threshold for SLC and SF RAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1D00
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.ppu
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-302: cmn_hns_ppu_dyn_ret_threshold

                       63                                                                                        32

                                                               Reserved

                       31                                                    12 11                               0

                                             Reserved                                  dyn_ret_threshold




Table 4-318: cmn_hns_ppu_dyn_ret_threshold attributes
Bits        Name                            Description                                                       Type       Reset
[63:12]     Reserved                        Reserved                                                          RO         -
[11:0]      dyn_ret_threshold               HN-F RAM idle cycle count threshold                               RW         32'b0




          4.3.10.22         cmn_hns_qos_band
          Provides QoS classiﬁcations based on the QoS value ranges.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA80
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.qos
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-303: cmn_hns_qos_band

                       63                                                                                             32

                                                                   Reserved

                       31       28 27       24 23         20 19      16 15      12 11        8   7         4   3      0




            highhigh_max                                                                                    low_min_qos_
                _qos_val                                                                                    val
              highhigh_min_qos_val                                                                low_max_qos_val
                            high_max_qos_val                                            med_min_qos_val
                                      high_min_qos_val                        med_max_qos_val



Table 4-319: cmn_hns_qos_band attributes
Bits        Name                                    Description                                                      Type      Reset
[63:32]     Reserved                                Reserved                                                         RO        -
[31:28]     highhigh_max_qos_val                    Maximum value for HighHigh QoS class                             RO        4'hF
[27:24]     highhigh_min_qos_val                    Minimum value for HighHigh QoS class                             RO        4'hF
[23:20]     high_max_qos_val                        Maximum value for High QoS class                                 RO        4'hE
[19:16]     high_min_qos_val                        Minimum value for High QoS class                                 RO        4'hC


Bits        Name                                 Description                                                                       Type        Reset
[15:12]     med_max_qos_val                      Maximum value for Medium QoS class                                                RO          4'hB
[11:8]      med_min_qos_val                      Minimum value for Medium QoS class                                                RO          4'h8
[7:4]       low_max_qos_val                      Maximum value for Low QoS class                                                   RO          4'h7
[3:0]       low_min_qos_val                      Minimum value for Low QoS class                                                   RO          4'h0



          4.3.10.23           cmn_hns_errfr
          Functions as the error feature register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3000
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.ras_secure_access_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-304: cmn_hns_errfr

                      63                                                                                                           32

                                                                 Reserved

                      31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1    0

                                          Reserved                            CEC      CFI             FI      UI      DE       ED

                                                                                                   Reserved



Table 4-320: cmn_hns_errfr attributes
Bits      Name        Description                                                                                                       Type   Reset
[63:15]   Reserved    Reserved                                                                                                          RO     -

Bits      Name         Description                                                                                     Type    Reset
[14:12]   CEC          Standard corrected error count mechanism                                                        RO      3'b100

                       3'b000        Does not implement standardized error counter model
                       3'b010        Implements 8-bit error counter in cmn_hns_errmisc[39:32]
                       3'b100        Implements 16-bit error counter in cmn_hns_errmisc[47:32]
[11:10]   CFI          Corrected error interrupt                                                                       RO      2'b10
[9:8]     Reserved     Reserved                                                                                        RO      -
[7:6]     FI           Fault handling interrupt                                                                        RO      2'b10
[5:4]     UI           Uncorrected error interrupt                                                                     RO      2'b10
[3:2]     DE           Deferred errors for data poison                                                                 RO      2'b01
[1:0]     ED           Error detection                                                                                 RO      2'b01



           4.3.10.24          cmn_hns_errctlr
           Functions as the error control register. Controls whether speciﬁc error-handling interrupts and error
           detection/deferment are enabled.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3008
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




              Figure 4-305: cmn_hns_errctlr

                          63                                                                                                33 32

                                                                   Reserved

                                                                                                                                    par_err_e
                                                                                                                                    nable
                          31                                                                 9   8   7          4   3   2   1   0

                                                       Reserved                                      Reserved FI UI DE ED

                                                                                                     CFI



Table 4-321: cmn_hns_errctlr attributes
Bits     Name             Description                                                                                                  Type Reset
[63:33] Reserved          Reserved                                                                                                     RO       -
[32]     par_err_enable Enables external logging parity errors when set to 1'b1                                                        RW       1'b0
[31:9]   Reserved         Reserved                                                                                                     RO       -
[8]      CFI              Enables corrected error interrupt as speciﬁed in cmn_hns_errfr.CFI                                           RW       1'b0
[7:4]    Reserved         Reserved                                                                                                     RO       -
[3]      FI               Enables fault handling interrupt for all detected deferred errors as speciﬁed in cmn_hns_errfr.FI            RW       1'b0
[2]      UI               Enables uncorrected error interrupt as speciﬁed in cmn_hns_errfr.UI                                          RW       1'b0
[1]      DE               Enables error deferment as speciﬁed in cmn_hns_errfr.DE                                                      RW       1'b0
[0]      ED               Enables error detection as speciﬁed in cmn_hns_errfr.ED                                                      RW       1'b0



              4.3.10.25        cmn_hns_errstatus
              Functions as the error status register. AV and MV bits must be cleared in the same cycle, otherwise
              the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3010
              Type
                     W1C
              Reset value
                   See individual bit resets
              Secure group override
                   cmn_hns_secure_register_groups_override.ras_secure_access_override


            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-306: cmn_hns_errstatus

                          63                                                                                                  32

                                                                       Reserved

                          31 30 29 28 27 26 25 24 23 22                                                                       0

                         AV V UE      OF MV       CE DE                             Reserved

                         Reserved               Reserved



Table 4-322: cmn_hns_errstatus attributes
Bits   Name       Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                          RO   -
[31]   AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                  highest priority are not cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           Address is valid; cmn_hns_erraddr contains a physical address for that recorded error
                  1'b0
                           Address is not valid
[30]   V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                  cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           At least one error recorded; register is valid
                  1'b0
                           No errors recorded
[29]   UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                  same write; write a 1 to clear
                  1'b1
                           At least one error detected that is not corrected and is not deferred to a subordinate
                  1'b0
                           No uncorrected errors detected
[28]   Reserved Reserved                                                                                                           RO   -
[27]   OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                  1'b1
                           More than one error detected
                  1'b0
                           Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds




Bits     Name        Description                                                                                                      Type Reset
[26]     MV          cmn_hns_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the W1C 1'b0
                     highest priority are not cleared to 0 in the same write; write a 1 to clear
                     1'b1
                            Miscellaneous registers are valid
                     1'b0
                            Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.10.26            cmn_hns_erraddr
              Contains the error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3018
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   cmn_hns_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.
              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-307: cmn_hns_erraddr

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                           0

                                                                         ADDR




Table 4-323: cmn_hns_erraddr attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: cmn_hns_erraddr.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.10.27             cmn_hns_errmisc
              Functions as the miscellaneous error register. Contains miscellaneous information about deferred/
              uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3020
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   cmn_hns_secure_register_groups_override.ras_secure_access_override



            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-308: cmn_hns_errmisc

                           63 62 61 60                                     48 47                                                32

                                                      ERRSET                                       CEC

                   CECOF           Reserved
                                SETMATCH
                           31 30 29 28 27                      20 19 18 17 16 15 14                            4   3            0

                                                 ERRWAY                                      SRCID                     ERRSRC

                Reserved            Reserved              Reserved              Reserved
                                MULTIWAYERR                                 OPTYPE



Table 4-324: cmn_hns_errmisc attributes
Bits      Name                Description                                                                                            Type Reset
[63]      CECOF               Corrected error counter overﬂow                                                                        RW   1'b0
[62]      SETMATCH            Set address match                                                                                      RW   1'b0
[61]      Reserved            Reserved                                                                                               RO   -
[60:48]   ERRSET              SLC/SF set address for ECC error                                                                       RW   13'b0
[47:32]   CEC                 Corrected ECC error count                                                                              RW   16'b0
[31]      Reserved            Reserved                                                                                               RO   -
[30]      MULTIWAYERR         Indicate multiple ways have ECC error                                                                  RW   1'b0
[29:28]   Reserved            Reserved                                                                                               RO   -
[27:20]   ERRWAY              SLC/SF way ID for ECC error                                                                            RW   8'b0
[19:18]   Reserved            Reserved                                                                                               RO   -
[17:16]   OPTYPE              Error op type                                                                                          RW   2'b00

                              2'b00         Writes, CleanShared, Atomics and stash requests with invalid targets
                              2'b01         WriteBack, Evict, and Stash requests with valid target
                              2'b10         CMO
                              2'b11         Other op types
[15]      Reserved            Reserved                                                                                               RO   -
[14:4]    SRCID               Error source ID                                                                                        RW   11'b0




Bits    Name            Description                                                                               Type Reset
[3:0]   ERRSRC          Error source                                                                              RW     4'b0000

                        4'b0001               Data single-bit ECC
                        4'b0010               Data double-bit ECC
                        4'b0011               Single-bit ECC overﬂow
                        4'b0100               Tag single-bit ECC
                        4'b0101               Tag double-bit ECC
                        4'b0111               SF tag single-bit ECC
                        4'b1000               SF tag double-bit ECC
                        4'b1010               Data parity error
                        4'b1011               Data parity and poison
                        4'b1100               NDE



         4.3.10.28        cmn_hns_err_inj
         Enables error injection and setup. When enabled for a given source ID and logic processor ID, HN-
         F returns a subordinate error and reports an error interrupt. This error interrupt emulates a SLC
         double-bit data ECC error. This feature enables software to test the error handler. The subordinate
         error is reported for cacheable read access for which SLC hit is the data source. No subordinate
         error or error interrupt is reported for cacheable read access in which SLC miss is the data source.

         Conﬁgurations
         This register is available in all conﬁgurations.

         Attributes
         Width
              64
         Address oﬀset
              16'h3030
         Type
                 RW
         Reset value
              See individual bit resets
         Usage constraints
              Only accessible by Secure accesses.

         Bit descriptions
         The following image shows the higher register bit assignments.




            Figure 4-309: cmn_hns_err_inj

                            63                                                                                               32

                                                                        Reserved

                            31              27 26                         16 15                 9   8            4   3   1   0

                                 Reserved           hns_err_inj_srcid              Reserved

                                                                                    hns_err_inj_lpid                          hns_err_i
                                                                                                                              nj_en
                                                                                                                         Reserved



Table 4-325: cmn_hns_err_inj attributes
Bits     Name                Description                                                                                          Type Reset
[63:27] Reserved             Reserved                                                                                             RO      -
[26:16] hns_err_inj_srcid RN source ID for read access which results in a SLC miss; does not report subordinate error or          RW      11'h0
                          error to match error injection
[15:9]   Reserved            Reserved                                                                                             RO      -
[8:4]    hns_err_inj_lpid    LPID used to match for error injection                                                               RW      5'h0
[3:1]    Reserved            Reserved                                                                                             RO      -
[0]      hns_err_inj_en      Enables error injection and report                                                                   RW      1'b0



            4.3.10.29               cmn_hns_byte_par_err_inj
            Functions as the byte parity error injection register for HN-F.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h3038
            Type
                    WO
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.


            Figure 4-310: cmn_hns_byte_par_err_inj

                         63                                                                                            32

                                                                    Reserved

                         31                                                                             5    4         0

                                                            Reserved

                                                                                                                   hns_byte_par_
                                                                                                                   err_inj



Table 4-326: cmn_hns_byte_par_err_inj attributes
Bits    Name                  Description                                                                                     Type Reset
[63:5] Reserved               Reserved                                                                                        RO    -
[4:0]   hns_byte_par_err_inj Speciﬁes a byte lane; once this register is written, a byte parity error is injected in the speciﬁed WO 5'h0
                             byte lane on the next SLC hit; the error will be injected in all data ﬂits on speciﬁed byte (0 to
                             31)



            4.3.10.30          cmn_hns_errfr_NS
            Functions as the Non-secure error feature register.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h3100
            Type
                    RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-311: cmn_hns_errfr_NS

                       63                                                                                                            32

                                                                   Reserved

                       31                                               15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                            Reserved                            CEC      CFI             FI      UI      DE       ED

                                                                                                     Reserved



Table 4-327: cmn_hns_errfr_NS attributes
Bits      Name         Description                                                                                                        Type   Reset
[63:15]   Reserved     Reserved                                                                                                           RO     -
[14:12]   CEC          Standard corrected error count mechanism                                                                           RO     3'b100

                       3'b000        Does not implement standardized error counter model
                       3'b010        Implements 8-bit error counter in cmn_hns_errmisc[39:32]
                       3'b100        Implements 16-bit error counter in cmn_hns_errmisc[47:32]
[11:10]   CFI          Corrected error interrupt                                                                                          RO     2'b10
[9:8]     Reserved     Reserved                                                                                                           RO     -
[7:6]     FI           Fault handling interrupt                                                                                           RO     2'b10
[5:4]     UI           Uncorrected error interrupt                                                                                        RO     2'b10
[3:2]     DE           Deferred errors for data poison                                                                                    RO     2'b01
[1:0]     ED           Error detection                                                                                                    RO     2'b01



           4.3.10.31          cmn_hns_errctlr_NS
           Functions as the Non-secure error control register. Controls whether speciﬁc error-handling
           interrupts and error detection/deferment are enabled.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3108
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-312: cmn_hns_errctlr_NS

                           63                                                                                                    32

                                                                      Reserved

                           31                                                                 9   8   7          4   3   2   1   0

                                                        Reserved                                      Reserved FI UI DE ED

                                                                                                      CFI



Table 4-328: cmn_hns_errctlr_NS attributes
Bits    Name         Description                                                                                                      Type Reset
[63:9] Reserved Reserved                                                                                                              RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in cmn_hns_errfr_NS.CFI                                            RW   1'b0
[7:4]   Reserved Reserved                                                                                                             RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in cmn_hns_errfr_NS.FI             RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in cmn_hns_errfr_NS.UI                                           RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in cmn_hns_errfr_NS.DE                                                       RW   1'b0
[0]     ED           Enables error detection as speciﬁed in cmn_hns_errfr_NS.ED                                                       RW   1'b0



              4.3.10.32            cmn_hns_errstatus_NS
              Functions as the Non-secure error status register. AV and MV bits must be cleared in the same
              cycle, otherwise the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3110
              Type
                     W1C
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.


            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-313: cmn_hns_errstatus_NS

                          63                                                                                                  32

                                                                       Reserved

                          31 30 29 28 27 26 25 24 23 22                                                                       0

                         AV V UE      OF MV       CE DE                             Reserved

                         Reserved               Reserved



Table 4-329: cmn_hns_errstatus_NS attributes
Bits   Name       Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                          RO   -
[31]   AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                  highest priority are not cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           Address is valid; cmn_hns_erraddr_NS contains a physical address for that recorded error
                  1'b0
                           Address is not valid
[30]   V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                  cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           At least one error recorded; register is valid
                  1'b0
                           No errors recorded
[29]   UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                  same write; write a 1 to clear
                  1'b1
                           At least one error detected that is not corrected and is not deferred to a subordinate
                  1'b0
                           No uncorrected errors detected
[28]   Reserved Reserved                                                                                                           RO   -
[27]   OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                  1'b1
                           More than one error detected
                  1'b0
                           Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]   MV         cmn_hns_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and W1C 1'b0
                  the highest priority are not cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           Miscellaneous registers are valid
                  1'b0
                           Miscellaneous registers are not valid

Bits     Name        Description                                                                                                      Type Reset
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.10.33            cmn_hns_erraddr_NS
              Contains the Non-secure error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3118
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.




              Figure 4-314: cmn_hns_erraddr_NS

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                           0

                                                                         ADDR




Table 4-330: cmn_hns_erraddr_NS attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: cmn_hns_erraddr_NS.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.10.34             cmn_hns_errmisc_NS
              Functions as the Non-secure miscellaneous error register. Contains miscellaneous information
              about deferred/uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3120
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.



            Figure 4-315: cmn_hns_errmisc_NS

                           63 62 61 60                                     48 47                                                32

                                                      ERRSET                                       CEC

                   CECOF           Reserved
                                SETMATCH
                           31 30 29 28 27                      20 19 18 17 16 15 14                            4   3            0

                                                 ERRWAY                                      SRCID                     ERRSRC

                Reserved            Reserved              Reserved              Reserved
                                MULTIWAYERR                                 OPTYPE



Table 4-331: cmn_hns_errmisc_NS attributes
Bits      Name                Description                                                                                            Type Reset
[63]      CECOF               Corrected error counter overﬂow                                                                        RW   1'b0
[62]      SETMATCH            Set address match                                                                                      RW   1'b0
[61]      Reserved            Reserved                                                                                               RO   -
[60:48]   ERRSET              SLC/SF set address for ECC error                                                                       RW   13'b0
[47:32]   CEC                 Corrected ECC error count                                                                              RW   16'b0
[31]      Reserved            Reserved                                                                                               RO   -
[30]      MULTIWAYERR         Indicate multiple ways have ECC error                                                                  RW   1'b0
[29:28]   Reserved            Reserved                                                                                               RO   -
[27:20]   ERRWAY              SLC/SF way ID for ECC error                                                                            RW   8'b0
[19:18]   Reserved            Reserved                                                                                               RO   -
[17:16]   OPTYPE              Error op type                                                                                          RW   2'b00

                              2'b00         Writes, CleanShared, Atomics and stash requests with invalid targets
                              2'b01         WriteBack, Evict, and Stash requests with valid target
                              2'b10         CMO
                              2'b11         Other op types
[15]      Reserved            Reserved                                                                                               RO   -
[14:4]    SRCID               Error source ID                                                                                        RW   11'b0
[3:0]     ERRSRC              Error source                                                                                           RW   4'b0000

                              4'b0001                   Data single-bit ECC
                              4'b0010                   Data double-bit ECC
                              4'b0011                   Single-bit ECC overﬂow
                              4'b0100                   Tag single-bit ECC
                              4'b0101                   Tag double-bit ECC
                              4'b0111                   SF tag single-bit ECC
                              4'b1000                   SF tag double-bit ECC
                              4'b1010                   Data parity error
                              4'b1011                   Data parity and poison
                              4'b1100                   NDE




           4.3.10.35           cmn_hns_slc_lock_ways
           Controls SLC way lock settings.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC00
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses. The SLC must be ﬂushed before writing to this register.
                Non-conﬁguration accesses to this HN-F cannot occur before this conﬁguration write and
                after the SLC ﬂush.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-316: cmn_hns_slc_lock_ways

                          63                                                                                                     32

                                                                    Reserved

                          31                                          16 15                    8   7          4       3          0

                                            Reserved                            num_hns            Reserved               ways




Table 4-332: cmn_hns_slc_lock_ways attributes
Bits      Name        Description                                                                      Type       Reset
[63:16]   Reserved    Reserved                                                                         RO         -
[15:8]    num_hns     Number of HN-Fs in NUMA (non-uniform memory access) region                       RW         Conﬁguration dependent
[7:4]     Reserved    Reserved                                                                         RO         -
[3:0]     ways        Number of SLC ways locked (1, 2, 4, 8, 12)                                       RW         4'b0




          4.3.10.36           cmn_hns_slc_lock_base0
          Functions as the base register for lock region 0 [47:0].

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC08
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slc_lock_ways
          Usage constraints
               Only accessible by Secure accesses. The SLC must be ﬂushed before writing to this register.
               Non-conﬁguration accesses to this HN-F cannot occur before this conﬁguration write and
               after the SLC ﬂush.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-317: cmn_hns_slc_lock_base0

                      63 62                              52 51                                                      32

                                       Reserved                                       base0

                           base0_vld
                      31                                                                                             0

                                                                      base0




Table 4-333: cmn_hns_slc_lock_base0 attributes
Bits             Name                      Description                                                     Type          Reset
[63]             base0_vld                 Lock region 0 base valid                                        RW            1'b0
[62:52]          Reserved                  Reserved                                                        RO            -
[51:0]           base0                     Lock region 0 base address                                      RW            52'b0




          4.3.10.37           cmn_hns_slc_lock_base1
          Functions as the base register for lock region 1 [47:0].

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC10
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slc_lock_ways
          Usage constraints
               Only accessible by Secure accesses. The SLC must be ﬂushed before writing to this register.
               Non-conﬁguration accesses to this HN-F cannot occur before this conﬁguration write and
               after the SLC ﬂush.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-318: cmn_hns_slc_lock_base1

                      63 62                              52 51                                                      32

                                       Reserved                                       base1

                           base1_vld
                      31                                                                                             0

                                                                      base1




Table 4-334: cmn_hns_slc_lock_base1 attributes
Bits             Name                      Description                                                     Type          Reset
[63]             base1_vld                 Lock region 1 base valid                                        RW            1'b0
[62:52]          Reserved                  Reserved                                                        RO            -
[51:0]           base1                     Lock region 1 base address                                      RW            52'b0




          4.3.10.38           cmn_hns_slc_lock_base2
          Functions as the base register for lock region 2 [47:0].

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC18
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slc_lock_ways
          Usage constraints
               Only accessible by Secure accesses. The SLC must be ﬂushed before writing to this register.
               Non-conﬁguration accesses to this HN-F cannot occur before this conﬁguration write and
               after the SLC ﬂush.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-319: cmn_hns_slc_lock_base2

                      63 62                              52 51                                                      32

                                       Reserved                                       base2

                           base2_vld
                      31                                                                                             0

                                                                      base2




Table 4-335: cmn_hns_slc_lock_base2 attributes
Bits             Name                      Description                                                     Type          Reset
[63]             base2_vld                 Lock region 2 base valid                                        RW            1'b0
[62:52]          Reserved                  Reserved                                                        RO            -
[51:0]           base2                     Lock region 2 base address                                      RW            52'b0




          4.3.10.39           cmn_hns_slc_lock_base3
          Functions as the base register for lock region 3 [47:0].

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC20
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slc_lock_ways
          Usage constraints
               Only accessible by Secure accesses. The SLC must be ﬂushed before writing to this register.
               Non-conﬁguration accesses to this HN-F cannot occur before this conﬁguration write and
               after the SLC ﬂush.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-320: cmn_hns_slc_lock_base3

                      63 62                              52 51                                                      32

                                       Reserved                                       base3

                           base3_vld
                      31                                                                                             0

                                                                      base3




Table 4-336: cmn_hns_slc_lock_base3 attributes
Bits             Name                      Description                                                     Type          Reset
[63]             base3_vld                 Lock region 3 base valid                                        RW            1'b0
[62:52]          Reserved                  Reserved                                                        RO            -
[51:0]           base3                     Lock region 3 base address                                      RW            52'b0




            4.3.10.40          cmn_hns_rni_region_vec
            Functions as the control register for RN-I source SLC way allocation.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC28
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-321: cmn_hns_rni_region_vec

                         63                                                                                            32

                                                                    Reserved

                         31                                                                                            0

                                                                rni_region_vec




Table 4-337: cmn_hns_rni_region_vec attributes
Bits     Name           Description                                                                                          Type Reset
[63:32] Reserved        Reserved                                                                                             RO    -
[31:0]   rni_region_vec Bit vector mask; identiﬁes which logical IDs of the RN-Is to allocate to the locked region NOTE:     RW    32'b0
                        Must be set to 32'b0 if range-based region locking or OCM is enabled.




            4.3.10.41          cmn_hns_rnd_region_vec
            Functions as the control register for RN-D source SLC way allocation.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC30
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-322: cmn_hns_rnd_region_vec

                         63                                                                                          32

                                                                   Reserved

                         31                                                                                          0

                                                               rnd_region_vec




Table 4-338: cmn_hns_rnd_region_vec attributes
Bits     Name            Description                                                                                        Type Reset
[63:32] Reserved         Reserved                                                                                           RO    -
[31:0]   rnd_region_vec Bit vector mask; identiﬁes which logical IDs of the RN-Ds to allocate to the locked region NOTE:    RW    32'b0
                        Must be set to 32'b0 if range-based region locking or OCM is enabled.




            4.3.10.42          cmn_hns_rnf_region_vec
            Functions as the control register for RN-F source SLC way allocation.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC38
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-323: cmn_hns_rnf_region_vec

                         63                                                                                          32

                                                               rnf_region_vec

                         31                                                                                              0

                                                               rnf_region_vec




Table 4-339: cmn_hns_rnf_region_vec attributes
Bits   Name            Description                                                                                           Type Reset
[63:0] rnf_region_vec Bit vector mask; identiﬁes which logical IDs of the RN-Fs to allocate to the locked region NOTE:       RW   64'b0
                      Must be 64'b0 if range-based region locking or OCM is enabled.




            4.3.10.43          cmn_hns_rnf_region_vec1
            Functions as the control register for RN-F source SLC way allocation for logical IDs 64 through
            127.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC40
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-324: cmn_hns_rnf_region_vec1

                         63                                                                                          32

                                                               rnf_region_vec1

                         31                                                                                          0

                                                               rnf_region_vec1




Table 4-340: cmn_hns_rnf_region_vec1 attributes
Bits   Name             Description                                                                                         Type Reset
[63:0] rnf_region_vec1 Bit vector mask; identiﬁes which logical IDs of the RN-Fs to allocate to the locked region NOTE:     RW    64'b0
                       Must be 64'b0 if range-based region locking or OCM is enabled.




            4.3.10.44          cmn_hns_slcway_partition0_rnf_vec
            Functions as the control register for RN-Fs that can allocate to partition 0 (ways 0, 1, 2, and 3).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC48
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-325: cmn_hns_slcway_partition0_rnf_vec

                         63                                                                                             32

                                                                     rnf_vec0

                         31                                                                                              0

                                                                     rnf_vec0




Table 4-341: cmn_hns_slcway_partition0_rnf_vec attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec0   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.45          cmn_hns_slcway_partition1_rnf_vec
            Functions as the control register for RN-Fs that can allocate to partition 1 (ways 4, 5, 6, and 7).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC50
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-326: cmn_hns_slcway_partition1_rnf_vec

                         63                                                                                             32

                                                                     rnf_vec1

                         31                                                                                              0

                                                                     rnf_vec1




Table 4-342: cmn_hns_slcway_partition1_rnf_vec attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec1   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.46          cmn_hns_slcway_partition2_rnf_vec
            Functions as the control register for RN-Fs that can allocate to partition 2 (ways 8, 9, 10, and 11).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC58

            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-327: cmn_hns_slcway_partition2_rnf_vec

                         63                                                                                             32

                                                                     rnf_vec2

                         31                                                                                              0

                                                                     rnf_vec2




Table 4-343: cmn_hns_slcway_partition2_rnf_vec attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec2   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.47          cmn_hns_slcway_partition3_rnf_vec
            Functions as the control register for RN-Fs that can allocate to partition 3 (ways 12, 13, 14, and
            15).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC60
            Type
                    RW
            Reset value
                 See individual bit resets


            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-328: cmn_hns_slcway_partition3_rnf_vec

                         63                                                                                             32

                                                                     rnf_vec3

                         31                                                                                              0

                                                                     rnf_vec3




Table 4-344: cmn_hns_slcway_partition3_rnf_vec attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec3   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.48          cmn_hns_slcway_partition0_rnf_vec1
            Functions as the control register for RN-Fs that can allocate to partition 0 (ways 0, 1, 2, and 3).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCB0
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.



            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-329: cmn_hns_slcway_partition0_rnf_vec1

                         63                                                                                             32

                                                                     rnf_vec4

                         31                                                                                              0

                                                                     rnf_vec4




Table 4-345: cmn_hns_slcway_partition0_rnf_vec1 attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec4   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.49          cmn_hns_slcway_partition1_rnf_vec1
            Functions as the control register for RN-Fs that can allocate to partition 1 (ways 4, 5, 6, and 7) for
            Logical RNF IDs 64 to 127.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCB8
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-330: cmn_hns_slcway_partition1_rnf_vec1

                         63                                                                                             32

                                                                     rnf_vec5

                         31                                                                                              0

                                                                     rnf_vec5




Table 4-346: cmn_hns_slcway_partition1_rnf_vec1 attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec5   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.50          cmn_hns_slcway_partition2_rnf_vec1
            Functions as the control register for RN-Fs that can allocate to partition 2 (ways 8, 9, 10, and 11)
            for Logical RNF IDs 64 to 127.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCC0
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-331: cmn_hns_slcway_partition2_rnf_vec1

                         63                                                                                             32

                                                                     rnf_vec6

                         31                                                                                              0

                                                                     rnf_vec6




Table 4-347: cmn_hns_slcway_partition2_rnf_vec1 attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec6   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.51          cmn_hns_slcway_partition3_rnf_vec1
            Functions as the control register for RN-Fs that can allocate to partition 3 (ways 12, 13, 14, and 15)
            for Logical RNF IDs 64 to 127.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCC8
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-332: cmn_hns_slcway_partition3_rnf_vec1

                         63                                                                                             32

                                                                     rnf_vec7

                         31                                                                                              0

                                                                     rnf_vec7




Table 4-348: cmn_hns_slcway_partition3_rnf_vec1 attributes
Bits     Name       Description                                                                       Type    Reset
[63:0]   rnf_vec7   Bit vector mask; identiﬁes which logical IDs of the RN-F can allocate             RW      64'hFFFFFFFFFFFFFFFF



            4.3.10.52          cmn_hns_slcway_partition0_rni_vec
            Functions as the control register for RN-Is that can allocate to partition 0 (ways 0, 1, 2, and 3).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC68
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slc_lock_ways
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-333: cmn_hns_slcway_partition0_rni_vec

                          63                                                                                           32

                                                                    Reserved

                          31                                                                                           0

                                                                    rni_vec0




Table 4-349: cmn_hns_slcway_partition0_rni_vec attributes
Bits      Name        Description                                                                               Type       Reset
[63:32]   Reserved    Reserved                                                                                  RO         -
[31:0]    rni_vec0    Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.53           cmn_hns_slcway_partition1_rni_vec
           Functions as the control register for RN-Is that can allocate to partition 1 (ways 4, 5, 6, and 7).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC70
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-334: cmn_hns_slcway_partition1_rni_vec

                          63                                                                                           32

                                                                    Reserved

                          31                                                                                           0

                                                                    rni_vec1




Table 4-350: cmn_hns_slcway_partition1_rni_vec attributes
Bits      Name        Description                                                                               Type       Reset
[63:32]   Reserved    Reserved                                                                                  RO         -
[31:0]    rni_vec1    Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.54           cmn_hns_slcway_partition2_rni_vec
           Functions as the control register for RN-Is that can allocate to partition 2 (ways 8, 9, 10, and 11).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC78
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-335: cmn_hns_slcway_partition2_rni_vec

                          63                                                                                           32

                                                                    Reserved

                          31                                                                                           0

                                                                    rni_vec2




Table 4-351: cmn_hns_slcway_partition2_rni_vec attributes
Bits      Name        Description                                                                               Type       Reset
[63:32]   Reserved    Reserved                                                                                  RO         -
[31:0]    rni_vec2    Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.55           cmn_hns_slcway_partition3_rni_vec
           Functions as the control register for RN-Is that can allocate to partition 3 (ways 12, 13, 14, and 15).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC80
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-336: cmn_hns_slcway_partition3_rni_vec

                          63                                                                                           32

                                                                    Reserved

                          31                                                                                           0

                                                                    rni_vec3




Table 4-352: cmn_hns_slcway_partition3_rni_vec attributes
Bits      Name        Description                                                                               Type       Reset
[63:32]   Reserved    Reserved                                                                                  RO         -
[31:0]    rni_vec3    Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.56           cmn_hns_slcway_partition0_rnd_vec
           Functions as the control register for RN-Ds that can allocate to partition 0 (ways 0, 1, 2, and 3).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC88
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-337: cmn_hns_slcway_partition0_rnd_vec

                       63                                                                                             32

                                                                   Reserved

                       31                                                                                             0

                                                                   rnd_vec0




Table 4-353: cmn_hns_slcway_partition0_rnd_vec attributes
Bits      Name       Description                                                                               Type       Reset
[63:32]   Reserved   Reserved                                                                                  RO         -
[31:0]    rnd_vec0   Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.57         cmn_hns_slcway_partition1_rnd_vec
           Functions as the control register for RN-Ds that can allocate to partition 1 (ways 4, 5, 6, and 7).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC90
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-338: cmn_hns_slcway_partition1_rnd_vec

                       63                                                                                             32

                                                                   Reserved

                       31                                                                                             0

                                                                   rnd_vec1




Table 4-354: cmn_hns_slcway_partition1_rnd_vec attributes
Bits      Name       Description                                                                               Type       Reset
[63:32]   Reserved   Reserved                                                                                  RO         -
[31:0]    rnd_vec1   Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.58         cmn_hns_slcway_partition2_rnd_vec
           Functions as the control register for RN-Ds that can allocate to partition 2 (ways 8, 9, 10, and 11).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC98
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-339: cmn_hns_slcway_partition2_rnd_vec

                       63                                                                                             32

                                                                   Reserved

                       31                                                                                             0

                                                                   rnd_vec2




Table 4-355: cmn_hns_slcway_partition2_rnd_vec attributes
Bits      Name       Description                                                                               Type       Reset
[63:32]   Reserved   Reserved                                                                                  RO         -
[31:0]    rnd_vec2   Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.59         cmn_hns_slcway_partition3_rnd_vec
           Functions as the control register for RN-Ds that can allocate to partition 3 (ways 12, 13, 14, and
           15).

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hCA0
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-340: cmn_hns_slcway_partition3_rnd_vec

                       63                                                                                             32

                                                                   Reserved

                       31                                                                                             0

                                                                   rnd_vec3




Table 4-356: cmn_hns_slcway_partition3_rnd_vec attributes
Bits      Name       Description                                                                               Type       Reset
[63:32]   Reserved   Reserved                                                                                  RO         -
[31:0]    rnd_vec3   Bit vector mask; identiﬁes which logical IDs of the RN-I/RN-D can allocate                RW         32'hFFFFFFFF



           4.3.10.60         cmn_hns_rn_region_lock
           Functions as the enable register for source-based SLC way allocation.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hCA8
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.slc_lock_ways
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-341: cmn_hns_rn_region_lock

                         63                                                                                           32

                                                                  Reserved

                         31                                                                                   2   1   0

                                                               Reserved

                                                                                    rn_pick_locked_ways_only               rn_region
                                                                                                                           _lock_en



Table 4-357: cmn_hns_rn_region_lock attributes
Bits     Name                        Description                                                                             Type Reset
[63:2]   Reserved                    Reserved                                                                                RO    -
[1]      rn_pick_locked_ways_only    Speciﬁes which ways the programmed RNs can allocate new cache lines to                  RW    1'b0
                                     1'b0
                                            Programmed RN will choose all ways including locked
                                     1'b1
                                            Programmed RN will only allocate in locked ways
[0]      rn_region_lock_en           Enables SRC-based region locking                                                        RW    1'b0
                                     1'b0
                                            SRC based way locking is disabled
                                     1'b1
                                            SRC based way locking is enabled



            4.3.10.61         cmn_hns_sf_cxg_blocked_ways
            Speciﬁes the SF ways that are blocked for remote chip to use in CML mode.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCD0
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control


            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-342: cmn_hns_sf_cxg_blocked_ways

                        63                                                                                             32

                                                                   Reserved

                        31                                                                                     2   1   0

                                                                Reserved

                                                                                                                       sf_blocked
                                                                                                                       _ways



Table 4-358: cmn_hns_sf_cxg_blocked_ways attributes
Bits    Name            Description                                                                                         Type Reset
[63:2] Reserved         Reserved                                                                                            RO      -
[1:0]   sf_blocked_ways Number of SF ways blocked from remote chips to be able to use in CML mode.                          RW      2'b00
                        2'b00
                                No ways are blocked; all SF ways could be used by local or remote RN-Fs
                        2'b01
                                SF_NUM_WAYS = 16: ways 3:0 for local RN-Fs only; ways 15:4 for local and remote RN-Fs
                                SF_NUM_WAYS > 16: ways 7:0 for local RN-Fs only; ways 31:8 for locan and remote RN-
                                Fs
                        2'b10
                                SF_NUM_WAYS = 16: ways 7:0 for local RN-Fs only; ways 15:8 for local and remote RN-
                                Fs SF_NUM_WAYS > 16: ways 15:0 for local RN-Fs only; ways 31:16 for locan and remote
                                RN-Fs
                        2'b11
                                SF_NUM_WAYS < 26: ways 11:0 for local RN-Fs only; ways 15:12 for local and remote
                                RN-Fs SF_NUM_WAYS >= 26: ways 23:0 for local RN-Fs only; ways 31:24 for locan and
                                remote RN-Fs



            4.3.10.62           cmn_hns_cxg_ha_metadata_exclusion_list
            Functions as the control register to identify CXG HA which does not support metadata

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


           Address oﬀset
                16'hCE0
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-343: cmn_hns_cxg_ha_metadata_exclusion_list

                        63                                                                                            32

                                                                   Reserved

                        31                                                                                            0

                                                                  cxg_ha_vec




Table 4-359: cmn_hns_cxg_ha_metadata_exclusion_list attributes
Bits     Name        Description                                                                                 Type Reset
[63:32] Reserved     Reserved                                                                                    RO        -
[31:0]   cxg_ha_vec Bit vector mask; identiﬁes which logical IDs of the CXG HA does not support metadata         RW        32'h00000000



           4.3.10.63          cmn_hns_cxg_ha_smp_exclusion_list
           Functions as the control register to identify CXG HA not connected to SMP CCIX link

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hCD8
           Type
                   RW

            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-344: cmn_hns_cxg_ha_smp_exclusion_list

                        63                                                                                           32

                                                                   Reserved

                        31                                                                                           0

                                                                  cxg_ha_vec




Table 4-360: cmn_hns_cxg_ha_smp_exclusion_list attributes
Bits     Name        Description                                                                                   Type Reset
[63:32] Reserved     Reserved                                                                                      RO     -
[31:0]   cxg_ha_vec Bit vector mask; identiﬁes which logical IDs of the CXG HA does not connect to SMP CCIX        RW     32'h00000000
                    link



            4.3.10.64           hn_sam_hash_addr_mask_reg
            Conﬁgures the address mask that is applied before hashing the address bits.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCF0
            Type
                   RW
            Reset value
                 See individual bit resets



          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-345: hn_sam_hash_addr_mask_reg

                       63                            52 51                                                             32

                                 Reserved                                       addr_mask

                       31                                                                       6   5                  0

                                                     addr_mask                                              Reserved




Table 4-361: hn_sam_hash_addr_mask_reg attributes
Bits       Name              Description                                                 Type           Reset
[63:52]    Reserved          Reserved                                                    RO             -
[51:6]     addr_mask         Address mask applied before hashing                         RW             46'h3FFFFFFFFFFF
[5:0]      Reserved          Reserved                                                    RO             -



          4.3.10.65         hn_sam_region_cmp_addr_mask_reg
          Conﬁgures the address mask that is applied before memory region compare.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hCF8
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.




          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-346: hn_sam_region_cmp_addr_mask_reg

                      63                               52 51                                                         32

                                   Reserved                                       addr_mask

                      31                                           16 15                                             0

                                         addr_mask                                       Reserved




Table 4-362: hn_sam_region_cmp_addr_mask_reg attributes
Bits      Name             Description                                                                    Type   Reset
[63:52]   Reserved         Reserved                                                                       RO     -
[51:16]   addr_mask        Address mask applied before memory region compare                              RW     36'hFFFFFFFFF
[15:0]    Reserved         Reserved                                                                       RO     -



          4.3.10.66          cmn_hns_sam_cfg1_def_hashed_region
          Conﬁgures default hashed region in HN-F SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD48
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.



            Figure 4-347: cmn_hns_sam_cfg1_def_hashed_region

                           63 62                   56 55       52 51                                                      32

                                        size            Reserved                         base_addr

                                valid
                           31                                  20 19                                                      0

                                            base_addr                                     Reserved




Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes
Bits     Name       Description                                                                                                  Type Reset
[63]     valid      Default hashed region valid                                                                                  RW    1'h1
                    1'b0
                                not valid
                    1'b1
                                valid for memory region comparison
[62:56] size        Default hashed region 0 size CONSTRAINT: Memory region must be a power of two, from minimum                  RW    7'h7F
                    size supported to maximum memory size (2^address width).
[55:52] Reserved    Reserved                                                                                                     RO    -
[51:20] base_addr Bits [51:20] of base address of the range, LSB bit is deﬁned by the parameter                                  RW    32'h0
                  POR_HNSAM_RCOMP_LSB_PARAM
[19:0]   Reserved   Reserved                                                                                                     RO    -



            4.3.10.67              cmn_hns_sam_cfg2_def_hashed_region
            Conﬁgures default hashed region in HN-F SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hD50
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control



           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-348: cmn_hns_sam_cfg2_def_hashed_region

                        63                               52 51                                                       32

                                     Reserved                                        end_addr

                        31                               20 19                                                       0

                                     end_addr                                        Reserved




Table 4-364: cmn_hns_sam_cfg2_def_hashed_region attributes
Bits     Name     Description                                                                                      Type Reset
[63:52] Reserved Reserved                                                                                          RO     -
[51:20] end_addr Bits [51:20] of end address of the range, LSB bit is deﬁned by the parameter                      RW     32'hFFFFFFFF
                 POR_HNSAM_RCOMP_LSB_PARAM
[19:0]   Reserved Reserved                                                                                         RO     -



           4.3.10.68          cmn_hns_sam_control
           Conﬁgures HN-F SAM. All top_address_bit ﬁelds must be between bits 47 and 28 of the
           address. top_address_bit2 > top_address_bit1 > top_address_bit0. Must be conﬁgured to match
           corresponding por_rnsam_sys_cache_grp_sn_sam_cfgN register in the RN SAM.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hD00
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.sam_control



            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-349: cmn_hns_sam_control

                        63 62 61              56 55 54 53             48 47 46 45              40 39 38 37 36 35 34     32




             hn_cfg_sa                                                                                             hn_cfg_sn2_
             m_inv_top                                                                                             nodeid
             _address_                                                                                        Reserved
                   bit                                                                                     hn_cfg_three_sn_e
                Reserved                                                                                   n
               hn_cfg_sam_top_add                                                                        hn_cfg_six_sn_en
                        ress_bit2                                                                     hn_cfg_five_sn_en
                                       Reserved                                                     Reserved
                              hn_cfg_sam_top_address_bit1                                  hn_cfg_sam_top_address_bit0
                                                                 Reserved
                        31                    24 23 22                              12 11 10                             0

                            hn_cfg_sn2_nodeid               hn_cfg_sn1_nodeid                  hn_cfg_sn0_nodeid

                                                     Reserved                            Reserved



Table 4-365: cmn_hns_sam_control attributes
Bits     Name                             Description                                                                          Type Reset
[63]     hn_cfg_sam_inv_top_address_bit Inverts the top address bit (hn_cfg_sam_top_address_bit1 if 3-SN,            RW             1'h0
                                        hn_cfg_sam_top_address_bit2 if 6-SN) NOTE: Can only be used when the address
                                        map does not have unique address bit combinations.
[62]     Reserved                         Reserved                                                                             RO   -
[61:56] hn_cfg_sam_top_address_bit2       Bit position of top_address_bit2; used for address hashing in 6-SN conﬁguration      RW   6'h00
[55:54] Reserved                          Reserved                                                                             RO   -
[53:48] hn_cfg_sam_top_address_bit1       Bit position of top_address_bit1; used for address hashing in 3-SN/6-SN              RW   6'h00
                                          conﬁguration
[47:46] Reserved                          Reserved                                                                             RO   -
[45:40] hn_cfg_sam_top_address_bit0       Bit position of top_address_bit0; used for address hashing in 3-SN/6-SN              RW   6'h00
                                          conﬁguration
[39]     Reserved                         Reserved                                                                             RO   -
[38]     hn_cfg_ﬁve_sn_en                 Enables 5-SN conﬁguration                                                            RW   1'b0
[37]     hn_cfg_six_sn_en                 Enables 6-SN conﬁguration                                                            RW   1'b0
[36]     hn_cfg_three_sn_en               Enables 3-SN conﬁguration                                                            RW   1'b0
[35]     Reserved                         Reserved                                                                             RO   -
[34:24] hn_cfg_sn2_nodeid                 SN 2 node ID                                                                         RW   11'h0
[23]     Reserved                         Reserved                                                                             RO   -
[22:12] hn_cfg_sn1_nodeid                 SN 1 node ID                                                                         RW   11'h0
[11]     Reserved                         Reserved                                                                             RO   -
[10:0]   hn_cfg_sn0_nodeid                SN 0 node ID                                                                         RW   11'h0


          4.3.10.69         cmn_hns_sam_control2
          Conﬁgures HN-F SAM. Must be conﬁgured to match corresponding
          por_rnsam_sys_cache_grp_sn_sam_cfgN register in the RN SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD28
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-350: cmn_hns_sam_control2

                       63                                                                                            32

                                                                 Reserved

                       31                                                                               3   2    1   0

                                                          Reserved

                                                                                     hn_cfg_eight_sn_en                hn_cfg_tw
                                                                                                                       o_sn_en
                                                                                                                     hn_cfg_four
                                                                                                                     _sn_en



Table 4-366: cmn_hns_sam_control2 attributes
Bits        Name                                   Description                                              Type          Reset
[63:3]      Reserved                               Reserved                                                 RO            -
[2]         hn_cfg_eight_sn_en                     Enables 8-SN conﬁguration                                RW            1'b0
[1]         hn_cfg_four_sn_en                      Enables 4-SN conﬁguration                                RW            1'b0
[0]         hn_cfg_two_sn_en                       Enables 2-SN conﬁguration                                RW            1'b0


          4.3.10.70             cmn_hns_sam_memregion0
          Conﬁgures range-based memory region 0 in HN-F SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD08
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-351: cmn_hns_sam_memregion0

                        63 62                             52 51                                                       32

                                       Reserved                                      base_addr

                             valid
                        31                                20 19 18                12 11 10                            0

                                      base_addr                         size                     range0_nodeid

                                                   Reserved                             Reserved



Table 4-367: cmn_hns_sam_memregion0 attributes
Bits   Name             Description                                                                                          Type Reset
[63]   valid            Memory region 0 valid                                                                                RW    1'h0
                        1'b0
                                Not valid
                        1'b1
                                valid for memory region comparison
[62:52] Reserved        Reserved                                                                                             RO    -


Bits     Name            Description                                                                                        Type Reset
[51:20] base_addr        Base address of memory region 0 CONSTRAINT: Must be an integer multiple of region size.            RW    32'h0
[19]     Reserved        Reserved                                                                                           RO    -
[18:12] size             Memory region 0 size CONSTRAINT: Memory region must be a power of two, from minimum size           RW    7'h0
                         supported to maximum memory size (2^address width).
[11]     Reserved        Reserved                                                                                           RO    -
[10:0]   range0_nodeid Memory region 0 target node ID                                                                       RW    11'h0



            4.3.10.71          cmn_hns_sam_memregion0_end_addr
            Conﬁgures end address memory region 0 in HN-F SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hD38
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-352: cmn_hns_sam_memregion0_end_addr

                         63                              52 51                                                       32

                                       Reserved                                      end_addr

                         31                              20 19                                                       0

                                       end_addr                                      Reserved




Table 4-368: cmn_hns_sam_memregion0_end_addr attributes
Bits             Name                    Description                                                          Type          Reset
[63:52]          Reserved                Reserved                                                             RO            -
[51:20]          end_addr                End address of memory region 0                                       RW            32'h0
[19:0]           Reserved                Reserved                                                             RO            -



          4.3.10.72             cmn_hns_sam_memregion1
          Conﬁgures range-based memory region 1 in HN-F SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD10
          Type
                  RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-353: cmn_hns_sam_memregion1

                        63 62                             52 51                                                       32

                                       Reserved                                      base_addr

                             valid
                        31                                20 19 18                12 11 10                            0

                                     base_addr                          size                     range1_nodeid

                                                    Reserved                            Reserved




Table 4-369: cmn_hns_sam_memregion1 attributes
Bits     Name            Description                                                                                        Type Reset
[63]     valid           Memory region 1 valid                                                                              RW    1'h0
                         1'b0
                                Not valid
                         1'b1
                                valid for memory region comparison
[62:52] Reserved         Reserved                                                                                           RO    -
[51:20] base_addr        Base address of memory region 1 CONSTRAINT: Must be an integer multiple of region size.            RW    32'h0
[19]     Reserved        Reserved                                                                                           RO    -
[18:12] size             Memory region 1 size CONSTRAINT: Memory region must be a power of two, from minimum size           RW    7'h0
                         supported to maximum memory size (2^address width).
[11]     Reserved        Reserved                                                                                           RO    -
[10:0]   range1_nodeid Memory region 1 target node ID                                                                       RW    11'h0



            4.3.10.73           cmn_hns_sam_memregion1_end_addr
            Conﬁgures end address memory region 1 in HN-F SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hD40
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-354: cmn_hns_sam_memregion1_end_addr

                        63                            52 51                                                       32

                                  Reserved                                        end_addr

                        31                            20 19                                                       0

                                  end_addr                                        Reserved




Table 4-370: cmn_hns_sam_memregion1_end_addr attributes
Bits             Name                Description                                                          Type          Reset
[63:52]          Reserved            Reserved                                                             RO            -
[51:20]          end_addr            End address of memory region 1                                       RW            32'h0
[19:0]           Reserved            Reserved                                                             RO            -



          4.3.10.74          cmn_hns_sam_sn_properties
          Conﬁgures properties for all six SN targets and two range-based SN targets.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD18
          Type
                  RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-355: cmn_hns_sam_sn_properties

                        63                                           48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

                                          Reserved

                                range1_sn_nointlvdata_guaranteed                                                          sn5_pcmo_
                                                  range1_sn_is_chic                                                       prop_dis
                                       range1_sn_pcmosep_conv_to_pcmo                                                  sn5_pcmosep
                                                 range1_sn_pcmo_prop_dis                                               _conv_to_pc
                                                      range1_sn_cmo_prop_en                                            mo
                                                                range1_sn_128b                                      sn5_sn_is_chi
                                               range0_sn_nointlvdata_guaranteed                                     c
                                                                  range0_sn_is_chic                               sn5_nointlvdata
                                                                                                                  _guaranteed
                                                                                                               range0_sn_128b
                                                                                                             range0_sn_cmo_prop_e
                                                                                                             n
                                                                                                          range0_sn_pcmo_prop_di
                                                                                                          s
                                                                                                        range0_sn_pcmosep_conv_t
                                                                                                        o_pcmo
                        31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0




            sn5_cmo_p                                                                                            sn0_128b
               rop_en                                                                                          sn0_cmo_pro
                sn5_128b                                                                                       p_en
             sn4_nointlvda                                                                                  sn0_pcmo_prop
             ta_guaranteed                                                                                  _dis
               sn4_sn_is_chic                                                                             sn0_pcmosep_con
              sn4_pcmosep_conv_                                                                           v_to_pcmo
                         to_pcmo                                                                       sn0_sn_is_chic
                 sn4_pcmo_prop_dis                                                                   sn0_nointlvdata_guar
                      sn4_cmo_prop_en                                                                anteed
                                sn4_128b                                                          sn1_128b
               sn3_nointlvdata_guaranteed                                                       sn1_cmo_prop_en
                               sn3_sn_is_chic                                                sn1_pcmo_prop_dis
                       sn3_pcmosep_conv_to_pcmo                                            sn1_pcmosep_conv_to_pcmo
                                 sn3_pcmo_prop_dis                                      sn1_sn_is_chic
                                      sn3_cmo_prop_en                                 sn1_nointlvdata_guaranteed
                                                sn3_128b                           sn2_128b
                               sn2_nointlvdata_guaranteed                        sn2_cmo_prop_en
                                               sn2_sn_is_chic                 sn2_pcmo_prop_dis
                                                                            sn2_pcmosep_conv_to_pcmo



Table 4-371: cmn_hns_sam_sn_properties attributes
Bits   Name                                 Description                                                                              Type Reset
[63:48] Reserved                            Reserved                                                                                 RO   -
[47]   range1_sn_nointlvdata_guaranteed     SN guaratees the return data will not be interleaved                                     RW   1'b0
[46]   range1_sn_is_chic                    Indicates that the range 1 SN is a CHI-C SN when set                                     RW   1'b0
[45]   range1_sn_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for range 1 SN when   RW                        1'b0
                                      set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to
                                      1
[44]   range1_sn_pcmo_prop_dis              Disables PCMO (persistent CMO) propagation for range 1 SN when set                       RW   1'b0
[43]   range1_sn_cmo_prop_en                Enables CMO propagation for range 1 SN                                                   RW   1'b0
[42]   range1_sn_128b                       Data width of range 1 SN                                                                 RW   1'b0

                                            1'b1                 128 bits
                                            1'b0                 256 bits
[41]   range0_sn_nointlvdata_guaranteed     SN guaratees the return data will not be interleaved                                     RW   1'b0

Bits   Name                               Description                                                                    Type Reset
[40]   range0_sn_is_chic                  Indicates that the range 0 SN is a CHI-C SN when set                           RW    1'b0
[39]   range0_sn_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for range 0 SN when   RW             1'b0
                                      set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to
                                      1
[38]   range0_sn_pcmo_prop_dis            Disables PCMO (persistent CMO) propagation for range 0 SN when set             RW    1'b0
[37]   range0_sn_cmo_prop_en              Enables CMO propagation for range 0 SN                                         RW    1'b0
[36]   range0_sn_128b                     Data width of range 0 SN                                                       RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[35]   sn5_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[34]   sn5_sn_is_chic                     Indicates that SN5 is a CHI-C SN when set                                      RW    1'b0
[33]   sn5_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 5 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[32]   sn5_pcmo_prop_dis                  Disables PCMO propagation for SN 5 when set                                    RW    1'b0
[31]   sn5_cmo_prop_en                    Enables CMO propagation for SN 5 when set                                      RW    1'b0
[30]   sn5_128b                           Data width of SN 5                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[29]   sn4_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[28]   sn4_sn_is_chic                     Indicates that SN4 is a CHI-C SN when set                                      RW    1'b0
[27]   sn4_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 4 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[26]   sn4_pcmo_prop_dis                  Disables PCMO propagation for SN 4 when set                                    RW    1'b0
[25]   sn4_cmo_prop_en                    Enables CMO propagation for SN 4 when set                                      RW    1'b0
[24]   sn4_128b                           Data width of SN 4                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[23]   sn3_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[22]   sn3_sn_is_chic                     Indicates that SN3 is a CHI-C SN when set                                      RW    1'b0
[21]   sn3_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 3 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[20]   sn3_pcmo_prop_dis                  Disables PCMO propagation for SN 3 when set                                    RW    1'b0
[19]   sn3_cmo_prop_en                    Enables CMO propagation for SN 3 when set                                      RW    1'b0
[18]   sn3_128b                           Data width of SN 3                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[17]   sn2_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[16]   sn2_sn_is_chic                     Indicates that SN2 is a CHI-C SN when set                                      RW    1'b0
[15]   sn2_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 2 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[14]   sn2_pcmo_prop_dis                  Disables PCMO propagation for SN 2 when set                                    RW    1'b0

[13]   sn2_cmo_prop_en                    Enables CMO propagation for SN 2 when set                                      RW    1'b0
[12]   sn2_128b                           Data width of SN 2                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[11]   sn1_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[10]   sn1_sn_is_chic                     Indicates that SN1 is a CHI-C SN when set                                      RW    1'b0
[9]    sn1_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 1 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[8]    sn1_pcmo_prop_dis                  Disables PCMO propagation for SN 1 when set                                    RW    1'b0
[7]    sn1_cmo_prop_en                    Enables CMO propagation for SN 1 when set                                      RW    1'b0
[6]    sn1_128b                           Data width of SN 1                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits
[5]    sn0_nointlvdata_guaranteed         SN guaratees the return data will not be interleaved                           RW    1'b0
[4]    sn0_sn_is_chic                     Indicates that SN0 is a CHI-C SN when set                                      RW    1'b0
[3]    sn0_pcmosep_conv_to_pcmo           Convert CleanSharedPersistSep to CleanSharedPersist for SN 0 when set          RW    1'b0
                                          CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[2]    sn0_pcmo_prop_dis                  Disables PCMO propagation for SN 0 when set                                    RW    1'b0
[1]    sn0_cmo_prop_en                    Enables CMO propagation for SN 0 when set                                      RW    1'b0
[0]    sn0_128b                           Data width of SN 0                                                             RW    1'b0

                                          1'b1                 128 bits
                                          1'b0                 256 bits



          4.3.10.75        cmn_hns_sam_6sn_nodeid
          Conﬁgures node IDs for subordinate nodes 3 to 5 in 6-SN conﬁguration mode.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hD20
          Type
                  RW
          Reset value
               See individual bit resets

          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-356: cmn_hns_sam_6sn_nodeid

                       63 62    60 59 58                               48 47 46                              36 35 34     32

                                            hn_cfg_sn7_nodeid                          hn_cfg_sn6_nodeid

            Reserved                 Reserved                                 Reserved                 Reserved           hn_cfg_sn5_
                                hn_hash_addr_bits_sel                                                                     nodeid
                       31                   24 23 22                                   12 11 10                            0

                        hn_cfg_sn5_nodeid                 hn_cfg_sn4_nodeid                       hn_cfg_sn3_nodeid

                                                  Reserved                                  Reserved



Table 4-372: cmn_hns_sam_6sn_nodeid attributes
Bits      Name                               Description                                                                   Type    Reset
[63]      Reserved                           Reserved                                                                      RO      -
[62:60]   hn_hash_addr_bits_sel              SN hash address select(Valid for 3SN, 5SN, 6SN)                               RW      3'h0
                                             3'b000
                                                       [16:8] address bits (Default)
                                             3'b001
                                                       [17:9] address bits
                                             3'b010
                                                       [18:10] address bits
                                             3'b011
                                                       [19:11] address bits
                                             3'b100
                                                       [20:12] address bits
                                             3'b101
                                                       [21:13] address bits
                                             Others
                                                       Reserved
[59]      Reserved                           Reserved                                                                      RO      -
[58:48]   hn_cfg_sn7_nodeid                  SN 7 node ID                                                                  RW      11'h0
[47]      Reserved                           Reserved                                                                      RO      -
[46:36]   hn_cfg_sn6_nodeid                  SN 6 node ID                                                                  RW      11'h0
[35]      Reserved                           Reserved                                                                      RO      -
[34:24]   hn_cfg_sn5_nodeid                  SN 5 node ID                                                                  RW      11'h0
[23]      Reserved                           Reserved                                                                      RO      -


Bits      Name                              Description                                                             Type     Reset
[22:12]   hn_cfg_sn4_nodeid                 SN 4 node ID                                                            RW       11'h0
[11]      Reserved                          Reserved                                                                RO       -
[10:0]    hn_cfg_sn3_nodeid                 SN 3 node ID                                                            RW       11'h0



          4.3.10.76        cmn_hns_sam_sn_properties1
          Conﬁgures additional properties for all six SN targets and two range-based SN targets.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hCE8
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-357: cmn_hns_sam_sn_properties1

                         63              59 58 57 56 55              51 50 49 48 47              43 42 41 40 39                 35 34 33 32

                              Reserved                    Reserved                    Reserved                       Reserved

               range1_sn_metadata_d                                                                                                          sn4_is_ch
                                  is                                                                                                         ie
                       range1_sn_group                                                                                                    sn4_group
                       range1_sn_is_chie                                                                                                sn4_metadata_
                                 range0_sn_metadata_dis                                                                                 dis
                                           range0_sn_group                                                    sn5_is_chie
                                           range0_sn_is_chie                                               sn5_group
                                                                                                         sn5_metadata_dis
                         31              27 26 25 24 23              19 18 17 16 15              11 10   9   8   7              3   2   1   0

                              Reserved                    Reserved                    Reserved                       Reserved

                     sn3_metadata_dis                                                                                                        sn0_is_ch
                               sn3_group                                                                                                     ie
                               sn3_is_chie                                                                                                sn0_group
                                         sn2_metadata_dis                                                                               sn0_metadata_
                                                   sn2_group                                                                            dis
                                                    sn2_is_chie                                               sn1_is_chie
                                                                                                           sn1_group
                                                                                                         sn1_metadata_dis



Table 4-373: cmn_hns_sam_sn_properties1 attributes
Bits      Name                              Description                                                                                         Type   Reset
[63:59]   Reserved                          Reserved                                                                                            RO     -
[58]      range1_sn_metadata_dis            HNS implements metadata termination ﬂow for Range 1 SN when set                                     RW     1'b0
[57]      range1_sn_group                   Speciﬁes the SN-F grouping                                                                          RW     1'b0

                                            1'b0                     Group A
                                            1'b1                     Group B
[56]      range1_sn_is_chie                 Range 1 SN supports CHI-E                                                                           RW     1'b0
[55:51]   Reserved                          Reserved                                                                                            RO     -
[50]      range0_sn_metadata_dis            HNS implements metadata termination ﬂow for Range 0 SN when set                                     RW     1'b0
[49]      range0_sn_group                   Speciﬁes the SN-F grouping                                                                          RW     1'b0

                                            1'b0                     Group A
                                            1'b1                     Group B
[48]      range0_sn_is_chie                 Range 0 SN supports CHI-E                                                                           RW     1'b0
[47:43]   Reserved                          Reserved                                                                                            RO     -
[42]      sn5_metadata_dis                  HNS implements metadata termination ﬂow for SN 5 when set                                           RW     1'b0
[41]      sn5_group                         Speciﬁes the SN-F grouping                                                                          RW     1'b0

                                            1'b0                     Group A
                                            1'b1                     Group B
[40]      sn5_is_chie                       SN 5 supports CHI-E                                                                                 RW     1'b0
[39:35]   Reserved                          Reserved                                                                                            RO     -
[34]      sn4_metadata_dis                  HNS implements metadata termination ﬂow for SN 4 when set                                           RW     1'b0




Bits      Name                       Description                                                                       Type   Reset
[33]      sn4_group                  Speciﬁes the SN-F grouping                                                        RW     1'b0

                                     1'b0                  Group A
                                     1'b1                  Group B
[32]      sn4_is_chie                SN 4 supports CHI-E                                                               RW     1'b0
[31:27]   Reserved                   Reserved                                                                          RO     -
[26]      sn3_metadata_dis           HNS implements metadata termination ﬂow for SN 3 when set                         RW     1'b0
[25]      sn3_group                  Speciﬁes the SN-F grouping                                                        RW     1'b0

                                     1'b0                  Group A
                                     1'b1                  Group B
[24]      sn3_is_chie                SN 3 supports CHI-E                                                               RW     1'b0
[23:19]   Reserved                   Reserved                                                                          RO     -
[18]      sn2_metadata_dis           HNS implements metadata termination ﬂow for SN 2 when set                         RW     1'b0
[17]      sn2_group                  Speciﬁes the SN-F grouping                                                        RW     1'b0

                                     1'b0                  Group A
                                     1'b1                  Group B
[16]      sn2_is_chie                SN 2 supports CHI-E                                                               RW     1'b0
[15:11]   Reserved                   Reserved                                                                          RO     -
[10]      sn1_metadata_dis           HNS implements metadata termination ﬂow for SN 1 when set                         RW     1'b0
[9]       sn1_group                  Speciﬁes the SN-F grouping                                                        RW     1'b0

                                     1'b0                  Group A
                                     1'b1                  Group B
[8]       sn1_is_chie                SN 1 supports CHI-E                                                               RW     1'b0
[7:3]     Reserved                   Reserved                                                                          RO     -
[2]       sn0_metadata_dis           HNS implements metadata termination ﬂow for SN 0 when set                         RW     1'b0
[1]       sn0_group                  Speciﬁes the SN-F grouping                                                        RW     1'b0

                                     1'b0                  Group A
                                     1'b1                  Group B
[0]       sn0_is_chie                SN 0 supports CHI-E                                                               RW     1'b0



           4.3.10.77         cmn_hns_sam_sn_properties2
           Conﬁgures properties for SN-7 & SN-8.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64

          Address oﬀset
               16'hD30
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-358: cmn_hns_sam_sn_properties2

                         63                                                                                                      32

                                                                   Reserved

                         31               25 24 23 22 21 20 19 18 17 16 15                   9   8   7   6   5   4   3   2   1   0

                              Reserved                                        Reserved

                           sn7_metadata_dis                                                                              sn6_128b
                                     sn7_group                                                                        sn6_cmo_pro
                                     sn7_is_chie                                                                      p_en
                        sn7_nointlvdata_guaranteed                                                                  sn6_pcmo_prop
                                        sn7_sn_is_chic                                                              _dis
                               sn7_pcmosep_conv_to_pcmo                                                          sn6_pcmosep_con
                                          sn7_pcmo_prop_dis                                                      v_to_pcmo
                                               sn7_cmo_prop_en                                                 sn6_sn_is_chic
                                                         sn7_128b                                           sn6_nointlvdata_guar
                                                                                                            anteed
                                                                                                          sn6_is_chie
                                                                                                       sn6_group
                                                                                                     sn6_metadata_dis



Table 4-374: cmn_hns_sam_sn_properties2 attributes
Bits   Name                           Description                                                                                     Type Reset
[63:25] Reserved                      Reserved                                                                                        RO   -
[24]   sn7_metadata_dis               HNS implements metadata termination ﬂow for SN 7 when set                                       RW   1'b0
[23]   sn7_group                      Speciﬁes the SN-F grouping                                                                      RW   1'b0

                                      1'b0                  Group A
                                      1'b1                  Group B
[22]   sn7_is_chie                    SN 7 supports CHI-E                                                                             RW   1'b0
[21]   sn7_nointlvdata_guaranteed     SN guaratees the return data will not be interleaved                                            RW   1'b0
[20]   sn7_sn_is_chic                 Indicates that SN7 is a CHI-C SN when set                                                       RW   1'b0
[19]   sn7_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN 7 when set                                 RW   1'b0
                                CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1


Bits     Name                         Description                                                                          Type Reset
[18]     sn7_pcmo_prop_dis            Disables PCMO propagation for SN 7 when set                                          RW    1'b0
[17]     sn7_cmo_prop_en              Enables CMO propagation for SN 7 when set                                            RW    1'b0
[16]     sn7_128b                     Data width of SN 7                                                                   RW    1'b0

                                      1'b1                  128 bits
                                      1'b0                  256 bits
[15:9]   Reserved                     Reserved                                                                             RO    -
[8]      sn6_metadata_dis             HNS implements metadata termination ﬂow for SN 6 when set                            RW    1'b0
[7]      sn6_group                    Speciﬁes the SN-F grouping                                                           RW    1'b0

                                      1'b0                  Group A
                                      1'b1                  Group B
[6]      sn6_is_chie                  SN 6 supports CHI-E                                                                  RW    1'b0
[5]      sn6_nointlvdata_guaranteed   SN guaratees the return data will not be interleaved                                 RW    1'b0
[4]      sn6_sn_is_chic               Indicates that SN6 is a CHI-C SN when set                                            RW    1'b0
[3]      sn6_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN 6 when set                    RW    1'b0
                                  CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1
[2]      sn6_pcmo_prop_dis            Disables PCMO propagation for SN 6 when set                                          RW    1'b0
[1]      sn6_cmo_prop_en              Enables CMO propagation for SN 6 when set                                            RW    1'b0
[0]      sn6_128b                     Data width of SN 6                                                                   RW    1'b0

                                      1'b1                  128 bits
                                      1'b0                  256 bits



            4.3.10.78        cmn_hns_cml_port_aggr_grp0-4_add_mask
            There are 5 iterations of this register. The index ranges from 0 to 4. Conﬁgures the CCIX port
            aggregation address mask for group 0.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-4) : 16'hF80 + #{8 * index}
                 index(5-31) : 16'h6000 + #{8 * index}
            Type
                     RW
            Reset value
                 See individual bit resets

          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-359: cmn_hns_cml_port_aggr_grp0-4_add_mask

                       63                             52 51                                                          32

                                  Reserved                                       addr_mask

                       31                                                                         6   5              0

                                                      addr_mask                                           Reserved




Table 4-375: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes
Bits       Name             Description                                                      Type         Reset
[63:52]    Reserved         Reserved                                                         RO           -
[51:6]     addr_mask        Address mask to be applied before hashing                        RW           46'h3FFFFFFFFFFF
[5:0]      Reserved         Reserved                                                         RO           -



          4.3.10.79         cmn_hns_cml_port_aggr_grp5-31_add_mask
          There are 27 iterations of this register. The index ranges from 5 to 31. Conﬁgures the CCIX port
          aggregation address mask for group 0.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-4) : 16'hF80 + #{8 * index}
               index(5-31) : 16'h6000 + #{8 * index}
          Type
                  RW
          Reset value
               See individual bit resets


          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-360: cmn_hns_cml_port_aggr_grp5-31_add_mask

                      63                               52 51                                                         32

                                   Reserved                                  addr_mask#{index}

                      31                                                                          6   5              0

                                                   addr_mask#{index}                                      Reserved




Table 4-376: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes
Bits      Name                       Description                                                 Type       Reset
[63:52]   Reserved                   Reserved                                                    RO         -
[51:6]    addr_mask#{index}          Address mask to be applied before hashing                   RW         46'h3FFFFFFFFFFF
[5:0]     Reserved                   Reserved                                                    RO         -



          4.3.10.80           cmn_hns_cml_port_aggr_grp_reg0-12
          There are 13 iterations of this register. The index ranges from 0 to 12. Conﬁgures the CCIX port
          aggregation port Node IDs.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-1) : 16'hFB0 + #{8 * index}
               index(2-12) : 16'h6100 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets


          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-361: cmn_hns_cml_port_aggr_grp_reg0-12

                      63              59 58                              48 47 46                              36 35 34     32

                           Reserved           pag_tgtid#{index*5 + 4}               pag_tgtid#{index*5 + 3}

                                                                              Reserved                   Reserved           pag_tgtid#{
                                                                                                                            index*5 +
                                                                                                                            2}
                      31                         24 23 22                              12 11 10                              0

                                                            pag_tgtid#{index*5 + 1}               pag_tgtid#{index*5 + 0}

             pag_tgtid#{index                         Reserved                              Reserved
                      *5 + 2}



Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes
Bits      Name                                     Description                                                               Type    Reset
[63:59]   Reserved                                 Reserved                                                                  RO      -
[58:48]   pag_tgtid#{index*5 + 4}                  Speciﬁes the target ID #{index*5 + 4} for CPAG                            RW      11'b0
[47]      Reserved                                 Reserved                                                                  RO      -
[46:36]   pag_tgtid#{index*5 + 3}                  Speciﬁes the target ID #{index*5 + 3} for CPAG                            RW      11'b0
[35]      Reserved                                 Reserved                                                                  RO      -
[34:24]   pag_tgtid#{index*5 + 2}                  Speciﬁes the target ID {index*5 + 2} for CPAG                             RW      11'b0
[23]      Reserved                                 Reserved                                                                  RO      -
[22:12]   pag_tgtid#{index*5 + 1}                  Speciﬁes the target ID {index*5 + 1} for CPAG                             RW      11'b0
[11]      Reserved                                 Reserved                                                                  RO      -
[10:0]    pag_tgtid#{index*5 + 0}                  Speciﬁes the target ID {index*5 + 0} for CPAG                             RW      11'b0



          4.3.10.81           cmn_hns_cml_port_aggr_ctrl_reg
          Conﬁgures the CCIX port aggregation port groups

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64

           Address oﬀset
                16'hFD0
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-362: cmn_hns_cml_port_aggr_ctrl_reg

                        63                                52 51 50      48 47                   40 39 38     36 35         32

                                      Reserved                                     Reserved                      Reserved

                                                 cpag_valid4                                              num_cxg_pag3
                                                     num_cxg_pag4                                    cpag_valid3
                        31         28 27 26   24 23                     16 15 14     12 11                   4   3   2      0

                        Reserved                        Reserved                              Reserved

                      cpag_valid2                                                                                         num_cxg_pag
                          num_cxg_pag2                                                                                    0
                                                           cpag_valid1                                               cpag_valid0
                                                                                    num_cxg_pag1



Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes
Bits    Name            Description                                                                                              Type Reset
[63:52] Reserved        Reserved                                                                                                 RO   -
[51]    cpag_valid4     Valid programming for CPAG4, Enabled by default (backward compatible)                                    RW   1'b1
[50:48] num_cxg_pag4 Speciﬁes the number of CXRAs in CPAG4 Constraint: May use pag_tgtid8 through pag_tgtid9 of                  RW   3'b000
                     cmn_hns_cml_port_aggr_grp_reg1 when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                        3'b000                   1 port used
                        3'b001                   2 ports used
                        3'b010                   4 ports used
                        3'b011                   8 ports used
                        3'b100                   16 ports used
                        3'b101                   32 ports used
                        3'b110                   3 ports (MOD-3 hash)
                        3'b111                   Reserved
[47:40] Reserved        Reserved                                                                                                 RO   -
[39]    cpag_valid3     Valid programming for CPAG + 3}, Enabled by default (backward compatible)                                RW   1'b1




Bits     Name          Description                                                                                         Type Reset
[38:36] num_cxg_pag3 Speciﬁes the number of CXRAs in CPAG3 Constraint: May use pag_tgtid6 through pag_tgtid7 of            RW    3'b000
                     cmn_hns_cml_port_aggr_grp_reg1 when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                       3'b000                  1 port used
                       3'b001                  2 ports used
                       3'b010                  4 ports used
                       3'b011                  8 ports used
                       3'b100                  16 ports used
                       3'b101                  32 ports used
                       3'b110                  3 ports (MOD-3 hash)
                       3'b111                  Reserved
[35:28] Reserved       Reserved                                                                                            RO    -
[27]     cpag_valid2   Valid programming for CPAG + 2}, Enabled by default (backward compatible)                           RW    1'b1
[26:24] num_cxg_pag2 Speciﬁes the number of CXRAs in CPAG2 Constraint: May use pag_tgtid4 through pag_tgtid7 of            RW    3'b000
                     cmn_hns_cml_port_aggr_grp_reg[0,1] when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                       3'b000                  1 port used
                       3'b001                  2 ports used
                       3'b010                  4 ports used
                       3'b011                  8 ports used
                       3'b100                  16 ports used
                       3'b101                  32 ports used
                       3'b110                  3 ports (MOD-3 hash)
                       3'b111                  Reserved
[23:16] Reserved       Reserved                                                                                            RO    -
[15]     cpag_valid1   Valid programming for CPAG + 1}, Enabled by default (backward compatible)                           RW    1'b1
[14:12] num_cxg_pag1 Speciﬁes the number of CXRAs in CPAG1 Constraint: May use pag_tgtid2 through pag_tgtid3 of            RW    3'b000
                     cmn_hns_cml_port_aggr_grp_reg0 when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                       3'b000                  1 port used
                       3'b001                  2 ports used
                       3'b010                  4 ports used
                       3'b011                  8 ports used
                       3'b100                  16 ports used
                       3'b101                  32 ports used
                       3'b110                  3 ports (MOD-3 hash)
                       3'b111                  Reserved
[11:4]   Reserved      Reserved                                                                                            RO    -
[3]      cpag_valid0   Valid programming for CPAG, Enabled by default (backward compatible)                                RW    1'b1
[2:0]    num_cxg_pag0 Speciﬁes the number of CXRAs in CPAG0 Constraint: May use pag_tgtid0 through pag_tgtid7 of           RW    3'b000
                      cmn_hns_cml_port_aggr_grp_reg[0,1] when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                       3'b000                  1 port used
                       3'b001                  2 ports used
                       3'b010                  4 ports used
                       3'b011                  8 ports used
                       3'b100                  16 ports used
                       3'b101                  32 ports used
                       3'b110                  3 ports (MOD-3 hash)
                       3'b111                  Reserved




          4.3.10.82          cmn_hns_cml_port_aggr_ctrl_reg1-6
          There are 6 iterations of this register. The index ranges from 1 to 6. Conﬁgures the CCIX port
          aggregation port groups

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(1-6) : 16'h6200 + #{8 * index}
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-363: cmn_hns_cml_port_aggr_ctrl_reg1-6

                        63                            52 51 50    48 47                   40 39 38       36 35         32

                                   Reserved                                  Reserved                        Reserved

                              cpag_valid#{index*5+4}                                                 num_cxg_pag#{index*5
                                num_cxg_pag#{index*5 + 4}                                            + 3}
                                                                                                cpag_valid#{index*5+3}
                        31     28 27 26     24 23                 16 15 14     12 11                     4   3   2      0

                        Reserved                    Reserved                            Reserved

              cpag_valid#{index                                                                             num_cxg_pag
                          *5+2}                                                                             #{index*5 +
              num_cxg_pag#{index*5 +                                                                        0}
                                  2}                                                                   cpag_valid#{ind
                                            cpag_valid#{index*5+1}                                     ex*5}
                                                                              num_cxg_pag#{index*5 + 1}



Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes
Bits   Name                   Description                                                                                    Type Reset
[63:52] Reserved              Reserved                                                                                       RO   -


Bits    Name                   Description                                                                               Type Reset
[51]    cpag_valid#{index*5+4} Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible)       RW    1'b1
[50:48] num_cxg_pag#{index*5 Speciﬁes the number of CXRAs in CPAG4#{index*5 + 4} Constraint: May use                     RW    3'b000
        + 4}                 pag_tgtid8 through pag_tgtid9 of cmn_hns_cml_port_aggr_grp_reg1 when
                             POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                               3'b000               1 port used
                               3'b001               2 ports used
                               3'b010               4 ports used
                               3'b011               8 ports used
                               3'b100               16 ports used
                               3'b101               32 ports used
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[47:40] Reserved               Reserved                                                                                  RO    -
[39]    cpag_valid#{index*5+3} Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible)       RW    1'b1
[38:36] num_cxg_pag#{index*5 Speciﬁes the number of CXRAs in CPAG3#{index*5 + 3} Constraint: May use                     RW    3'b000
        + 3}                 pag_tgtid6 through pag_tgtid7 of cmn_hns_cml_port_aggr_grp_reg1 when
                             POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                               3'b000               1 port used
                               3'b001               2 ports used
                               3'b010               4 ports used
                               3'b011               8 ports used
                               3'b100               16 ports used
                               3'b101               32 ports used
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[35:28] Reserved               Reserved                                                                                  RO    -
[27]    cpag_valid#{index*5+2} Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible)       RW    1'b1
[26:24] num_cxg_pag#{index*5 Speciﬁes the number of CXRAs in CPAG2#{index*5 + 2} Constraint: May use                     RW    3'b000
        + 2}                 pag_tgtid4 through pag_tgtid7 of cmn_hns_cml_port_aggr_grp_reg[0,1] when
                             POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                               3'b000               1 port used
                               3'b001               2 ports used
                               3'b010               4 ports used
                               3'b011               8 ports used
                               3'b100               16 ports used
                               3'b101               32 ports used
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[23:16] Reserved               Reserved                                                                                  RO    -
[15]    cpag_valid#{index*5+1} Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible)       RW    1'b1




Bits     Name                    Description                                                                               Type Reset
[14:12] num_cxg_pag#{index*5 Speciﬁes the number of CXRAs in CPAG1#{index*5 + 1} Constraint: May use                       RW    3'b000
        + 1}                 pag_tgtid2 through pag_tgtid3 of cmn_hns_cml_port_aggr_grp_reg0 when
                             POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                                 3'b000               1 port used
                                 3'b001               2 ports used
                                 3'b010               4 ports used
                                 3'b011               8 ports used
                                 3'b100               16 ports used
                                 3'b101               32 ports used
                                 3'b110               3 ports (MOD-3 hash)
                                 3'b111               Reserved
[11:4]   Reserved                Reserved                                                                                  RO    -
[3]      cpag_valid#{index*5}    Valid programming for CPAG #{index*5}, Enabled by default (backward compatible)           RW    1'b1
[2:0]    num_cxg_pag#{index*5 Speciﬁes the number of CXRAs in CPAG#{index*5 + 0} Constraint: May use                       RW    3'b000
         + 0}                 pag_tgtid0 through pag_tgtid7 of cmn_hns_cml_port_aggr_grp_reg[0,1] when
                              POR_RNSAM_FLEX_TGTID_EN_PARAM = 0

                                 3'b000               1 port used
                                 3'b001               2 ports used
                                 3'b010               4 ports used
                                 3'b011               8 ports used
                                 3'b100               16 ports used
                                 3'b101               32 ports used
                                 3'b110               3 ports (MOD-3 hash)
                                 3'b111               Reserved



            4.3.10.83           cmn_hns_abf_lo_addr
            Lower address range for Address Based Flush (ABF) [51:0].

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hF50
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.ppu


          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-364: cmn_hns_abf_lo_addr

                        63                                52 51                                                     32

                                    Reserved                                      abf_lo_addr

                        31                                                                                          0

                                                                  abf_lo_addr




Table 4-380: cmn_hns_abf_lo_addr attributes
Bits             Name                       Description                                                     Type         Reset
[63:52]          Reserved                   Reserved                                                        RO           -
[51:0]           abf_lo_addr                Lower address range for ABF                                     RW           52'b0



          4.3.10.84            cmn_hns_abf_hi_addr
          Upper address range for Address Based Flush (ABF) [51:0].

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hF58
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.ppu
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-365: cmn_hns_abf_hi_addr

                        63                                52 51                                                     32

                                    Reserved                                      abf_hi_addr

                        31                                                                                          0

                                                                  abf_hi_addr




Table 4-381: cmn_hns_abf_hi_addr attributes
Bits             Name                       Description                                                     Type         Reset
[63:52]          Reserved                   Reserved                                                        RO           -
[51:0]           abf_hi_addr                Upper address range for ABF                                     RW           52'b0



          4.3.10.85            cmn_hns_abf_pr
          Functions as the Address Based Flush (ABF) policy register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hF60
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.ppu
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.



           Figure 4-366: cmn_hns_abf_pr

                       63                                                                                                     32

                                                                 Reserved

                       31                                                             10   9   8   7              3   2   1   0

                                                 Reserved                                              Reserved

                                                                      abf_hbt_lbt_mode                                         abf_enabl
                                                                                                                               e
                                                                                                                           abf_mode



Table 4-382: cmn_hns_abf_pr attributes
Bits      Name                 Description                                                                                         Type   Reset
[63:10]   Reserved             Reserved                                                                                            RO     -
[9:8]     abf_hbt_lbt_mode     ABF HBT/LBT Flush mode                                                                              RW     2'b00

                               2'b00      All addresses in ABF range (HBT and LBT) ﬂushed
                               2'b01      All HBT addresses in ABF range ﬂushed
                               2'b10      All LBT addresses in ABF range ﬂushed
                               2'b11      Reserved
[7:3]     Reserved             Reserved                                                                                            RO     -
[2:1]     abf_mode             ABF mode                                                                                            RW     2'b00

                               2'b00      Clean Invalidate; WB dirty data and invalidate local copy
                               2'b01      Make Invalidate; invalidate without writing back dirty data
                               2'b10      Clean Shared; WB dirty data and can keep clean copy
                               2'b11      Reserved
[0]       abf_enable           Start Address Based Flushing based on high and low address ranges                                   RW     1'b0



           4.3.10.86         cmn_hns_abf_sr
           Functions as the Address Based Flush (ABF) status register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hF68
           Type
                  RO
           Reset value
                See individual bit resets

           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-367: cmn_hns_abf_sr

                        63                                                                                                 32

                                                                  Reserved

                        31                                                                                 4   3   2   1   0

                                                            Reserved

                                                                                  abf_sf_disable_abort                       abf_compl
                                                                              abf_sf_pm_transition_abort                     ete
                                                                                                                           abf_invalid
                                                                                                                           _req_abort



Table 4-383: cmn_hns_abf_sr attributes
Bits   Name                       Description                                                                                    Type Reset
[63:4] Reserved                   Reserved                                                                                       RO      -
[3]    abf_sf_disable_abort       ABF aborted due to SF not being enabled, either by conﬁguration or double-bit ECC              RO      1'b0
                                  error
[2]    abf_sf_pm_transition_abort ABF aborted due to PM transition while ABF in progress, or both PM and ABF                     RO      1'b0
                                  requested at the same time
[1]    abf_invalid_req_abort      ABF request made while PM is not in FAM/HAM/SF_ONLY mode; request aborted in                   RO      1'b0
                                  this case
[0]    abf_complete               ABF completed                                                                                  RO      1'b0



           4.3.10.87           cmn_hns_cbusy_write_limit_ctl
           Cbusy threshold limits for POCQ write entries. CONSTRAINT: The hns_adv_cbusy_mode_en must
           be 1'b1 to use this feature.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1000
           Type
                  RW


            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                 permission from Arm.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-368: cmn_hns_cbusy_write_limit_ctl

                        63                                       49 48 47                                               32

                                          Reserved                                        Reserved

                                                                       hns_cbusy_sep_copyback_types
                        31                    24 23                 16 15                    8   7                      0

                               Reserved

                                 hns_cbusy_high_limit                                                         hns_cbusy_low_li
                                                                                                              mit
                                                                                    hns_cbusy_med_limit



Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes
Bits     Name                             Description                                                         Type Reset
[63:49] Reserved                          Reserved                                                            RO    -
[48]     hns_cbusy_sep_copyback_types Enables copyback and non-copyback write type separation in              RW    1'b0
                                      cbusy calculation
[47:24] Reserved                          Reserved                                                            RO    -
[23:16] hns_cbusy_high_limit              POCQ limit for Write CBusy High                                     RW    Conﬁguration
                                                                                                                    dependent
[15:8]   hns_cbusy_med_limit              POCQ limit for Write CBusy Med                                      RW    Conﬁguration
                                                                                                                    dependent
[7:0]    hns_cbusy_low_limit              POCQ limit for Write CBusy Low                                      RW    Conﬁguration
                                                                                                                    dependent



            4.3.10.88          cmn_hns_cbusy_resp_ctl
            Contols the responses sent from HNS to RNF. CONSTRAINT: The hns_adv_cbusy_mode_en must
            be 1'b1 to use this feature.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


           Address oﬀset
                16'h1008
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-369: cmn_hns_cbusy_resp_ctl

                        63              59 58                  51 50 49 48                      41 40 39 38                        32

                             Reserved

                cbusy_sn_static_ot_count_cb                                                                                 cbusy_sn_static
                                      usy01                                                                                 _ot_count_cbusy
                                                           Reserved                                                         11
                                                                                                 Reserved
                                                                                     cbusy_sn_static_ot_count_cbusy10
                        31 30                         22 21             16 15              10   9   8   7   6   5   4   3      1   0

                                    Reserved                                    Reserved

            cbusy_sn_                                                                                                          sn_cbusy_
            static_ot                                                                                                          prop_en
            _count_cb                                                                                                     Reserved
                usy11                                                                                                cbusy_highest_of_
                                cbusy_sn_dynamic_ot_count                                                            all_en
                                                 cbusy_sn_retried_req_throttle_en                                 cbusy_sn_req_throttl
                                                                            Reserved                              e_dis
                                                            cbusy_sn_static_ot_mode_en                          Reserved



Table 4-385: cmn_hns_cbusy_resp_ctl attributes
Bits    Name                                    Description                                                                        Type Reset
[63:59] Reserved                                Reserved                                                                           RO   -
[58:51] cbusy_sn_static_ot_count_cbusy01 Speciﬁes the maximum number of transactions to SN-F when SN                               RW   Conﬁguration
                                         Cbusy=01 in static throttling mode. CONSTRAINT: Value must be less                             dependent
                                         than HNS_NUM_ENTRIES_POCQ_PARAM-1
[50:49] Reserved                                Reserved                                                                           RO   -
[48:41] cbusy_sn_static_ot_count_cbusy10 Speciﬁes the maximum number of transactions to SN-F when SN                               RW   Conﬁguration
                                         Cbusy=10 in static throttling mode. CONSTRAINT: Value must be                                  dependent
                                         less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than
                                         cbusy_sn_static_ot_count_cbusy01
[40:39] Reserved                                Reserved                                                                           RO   -




Bits    Name                               Description                                                                Type Reset
[38:31] cbusy_sn_static_ot_count_cbusy11 Speciﬁes the maximum number of transactions to SN-F when SN                  RW   Conﬁguration
                                         Cbusy=11 in static throttling mode. CONSTRAINT: Value must be                     dependent
                                         less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than
                                         cbusy_sn_static_ot_count_cbusy10
[30:22] Reserved                           Reserved                                                                   RO   -
[21:16] cbusy_sn_dynamic_ot_count          Speciﬁes the granularity at which HN-F will dynamically throttle           RW   6'b000100
                                           transactions to SN-F. CONSTRAINT: 1,2,4,8 are the the allowed values
[15:10] Reserved                           Reserved                                                                   RO   -
[9]     cbusy_sn_retried_req_throttle_en   Enables throttling retried requests with static grants (from SN) along     RW   1'b0
                                           with dynamic credit requests
[8]     Reserved                           Reserved                                                                   RO   -
[7]     cbusy_sn_static_ot_mode_en         Controls cbusy between HN-F and SN-F                                       RW   1'b0
                                           1'b0
                                                  HN-F will dynamically throttle outstanding requests to SN-F
                                           1'b1
                                                  HN-F will use ﬁxed transactions count at each CBusy level at
                                                  1/4th POCQ granularity

                                           CONSTRAINT: For SN request throttling, CBusy aggregation is always
                                           based on SN_CBusy[1:0] and cbusy_alt_mode_en is inapplicable
[6]     Reserved                           Reserved                                                                   RO   -
[5]     cbusy_sn_req_throttle_dis          Disables Cbusy based request throttling from HNS to SNF when set to        RW   1'b0
                                           1'b1
[4]     cbusy_highest_of_all_en            Controls cbusy between HN-F and SN-F                                       RW   1'b0
                                           1'b0
                                                  Will send the HN-F or SN-F as conﬁgured
                                           1'b1
                                                  Will select highest CBusy value between the SN-F and HN-F
[3:1]   Reserved                           Reserved                                                                   RO   -
[0]     sn_cbusy_prop_en                   Controls HN-F and SN-F cbusy on responses to RN-F                          RW   1'b0

                                           1'b0        HN-F's POCQ Cbusy is sent
                                           1'b1        SN-F's Cbusy is sent



           4.3.10.89          cmn_hns_cbusy_sn_ctl
           Controls the SN-F cbusy thresholds. CONSTRAINT: The hns_adv_cbusy_mode_en must be 1'b1 to
           use this feature.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
          Address oﬀset
               16'h1010
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-370: cmn_hns_cbusy_sn_ctl

                        63              58 57                        48 47              42 41                         32

                             Reserved           hns_cbusy_txn_cnt            Reserved

                                                                                                            hns_cbusy_threshol
                                                                                                            d_cntr11
                        31              26 25                        16 15              10   9                        0

                             Reserved                                        Reserved

                        hns_cbusy_threshold_cntr10                                                          hns_cbusy_threshol
                                                                                                            d_cntr01



Table 4-386: cmn_hns_cbusy_sn_ctl attributes
Bits    Name                            Description                                                             Type Reset
[63:58] Reserved                        Reserved                                                                RO    -
[57:48] hns_cbusy_txn_cnt               Number of transactions over which the counters are tracked              RW    10'b0100000000
[47:42] Reserved                        Reserved                                                                RO    -
[41:32] hns_cbusy_threshold_cntr11      CBusy threshold at which SN-F is considered busy for Counter_11         RW    10'b0000010000
[31:26] Reserved                        Reserved                                                                RO    -
[25:16] hns_cbusy_threshold_cntr10      CBusy threshold at which SN-F is considered busy for Counter_10         RW    10'b0000100000
[15:10] Reserved                        Reserved                                                                RO    -
[9:0]   hns_cbusy_threshold_cntr01      CBusy threshold at which SN-F is considered busy for Counter_01         RW    10'b0001000000



          4.3.10.90            cmn_hns_lbt_cbusy_ctl
          Controls the CBusy response for LCN Bound Transactions. CONSTRAINT: The
          hns_adv_cbusy_mode_en must be 1'b1 to use this feature.

          Conﬁgurations
          This register is available in all conﬁgurations.
            Attributes
            Width
                 64
            Address oﬀset
                 16'h1018
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-371: cmn_hns_lbt_cbusy_ctl

                        63                                                                                            32

                                                                  Reserved

                        31                                                                                    2   1   0

                                                               Reserved

                                                                                                                      hns_cbusy_
                                                                                                                      lbt_mode_c
                                                                                                                      nt



Table 4-387: cmn_hns_lbt_cbusy_ctl attributes
Bits    Name                    Description                                                                                Type Reset
[63:2] Reserved                 Reserved                                                                                   RO      -
[1:0]   hns_cbusy_lbt_mode_cnt Controls the propagation of Cbusy ﬁeld for LCN bound transactions.                          RW      2'b00
                                2'b00
                                        Send HNS POCQ Cbusy on all responses based on the limits programmed in
                                        cmn_hns_cbusy_limit_ctl
                                2'b01
                                        Pass through HNF CBusy on late completion responses (CompData, Comp)
                                2'b10
                                        Greater of POCQ Cbusy or HNF Cbusy. Applicable to responses where remote
                                        Cbusy can be sent




           4.3.10.91         cmn_hns_pocq_alloc_class_dedicated
           Controls Dedicated entries in POCQ for each class.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1020
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.qos
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-372: cmn_hns_pocq_alloc_class_dedicated

                        63                                                                                          32

                                                                Reserved

                        31                24 23                   16 15                    8   7                    0




              hns_pocq_dedciat                                                                        hns_pocq_dedciat
                     ed_class3                                                                        ed_class0
                         hns_pocq_dedciated_class2                                hns_pocq_dedciated_class1



Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes
Bits   Name                       Description                                                                      Type Reset
[63:32] Reserved                  Reserved                                                                         RO    -
[31:24] hns_pocq_dedciated_class3 Dedicated number of entries for Class 3 in POCQ CONSTRAINT:                      RW    8'b00000000
                                  Sum of dedicated entries for classes & SEQ can not exceed
                                  HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT:
                                  hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3




Bits     Name                      Description                                                                    Type Reset
[23:16] hns_pocq_dedciated_class2 Dedicated number of entries for Class 2 in POCQ CONSTRAINT:                     RW    8'b00000000
                                  Sum of dedicated entries for classes & SEQ can not exceed
                                  HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT:
                                  hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2
[15:8]   hns_pocq_dedciated_class1 Dedicated number of entries for Class 1 in POCQ CONSTRAINT:                    RW    8'b00000000
                                   Sum of dedicated entries for classes & SEQ can not exceed
                                   HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT:
                                   hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1
[7:0]    hns_pocq_dedciated_class0 Dedicated number of entries for Class 0 in POCQ CONSTRAINT:                    RW    8'b00000000
                                   Sum of dedicated entries for classes & SEQ can not exceed
                                   HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT:
                                   hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0



            4.3.10.92        cmn_hns_pocq_alloc_class_max_allowed
            Controls Maximum allowed entries in POCQ for each class.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1028
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-373: cmn_hns_pocq_alloc_class_max_allowed

                        63                                                                                           32

                                                                 Reserved

                        31                 24 23                   16 15                    8   7                    0




                hns_pocq_max_all                                                                       hns_pocq_max_all
                     owed_class3                                                                       owed_class0
                         hns_pocq_max_allowed_class2                               hns_pocq_max_allowed_class1



Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes
Bits     Name                         Description                                                                  Type Reset
[63:32] Reserved                      Reserved                                                                     RO     -
[31:24] hns_pocq_max_allowed_class3 Maximum number of entries for Class 3 in POCQ CONSTRAINT:                      RW     Conﬁguration
                                    hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3                               dependent
[23:16] hns_pocq_max_allowed_class2 Maximum number of entries for Class 2 in POCQ CONSTRAINT:                      RW     Conﬁguration
                                    hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2                               dependent
[15:8]   hns_pocq_max_allowed_class1 Maximum number of entries for Class 1 in POCQ CONSTRAINT:                     RW     Conﬁguration
                                     hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1                              dependent
[7:0]    hns_pocq_max_allowed_class0 Maximum number of entries for Class 0 in POCQ CONSTRAINT:                     RW     Conﬁguration
                                     hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0                              dependent



            4.3.10.93        cmn_hns_pocq_alloc_class_contended_min
            Controls Contended minimum entries in POCQ for each class.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1030
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-374: cmn_hns_pocq_alloc_class_contended_min

                          63                                                                                          32

                                                                  Reserved

                          31                24 23                   16 15                    8   7                     0




               hns_pocq_contend                                                                         hns_pocq_contend
                  ed_min_class3                                                                         ed_min_class0
                      hns_pocq_contended_min_class2                                 hns_pocq_contended_min_class1



Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes
Bits      Name                                  Description                                          Type   Reset
[63:32]   Reserved                              Reserved                                             RO     -
[31:24]   hns_pocq_contended_min_class3         Contended min entries for Class 3 in POCQ            RW     Conﬁguration dependent
[23:16]   hns_pocq_contended_min_class2         Contended min entries for Class 2 in POCQ            RW     Conﬁguration dependent
[15:8]    hns_pocq_contended_min_class1         Contended min entries for Class 1 in POCQ            RW     Conﬁguration dependent
[7:0]     hns_pocq_contended_min_class0         Contended min entries for Class 0 in POCQ            RW     Conﬁguration dependent



           4.3.10.94           cmn_hns_pocq_alloc_misc_max_allowed
           Controls Maximum allowed entries in POCQ for SNP, SEQ, and other misc req.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1038
           Type
                     RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.qos
           Usage constraints
                Only accessible by Secure accesses.


            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-375: cmn_hns_pocq_alloc_misc_max_allowed

                        63                                                                                           32

                                                                 Reserved

                        31                                         16 15                    8   7                    0

                                         Reserved

                                                     hns_pocq_max_allowed_seq                                hns_pocq_max_all
                                                                                                             owed_snpreq



Table 4-391: cmn_hns_pocq_alloc_misc_max_allowed attributes
Bits     Name                          Description                                                                          Type Reset
[63:16] Reserved                       Reserved                                                                             RO    -
[15:8]   hns_pocq_max_allowed_seq      Maximum number of entries for SEQ in POCQ. Constraint: Only values of 1 or 2         RW    8'h02
                                       supported.
[7:0]    hns_pocq_max_allowed_snpreq Maximum number of entries for RXSNP requests in POCQ                                   RW    8'h04



            4.3.10.95        cmn_hns_class_ctl
            Class misc controls.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1040
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.
            Figure 4-376: cmn_hns_class_ctl

                         63                                                                                              32

                                                                      Reserved

                         31                                                                                    3   2      0

                                                                   Reserved

                                                                                                                         hns_rxreq_c
                                                                                                                         lass_sel



Table 4-392: cmn_hns_class_ctl attributes
Bits    Name                  Description                                                                                      Type Reset
[63:3] Reserved               Reserved                                                                                         RO   -
[2:0]   hns_rxreq_class_sel RxReq Class select:                                                                                RW   3'b000
                              3'b000
                                       QoS based class selection
                              3'b001
                                       Request Opcode based class selection If un-supported value is programmed, default
                                       selection of QoS based is chosen.



            4.3.10.96            cmn_hns_pocq_qos_class_ctl
            QoS bases class identiﬁcation controls.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1048
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.
          Figure 4-377: cmn_hns_pocq_qos_class_ctl

                       63                                                                                              32

                                                               Reserved

                       31     28 27      24 23       20 19       16 15       12 11        8   7         4   3          0




            hns_pocq_cla                                                                                 hns_pocq_cla
             ss3_qos_max                                                                                 ss0_qos_min
             hns_pocq_class3_qos_m                                                             hns_pocq_class0_qos_m
                                in                                                             ax
                     hns_pocq_class2_qos_max                                         hns_pocq_class1_qos_min
                               hns_pocq_class2_qos_min                     hns_pocq_class1_qos_max



Table 4-393: cmn_hns_pocq_qos_class_ctl attributes
Bits        Name                                      Description                                               Type        Reset
[63:32]     Reserved                                  Reserved                                                  RO          -
[31:28]     hns_pocq_class3_qos_max                   QoS maximum value for Class 3                             RW          4'b0111
[27:24]     hns_pocq_class3_qos_min                   QoS minimum value for Class 3                             RW          4'b0000
[23:20]     hns_pocq_class2_qos_max                   QoS maximum value for Class 2                             RW          4'b1011
[19:16]     hns_pocq_class2_qos_min                   QoS minimum value for Class 2                             RW          4'b1000
[15:12]     hns_pocq_class1_qos_max                   QoS maximum value for Class 1                             RW          4'b1110
[11:8]      hns_pocq_class1_qos_min                   QoS minimum value for Class 1                             RW          4'b1100
[7:4]       hns_pocq_class0_qos_max                   QoS maximum value for Class 0                             RW          4'b1111
[3:0]       hns_pocq_class0_qos_min                   QoS minimum value for Class 0                             RW          4'b1111



          4.3.10.97         cmn_hns_class_pocq_arb_weight_ctl
          Per Class weight controls for scheduling requests from POCQ.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1050
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.qos

           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-378: cmn_hns_class_pocq_arb_weight_ctl

                       63                                                  45 44          40 39      37 36          32

                                            Reserved

                                                       hns_pocq_arb_other_weight                                hns_pocq_arb_
                                                                                                                seq_weight
                                                                                                    Reserved
                       31   29 28         24 23    21 20          16 15    13 12           8   7     5   4          0




                Reserved                                                                                        hns_pocq_arb_
              hns_pocq_arb_class3_                                                                              class0_weight
                            weight                                                               Reserved
                                     Reserved                                          hns_pocq_arb_class1_weight
                             hns_pocq_arb_class2_weight                    Reserved



Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes
Bits      Name                              Description                                                            Type   Reset
[63:45]   Reserved                          Reserved                                                               RO     -
[44:40]   hns_pocq_arb_other_weight         Other req weight for scheduling requests from POCQ                     RW     5'b00000
[39:37]   Reserved                          Reserved                                                               RO     -
[36:32]   hns_pocq_arb_seq_weight           SEQ weight for scheduling requests from POCQ                           RW     5'b00000
[31:29]   Reserved                          Reserved                                                               RO     -
[28:24]   hns_pocq_arb_class3_weight        Class3 weight for scheduling requests from POCQ                        RW     5'b00000
[23:21]   Reserved                          Reserved                                                               RO     -
[20:16]   hns_pocq_arb_class2_weight        Class2 weight for scheduling requests from POCQ                        RW     5'b00000
[15:13]   Reserved                          Reserved                                                               RO     -
[12:8]    hns_pocq_arb_class1_weight        Class1 weight for scheduling requests from POCQ                        RW     5'b00000
[7:5]     Reserved                          Reserved                                                               RO     -
[4:0]     hns_pocq_arb_class0_weight        Class0 weight for scheduling requests from POCQ                        RW     5'b00000



           4.3.10.98        cmn_hns_class_retry_weight_ctl
           Per Class weight controls for Retry Credit grant.

           Conﬁgurations
           This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h1058
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.qos
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-379: cmn_hns_class_retry_weight_ctl

                      63                                                                                                32

                                                                  Reserved

                      31    29 28           24 23    21 20           16 15    13 12           8   7     5   4           0




               Reserved                                                                                            hns_retry_cla
             hns_retry_class3_wei                                                                                  ss0_weight
                              ght                                                                   Reserved
                                         Reserved                                         hns_retry_class1_weight
                                    hns_retry_class2_weight                  Reserved



Table 4-395: cmn_hns_class_retry_weight_ctl attributes
Bits      Name                               Description                                                           Type      Reset
[63:29]   Reserved                           Reserved                                                              RO        -
[28:24]   hns_retry_class3_weight            Overall Class3 weight for credit grant arbitration                    RW        5'b00000
[23:21]   Reserved                           Reserved                                                              RO        -
[20:16]   hns_retry_class2_weight            Overall Class2 weight for credit grant arbitration                    RW        5'b00000
[15:13]   Reserved                           Reserved                                                              RO        -
[12:8]    hns_retry_class1_weight            Overall Class1 weight for credit grant arbitration                    RW        5'b00000
[7:5]     Reserved                           Reserved                                                              RO        -
[4:0]     hns_retry_class0_weight            Overall Class0 weight for credit grant arbitration                    RW        5'b00000




           4.3.10.99           cmn_hns_pocq_misc_retry_weight_ctl
           Weight controls for Snoop, SEQ, Flush and other misc POCQ requests.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1060
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.qos
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-380: cmn_hns_pocq_misc_retry_weight_ctl

                        63                                                      45 44           40 39     37 36              32

                                               Reserved

                                                       hns_pocq_l1_otherreq_weight                                    hns_pocq_l1_f
                                                                                                                      lushreq_weigh
                                                                                                                      t
                                                                                                         Reserved
                        31     29 28         24 23     21 20          16 15     13 12           8   7     5   4              0




                Reserved                                                                                              hns_pocq_l2_s
              hns_pocq_l1_seq_lbtr                                                                                    npreq_weight
                         eq_weight                                                                    Reserved
                                        Reserved                                            hns_pocq_l2_otherreq_weight
                             hns_pocq_l1_seq_hbtreq_weight                     Reserved



Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes
Bits   Name                              Description                                                                              Type Reset
[63:45] Reserved                         Reserved                                                                                 RO   -
[44:40] hns_pocq_l1_otherreq_weight      Weight for other requests (Ex: Debug Read) for POCQ allocation arbitration               RW   5'b00000
                                         for Level 1. Note: This is ﬁrst level arb weight control. Second level after this
                                         arb is for snpreq.

Bits     Name                             Description                                                                          Type Reset
[39:37] Reserved                          Reserved                                                                             RO   -
[36:32] hns_pocq_l1_ﬂushreq_weight        Weight for SLF/SF Flush requests for POCQ allocation arbitration for Level           RW   5'b00000
                                          1. Note: This is ﬁrst level arb weight control. Second level after this arb is for
                                          snpreq.
[31:29] Reserved                          Reserved                                                                             RO   -
[28:24] hns_pocq_l1_seq_lbtreq_weight Weight for SEQ-LBT requests for POCQ allocation arbitration for Level 1.                 RW   5'b00000
                                      Note: This is ﬁrst level arb weight control. Second level after this arb is for
                                      snpreq.
[23:21] Reserved                          Reserved                                                                             RO   -
[20:16] hns_pocq_l1_seq_hbtreq_weight Weight for SEQ-HBT requests for POCQ allocation arbitration for Level 1.                 RW   5'b00000
                                      Note: This is ﬁrst level arb weight control. Second level after this arb is for
                                      snpreq.
[15:13] Reserved                          Reserved                                                                             RO   -
[12:8]   hns_pocq_l2_otherreq_weight      Weight for other requests (Ex: Level 1 arb req) for POCQ allocation                 RW    5'b00000
                                          arbitration for Level 2. Note: This is second level arb weight control. First level
                                          is seq, ﬂush, dbgrd, etc.
[7:5]    Reserved                         Reserved                                                                             RO   -
[4:0]    hns_pocq_l2_snpreq_weight        Weight for external snoop requests for POCQ allocation arbitration for Level RW           5'b00000
                                          2. Note: This is second level arb weight control. First level is seq, ﬂush, dbgrd,
                                          etc



            4.3.10.100 cmn_hns_partner_scratch_reg0
            Partner scratch register 0

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hFE0
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.partner_scratch_override
            Usage constraints
                 Only accessible by Secure accesses.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-381: cmn_hns_partner_scratch_reg0

                        63                                                                                        32

                                                               scratch_reg0

                        31                                                                                        0

                                                               scratch_reg0




Table 4-397: cmn_hns_partner_scratch_reg0 attributes
Bits     Name                Description                                                             Type     Reset
[63:0]   scratch_reg0        64 bit scratch register 0 wirh read/write access                        RW       64'h00000000



          4.3.10.101 cmn_hns_partner_scratch_reg1
          Partner scratch register 1

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hFE8
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.partner_scratch_override
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-382: cmn_hns_partner_scratch_reg1

                        63                                                                                        32

                                                               scratch_reg1

                        31                                                                                        0

                                                               scratch_reg1




Table 4-398: cmn_hns_partner_scratch_reg1 attributes
Bits     Name                Description                                                             Type     Reset
[63:0]   scratch_reg1        64 bit scratch register 1 wirh read/write access                        RW       64'h00000000



          4.3.10.102 cmn_hns_cfg_slcsf_dbgrd
          Controls access modes for SLC tasg, SLC data, and SF tag debug read.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hB80
          Type
                 WO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-383: cmn_hns_cfg_slcsf_dbgrd

                       63                                                                                           32

                                                                      Reserved

                       31              26 25 24 23     21 20            16 15    13 12                              0

                            Reserved                                                       slc_access_set

                 slc_access_component                                          Reserved
                              slc_access_dw                          slc_access_way



Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes
Bits      Name                             Description                                                                   Type   Reset
[63:26]   Reserved                         Reserved                                                                      RO     -
[25:24]   slc_access_component             Speciﬁes SLC/SF array debug read                                              WO     2'b00
                                           2'b01
                                                     SLC data read
                                           2'b10
                                                     SLC tag read
                                           2'b11
                                                     SF tag read
[23:21]   slc_access_dw                    64-bit chunk address for SLC data debug read access                           WO     3'h0
[20:16]   slc_access_way                   Way address for SLC/SF debug read access                                      WO     5'h00
[15:13]   Reserved                         Reserved                                                                      RO     -
[12:0]    slc_access_set                   Set address for SLC/SF debug read access                                      WO     13'h0



          4.3.10.103 cmn_hns_slc_cache_access_slc_tag
          Contains SLC tag debug read data bits [63:0]

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hB88
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-384: cmn_hns_slc_cache_access_slc_tag

                      63                                                                                            32

                                                      slc_cache_access_slc_tag

                      31                                                                                            0

                                                      slc_cache_access_slc_tag




Table 4-400: cmn_hns_slc_cache_access_slc_tag attributes
Bits        Name                                            Description                                      Type        Reset
[63:0]      slc_cache_access_slc_tag                        SLC tag debug read data                          RO          64'h0



          4.3.10.104 cmn_hns_slc_cache_access_slc_tag1
          Contains SLC tag debug read data bits [127:64] when present

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hB90
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.


          Figure 4-385: cmn_hns_slc_cache_access_slc_tag1

                      63                                                                                          32

                                                      slc_cache_access_slc_tag1

                      31                                                                                            0

                                                      slc_cache_access_slc_tag1




Table 4-401: cmn_hns_slc_cache_access_slc_tag1 attributes
Bits        Name                                             Description                                     Type        Reset
[63:0]      slc_cache_access_slc_tag1                        SLC tag debug read data                         RO          64'h0



          4.3.10.105 cmn_hns_slc_cache_access_slc_data
          Contains SLC data RAM debug read data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hB98
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-386: cmn_hns_slc_cache_access_slc_data

                       63                                                                                          32

                                                       slc_cache_access_slc_data

                       31                                                                                          0

                                                       slc_cache_access_slc_data




Table 4-402: cmn_hns_slc_cache_access_slc_data attributes
Bits       Name                                          Description                                            Type       Reset
[63:0]     slc_cache_access_slc_data                     SLC data RAM debug read data                           RO         64'h0



          4.3.10.106 cmn_hns_slc_cache_access_slc_mte_tag
          Contains MTE Tag data for the corresponding SLC data RAM debug read.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hBC0
          Type
                  RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-387: cmn_hns_slc_cache_access_slc_mte_tag

                        63                                                                                          32

                                                                 Reserved

                        31                                                                                4   3      0

                                                           Reserved

                                                                                                                   slc_cache_ac
                                                                                                                   cess_mte_tag



Table 4-403: cmn_hns_slc_cache_access_slc_mte_tag attributes
Bits    Name                       Description                                                                            Type Reset
[63:4] Reserved                    Reserved                                                                               RO      -
[3:0]   slc_cache_access_mte_tag   SLC MTE TAG corresponding to data RAM debug read data (128bit chunk of data)           RO      4'h0



            4.3.10.107 cmn_hns_slc_cache_access_sf_tag
            Contains SF tag debug read data. Bits[63:0]

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hBA0
            Type
                   RO
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.slcsf_dbgrd
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-388: cmn_hns_slc_cache_access_sf_tag

                      63                                                                                           32

                                                       slc_cache_access_sf_tag

                      31                                                                                           0

                                                       slc_cache_access_sf_tag




Table 4-404: cmn_hns_slc_cache_access_sf_tag attributes
Bits        Name                                            Description                                     Type        Reset
[63:0]      slc_cache_access_sf_tag                         SF tag debug read data                          RO          64'h0



          4.3.10.108 cmn_hns_slc_cache_access_sf_tag1
          Contains SF tag debug read data bits [127:64], when present in SF Tag

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hBA8
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-389: cmn_hns_slc_cache_access_sf_tag1

                      63                                                                                           32

                                                      slc_cache_access_sf_tag1

                      31                                                                                           0

                                                      slc_cache_access_sf_tag1




Table 4-405: cmn_hns_slc_cache_access_sf_tag1 attributes
Bits        Name                                              Description                                   Type         Reset
[63:0]      slc_cache_access_sf_tag1                          SF tag debug read data                        RO           64'h0



          4.3.10.109 cmn_hns_slc_cache_access_sf_tag2
          Contains SF tag debug read data bits [128:191], when present in SF Tag

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hBB0
          Type
                 RO
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.slcsf_dbgrd
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-390: cmn_hns_slc_cache_access_sf_tag2

                      63                                                                                           32

                                                      slc_cache_access_sf_tag2

                      31                                                                                           0

                                                      slc_cache_access_sf_tag2




Table 4-406: cmn_hns_slc_cache_access_sf_tag2 attributes
Bits        Name                                              Description                                   Type         Reset
[63:0]      slc_cache_access_sf_tag2                          SF tag debug read data                        RO           64'h0



          4.3.10.110 cmn_hns_pmu_event_sel
          Speciﬁes the PMU event to be counted.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-391: cmn_hns_pmu_event_sel

                          63                                                      45 44    42 41 40 39 38 37 36 35 34     32

                                                   Reserved

                                                             pmu_cbusy_snthrottle_sel                                   pmu_occup1_
                                                                                  Reserved                              id
                                                                               pmu_sn_home_sel                    pmu_class_occup_
                                                                                                                  id
                                                                                                             pmu_hbt_lbt_sel
                          31 30 29               24 23 22 21             16 15 14 13             8   7   6   5             0

                                pmu_event3_id                pmu_event2_id        pmu_event1_id              pmu_event0_id

                Reserved                                                                                 Reserved
                                         Reserved                               Reserved



Table 4-407: cmn_hns_pmu_event_sel attributes
Bits    Name                         Description                                                                                 Type Reset
[63:45] Reserved                     Reserved                                                                                    RO    -
[44:42] pmu_cbusy_snthrottle_sel Filter for selecting speciﬁc SN throttle type                                                   RW    3'h0
                                     3'b000
                                              All SN types throttled
                                     3'b001
                                              SN Group 0 Reads
                                     3'b010
                                              SN Group 0 Non-Reads
                                     3'b011
                                              SN Group 1 Reads
                                     3'b100
                                              SN Group 1 Non-Reads
                                     3'b101
                                              All SN Reads
                                     3'b110
                                              All SN Non-Reads
[41]    Reserved                     Reserved                                                                                    RO    -
[40:39] pmu_sn_home_sel              HN-F PMU SN/Home select 2'b00: All requests selected 2'b01: SN bound requests               RW    2'h0
                                     selected 2'b10: Home bound requests selected
[38:37] pmu_hbt_lbt_sel              HN-F PMU HBT/LBT select 2'b00: All requests selected 2'b01: HBT requests selected           RW    2'h0
                                     2'b10: LBT requests selected
[36:35] pmu_class_occup_id           HN-F PMU Class select                                                                       RW    2'h0
                                     2'b00
                                              Class 0 selected
                                     2'b01
                                              Class 1 selected
                                     2'b10
                                              Class 2 selected
                                     2'b11
                                              Class 3 selected

Bits     Name                   Description                                                                              Type Reset
[34:32] pmu_occup1_id           HN-F PMU occupancy 1 select                                                              RW    3'h0
                                3'b000
                                         All occupancy selected
                                3'b001
                                         Read requests
                                3'b010
                                         Write requests
                                3'b011
                                         Atomic operation requests
                                3'b100
                                         Stash requests
                                3'b101
                                         RxSnp requests
                                3'b110
                                         LBT requests
                                3'b111
                                         HBT requests
[31:30] Reserved                Reserved                                                                                 RO    -
[29:24] pmu_event3_id           HN-F PMU Event 3 select; see pmu_event0_id for encodings                                 RW    6'h00
[23:22] Reserved                Reserved                                                                                 RO    -
[21:16] pmu_event2_id           HN-F PMU Event 2 select; see pmu_event0_id for encodings                                 RW    6'h00
[15:14] Reserved                Reserved                                                                                 RO    -
[13:8]   pmu_event1_id          HN-F PMU Event 1 select; see pmu_event0_id for encodings                                 RW    6'h00
[7:6]    Reserved               Reserved                                                                                 RO    -




Bits    Name                   Description                                                                              Type Reset
[5:0]   pmu_event0_id          HN-F PMU Event 0 select                                                                  RW    6'h00

                               6'h00     No event
                               6'h01     PMU_HN_CACHE_MISS_EVENT; counts total cache misses in ﬁrst lookup
                                         result (high priority). Filtering is programmed in pmu_hbt_lbt_sel
                               6'h02     PMU_HN_SLCSF_CACHE_ACCESS_EVENT; counts number of cache
                                         accesses in ﬁrst access (high priority)
                               6'h03     PMU_HN_CACHE_FILL_EVENT; counts total allocations in HN SLC (all
                                         cache line allocations to SLC)
                               6'h04     PMU_HN_POCQ_RETRY_EVENT; counts number of retried requests
                               6'h05     PMU_HN_POCQ_REQS_RECVD_EVENT; counts number of requests
                                         received by HN
                               6'h06     PMU_HN_SF_HIT_EVENT; counts number of SF hits
                               6'h07     PMU_HN_SF_EVICTIONS_EVENT; counts number of SF eviction cache
                                         invalidations initiated
                               6'h08     PMU_HN_DIR_SNOOPS_SENT_EVENT; counts number of directed
                                         snoops sent (not including SF back invalidation)
                               6'h09     PMU_HN_BRD_SNOOPS_SENTEVENT; counts number of multicast
                                         snoops send (not including SF back invalidation)
                               6'h0A     PMU_HN_SLC_EVICTION_EVENT; counts number of SLC evictions (dirty
                                         only)
                               6'h0B     PMU_HN_SLC_FILL_INVALID_WAY_EVENT; counts number of SLC ﬁlls to
                                         an invalid way
                               6'h0C     PMU_HN_MC_RETRIES_EVENT; counts number of retried transactions by
                                         the MC
                               6'h0D     PMU_HN_MC_REQS_EVENT; counts number of requests sent to MC
                               6'h0E     PMU_HN_QOS_HH_RETRY_EVENT; counts number of times a HighHigh
                                         priority request is protocol retried at the HN-F
                               6'h0F     PMU_HN_POCQ_OCCUPANCY_EVENT; counts the POCQ occupancy in
                                         HN-F; occupancy ﬁltering is programmed in pmu_occup1_id
                               6'h10     PMU_HN_POCQ_ADDRHAZ_EVENT; counts number of POCQ address
                                         hazards upon allocation
                               6'h11     PMU_HN_POCQ_ATOMICS_ADDRHAZ_EVENT; counts number of
                                         POCQ address hazards upon allocation for atomic operations
                               6'h12     PMU_HN_LD_ST_SWP_ADQ_FULL_EVENT; counts number of times ADQ
                                         is full for Ld/St/SWP type atomic operations while POCQ has pending
                                         operations
                               6'h13     PMU_HN_CMP_ADQ_FULL_EVENT; counts number of times ADQ is full
                                         for CMP type atomic operations while POCQ has pending operations
                               6'h14     PMU_HN_TXDAT_STALL_EVENT; counts number of times HN-F has a
                                         pending TXDAT ﬂit but no credits to upload
                               6'h15     PMU_HN_TXRSP_STALL_EVENT; counts number of times HN-F has a
                                         pending TXRSP ﬂit but no credits to upload
                               6'h16     PMU_HN_SEQ_FULL_EVENT; counts number of times requests are
                                         replayed in SLC pipe due to SEQ being full
                               6'h17     PMU_HN_SEQ_HIT_EVENT; counts number of times a request in SLC hit a
                                         pending SF eviction in SEQ
                               6'h18     PMU_HN_SNP_SENT_EVENT; counts number of snoops sent including
                                         directed/multicast/SF back invalidation
                               6'h19     PMU_HN_SFBI_DIR_SNP_SENT_EVENT; counts number of times directed
                                         snoops were sent due to SF back invalidation
                               6'h1a     PMU_HN_SFBI_BRD_SNP_SENT_EVENT; counts number of times
                                         multicast snoops were sent due to SF back invalidation
                               6'h1b     PMU_HN_SNP_SENT_UNTRK_EVENT; counts number of times snooped
                                         were sent due to untracked RN-Fs
                               6'h1c     PMU_HN_INTV_DIRTY_EVENT; counts number of times SF back
                                         invalidation resulted in dirty line intervention from the RN

[5:0]   pmu_event0_id          HN-F PMU Event 0 select                                                                  RW    6'h00

                               6'h1d     PMU_HN_STASH_SNP_SENT_EVENT; counts number of times stash
                                         snoops sent
                               6'h1e     PMU_HN_STASH_DATA_PULL_EVENT; counts number of times stash
                                         snoops resulted in data pull from the RN
                               6'h1f     PMU_HN_SNP_FWDED_EVENT; counts number of times data forward
                                         snoops sent
                               6'h20     PMU_HN_ATOMIC_FWD_EVENT; counts number of times atomic data
                                         was forwarded between POC entries
                               6'h21     PMU_HN_MPAM_REQ_OVER_HARDLIM_EVENT; counts number of
                                         times write req can't allocate in SLC due to being over hardlimit
                               6'h22     PMU_HN_MPAM_REQ_OVER_SOFTLIM_EVENT; counts number of times
                                         write req is above soft limit
                               6'h23     PMU_HN_SNP_SENT_CLUSTER_EVENT; counts number of snoops sent
                                         to clusters excluding indivual snoops within a cluster
                               6'h24     PMU_HN_SF_IMPRECISE_EVICT_EVENT; counts number of times an evict
                                         op was dropped due to SF clustering
                               6'h25     PMU_HN_SF_EVICT_SHARED_LINE_EVENT; counts number of times a
                                         shared line was evicted from SF
                               6'h26     PMU_HN_POCQ_CLASS_OCCUPANCY_EVENT; counts the POCQ
                                         occupancy for a given class in HN-F; Class occupancy ﬁltering is
                                         programmed in pmu_class_occup_id
                               6'h27     PMU_HN_POCQ_CLASS_RETRY_EVENT; counts number of
                                         retried requests for a given class; Class ﬁltering is programmed in
                                         pmu_class_occup_id
                               6'h28     PMU_HN_CLASS_MC_REQS_EVENT; counts number of requests sent to
                                         MC for a given class; Class ﬁltering is programmed in pmu_class_occup_id
                               6'h29     PMU_HN_CLASS_PCRDGNT_BELOW_CONDMIN_EVENT; counts
                                         number of protocol credit grants for a given class when it's above
                                         dedicated and below conditional min; Class ﬁltering is programmed in
                                         pmu_class_occup_id
                               6'h2A     PMU_HN_NUM_SN_CBUSY_THROTTLE_EVENT; counts number of times
                                         request to SN was throttled due to cbusy; Event ﬁltering is programmed in
                                         pmu_cbusy_snthrottle_sel
                               6'h2B     PMU_HN_NUM_SN_CBUSY_THROTTLE_MIN_EVENT; counts number
                                         of times request to SN was throttled to the minimum due to cbusy; Event
                                         ﬁltering is programmed in pmu_cbusy_snthrottle_sel
                               6'h2C     PMU_HN_SF_PRECISE_TO_IMPRECISE_EVENT; counts when number
                                         sharers exceeds how many RN's could be precisely tracked in SF
                               6'h2D     PMU_HN_SNP_INTV_CLN_EVENT; counts the number of times clean data
                                         intervened for a snoop request
                               6'h2E     PMU_HN_NC_EXCL_EVENT; counts the number of times non-cacheable
                                         exclusive request arrived at HNF
                               6'h2F     PMU_HN_EXCL_MON_OVFL_EVENT; counts the number of times
                                         exclusive monitor overﬂowed



          4.3.10.111 cmn_hns_pmu_mpam_sel
          Speciﬁes details of MPAM event to be counted

          Conﬁgurations
          This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2008
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-392: cmn_hns_pmu_mpam_sel

                        63                                                                                             32

                                                                  Reserved

                        31                                                                                 3   2   1   0

                                                             Reserved

                                                                                      pmu_mpam_softlim_sel               pmu_mpam_
                                                                                                                         s_mask_se
                                                                                                                         l
                                                                                                                       pmu_mpam_ha
                                                                                                                       rdlim_sel



Table 4-408: cmn_hns_pmu_mpam_sel attributes
Bits   Name                    Description                                                                                   Type Reset
[63:3] Reserved                Reserved                                                                                      RO      -
[2]    pmu_mpam_softlim_sel When set, HN-F PMU MPAM Softlimit count is ﬁltered for speciﬁc PARTIDs 1'b0: PMU                 RW      1'b0
                            Softlimit count is total for all PARDIDs. 1'b1: PMU Softlimit count is only for PARDIDs
                            indicated in ﬂiter register
[1]    pmu_mpam_hardlim_sel When set, HN-F PMU MPAM Hardlimit count is ﬁltered for speciﬁc PARTIDs 1'b0: PMU                 RW      1'b0
                            Hardlimit count is total for all PARDIDs. 1'b1: PMU Hardlimit count is only for PARDIDs
                            indicated in ﬂiter register
[0]    pmu_mpam_s_mask_sel When set, PARTID Mask is used for Secure MPAM PARTID 1'b0: PMU MPAM mask is for                   RW      1'b0
                           Non-secure MPAMID. 1'b1: PMU MPAM mask is for Secure MPAMID.




           4.3.10.112 cmn_hns_pmu_mpam_pardid_mask0-7
           There are 8 iterations of this register. The index ranges from 0 to 7. Functions as mask for
           PARTID[#{64*(index+1)-1}:#{64*index}] ﬁlter for MPM PMU events

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2010 + #{8*index}
                index(0) : 16'h0
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-393: cmn_hns_pmu_mpam_pardid_mask0-7

                       63                                                                                         32

                                                    pmu_mpam_partid_mask#{index}

                       31                                                                                         0

                                                    pmu_mpam_partid_mask#{index}




Table 4-409: cmn_hns_pmu_mpam_pardid_mask0-7 attributes
Bits   Name                           Description                                                                        Type Reset
[63:0] pmu_mpam_partid_mask#{index} MPAM PMU hardlimit and softlimit mask for PARTID [#{64*(index                        RW    64'b0
                                    +1)-1}:#{64*index}]

                                      1'b0    PARTID speciﬁed is not counted in PMU count.
                                      1'b1    PARTID speciﬁed is counted in PMU count. This mask is used only
                                              when cmn_hns_pmu_mpam_sel is set for PARTID based counting.

                                      Note: This mask is used only when cmn_hns_pmu_mpam_sel is set for PARTID
                                      based counting.




4.3.10.113 cmn_hns_rn_cluster0-63_physid_reg0
There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures node IDs for RNs
in the system corresponding to each RN ID.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h3C00 + #{index}*32
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.sam_control
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-394: cmn_hns_rn_cluster0-63_physid_reg0

            63 62 61      58 57       54 53          49 48 47              43 42                            32

                  Reserved                                      Reserved           nodeid_lid#{index}_ra1

 valid_lid                                             remote_lid#{index}_ra1
 #{index}_                                     cpa_grp_lid#{index}_ra1
       ra1                          srctype_lid#{index}_ra1
  cpa_en_lid#
  {index}_ra1
            31 30 29      26 25       22 21          17 16 15              11 10                            0

                  Reserved                                      Reserved           nodeid_lid#{index}_ra0

 valid_lid                                             remote_lid#{index}_ra0
 #{index}_                                     cpa_grp_lid#{index}_ra0
       ra0                          srctype_lid#{index}_ra0
  cpa_en_lid#
  {index}_ra0




Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes
Bits      Name                               Description                                                              Type     Reset
[63]      valid_lid#{index}_ra1              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[62]      cpa_en_lid#{index}_ra1             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[61:58]   Reserved                           Reserved                                                                 RO       -
[57:54]   srctype_lid#{index}_ra1            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[53:49]   cpa_grp_lid#{index}_ra1            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[48]      remote_lid#{index}_ra1             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[47:43]   Reserved                           Reserved                                                                 RO       -
[42:32]   nodeid_lid#{index}_ra1             Speciﬁes the node ID                                                     RW       11'h0
[31]      valid_lid#{index}_ra0              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[30]      cpa_en_lid#{index}_ra0             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[29:26]   Reserved                           Reserved                                                                 RO       -
[25:22]   srctype_lid#{index}_ra0            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[21:17]   cpa_grp_lid#{index}_ra0            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[16]      remote_lid#{index}_ra0             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[15:11]   Reserved                           Reserved                                                                 RO       -
[10:0]    nodeid_lid#{index}_ra0             Speciﬁes the node ID                                                     RW       11'h0



4.3.10.114 cmn_hns_rn_cluster64-127_physid_reg0
There are 64 iterations of this register. The index ranges from 64 to 127. Conﬁgures node IDs for
RNs in the system corresponding to each RN ID.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h3C00 + #{index}*32
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.sam_control
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-395: cmn_hns_rn_cluster64-127_physid_reg0

            63 62 61      58 57       54 53          49 48 47              43 42                            32

                  Reserved                                      Reserved           nodeid_lid#{index}_ra1

 valid_lid                                             remote_lid#{index}_ra1
 #{index}_                                     cpa_grp_lid#{index}_ra1
       ra1                          srctype_lid#{index}_ra1
  cpa_en_lid#
  {index}_ra1
            31 30 29      26 25       22 21          17 16 15              11 10                            0

                  Reserved                                      Reserved           nodeid_lid#{index}_ra0

 valid_lid                                             remote_lid#{index}_ra0
 #{index}_                                     cpa_grp_lid#{index}_ra0
       ra0                          srctype_lid#{index}_ra0
  cpa_en_lid#
  {index}_ra0




Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes
Bits      Name                               Description                                                              Type     Reset
[63]      valid_lid#{index}_ra1              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[62]      cpa_en_lid#{index}_ra1             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[61:58]   Reserved                           Reserved                                                                 RO       -
[57:54]   srctype_lid#{index}_ra1            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[53:49]   cpa_grp_lid#{index}_ra1            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[48]      remote_lid#{index}_ra1             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[47:43]   Reserved                           Reserved                                                                 RO       -
[42:32]   nodeid_lid#{index}_ra1             Speciﬁes the node ID                                                     RW       11'h0
[31]      valid_lid#{index}_ra0              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[30]      cpa_en_lid#{index}_ra0             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[29:26]   Reserved                           Reserved                                                                 RO       -
[25:22]   srctype_lid#{index}_ra0            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[21:17]   cpa_grp_lid#{index}_ra0            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[16]      remote_lid#{index}_ra0             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[15:11]   Reserved                           Reserved                                                                 RO       -
[10:0]    nodeid_lid#{index}_ra0             Speciﬁes the node ID                                                     RW       11'h0



4.3.10.115 cmn_hns_rn_cluster0-127_physid_reg1
There are 128 iterations of this register. The index ranges from 0 to 127. Conﬁgures node IDs for
RNs in the system corresponding to each RN ID.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h3C08 + #{index}*32
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.sam_control
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-396: cmn_hns_rn_cluster0-127_physid_reg1

            63 62 61      58 57       54 53          49 48 47              43 42                            32

                  Reserved                                      Reserved           nodeid_lid#{index}_ra3

 valid_lid                                             remote_lid#{index}_ra3
 #{index}_                                     cpa_grp_lid#{index}_ra3
       ra3                          srctype_lid#{index}_ra3
  cpa_en_lid#
  {index}_ra3
            31 30 29      26 25       22 21          17 16 15              11 10                            0

                  Reserved                                      Reserved           nodeid_lid#{index}_ra2

 valid_lid                                             remote_lid#{index}_ra2
 #{index}_                                     cpa_grp_lid#{index}_ra2
       ra2                          srctype_lid#{index}_ra2
  cpa_en_lid#
  {index}_ra2




Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes
Bits      Name                               Description                                                              Type     Reset
[63]      valid_lid#{index}_ra3              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[62]      cpa_en_lid#{index}_ra3             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[61:58]   Reserved                           Reserved                                                                 RO       -
[57:54]   srctype_lid#{index}_ra3            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[53:49]   cpa_grp_lid#{index}_ra3            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[48]      remote_lid#{index}_ra3             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[47:43]   Reserved                           Reserved                                                                 RO       -
[42:32]   nodeid_lid#{index}_ra3             Speciﬁes the node ID                                                     RW       11'h0
[31]      valid_lid#{index}_ra2              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[30]      cpa_en_lid#{index}_ra2             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[29:26]   Reserved                           Reserved                                                                 RO       -
[25:22]   srctype_lid#{index}_ra2            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[21:17]   cpa_grp_lid#{index}_ra2            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[16]      remote_lid#{index}_ra2             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[15:11]   Reserved                           Reserved                                                                 RO       -
[10:0]    nodeid_lid#{index}_ra2             Speciﬁes the node ID                                                     RW       11'h0



4.3.10.116 cmn_hns_rn_cluster0-127_physid_reg2
There are 128 iterations of this register. The index ranges from 0 to 127. Conﬁgures node IDs for
RNs in the system corresponding to each RN ID.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h3C10 + #{index}*32
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.sam_control
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-397: cmn_hns_rn_cluster0-127_physid_reg2

            63 62 61      58 57       54 53          49 48 47              43 42                            32

                  Reserved                                      Reserved           nodeid_lid#{index}_ra5

 valid_lid                                             remote_lid#{index}_ra5
 #{index}_                                     cpa_grp_lid#{index}_ra5
       ra5                          srctype_lid#{index}_ra5
  cpa_en_lid#
  {index}_ra5
            31 30 29      26 25       22 21          17 16 15              11 10                            0

                  Reserved                                      Reserved           nodeid_lid#{index}_ra4

 valid_lid                                             remote_lid#{index}_ra4
 #{index}_                                     cpa_grp_lid#{index}_ra4
       ra4                          srctype_lid#{index}_ra4
  cpa_en_lid#
  {index}_ra4




Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes
Bits      Name                               Description                                                              Type     Reset
[63]      valid_lid#{index}_ra5              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[62]      cpa_en_lid#{index}_ra5             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[61:58]   Reserved                           Reserved                                                                 RO       -
[57:54]   srctype_lid#{index}_ra5            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[53:49]   cpa_grp_lid#{index}_ra5            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[48]      remote_lid#{index}_ra5             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[47:43]   Reserved                           Reserved                                                                 RO       -
[42:32]   nodeid_lid#{index}_ra5             Speciﬁes the node ID                                                     RW       11'h0
[31]      valid_lid#{index}_ra4              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[30]      cpa_en_lid#{index}_ra4             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[29:26]   Reserved                           Reserved                                                                 RO       -
[25:22]   srctype_lid#{index}_ra4            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[21:17]   cpa_grp_lid#{index}_ra4            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[16]      remote_lid#{index}_ra4             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[15:11]   Reserved                           Reserved                                                                 RO       -
[10:0]    nodeid_lid#{index}_ra4             Speciﬁes the node ID                                                     RW       11'h0



4.3.10.117 cmn_hns_rn_cluster0-127_physid_reg3
There are 128 iterations of this register. The index ranges from 0 to 127. Conﬁgures node IDs for
RNs in the system corresponding to each RN ID.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h3C18 + #{index}*32
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.sam_control
Usage constraints
     Only accessible by Secure accesses.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-398: cmn_hns_rn_cluster0-127_physid_reg3

            63 62 61      58 57       54 53          49 48 47              43 42                            32

                  Reserved                                      Reserved           nodeid_lid#{index}_ra7

 valid_lid                                             remote_lid#{index}_ra7
 #{index}_                                     cpa_grp_lid#{index}_ra7
       ra7                          srctype_lid#{index}_ra7
  cpa_en_lid#
  {index}_ra7
            31 30 29      26 25       22 21          17 16 15              11 10                            0

                  Reserved                                      Reserved           nodeid_lid#{index}_ra6

 valid_lid                                             remote_lid#{index}_ra6
 #{index}_                                     cpa_grp_lid#{index}_ra6
       ra6                          srctype_lid#{index}_ra6
  cpa_en_lid#
  {index}_ra6




Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes
Bits      Name                               Description                                                              Type     Reset
[63]      valid_lid#{index}_ra7              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[62]      cpa_en_lid#{index}_ra7             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[61:58]   Reserved                           Reserved                                                                 RO       -
[57:54]   srctype_lid#{index}_ra7            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[53:49]   cpa_grp_lid#{index}_ra7            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[48]      remote_lid#{index}_ra7             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[47:43]   Reserved                           Reserved                                                                 RO       -
[42:32]   nodeid_lid#{index}_ra7             Speciﬁes the node ID                                                     RW       11'h0
[31]      valid_lid#{index}_ra6              Speciﬁes whether the RN is valid                                         RW       1'h0

                                             1'b0       RN ID is not valid
                                             1'b1       RN ID is pointing to a valid CHI device
[30]      cpa_en_lid#{index}_ra6             Speciﬁes whether the CCIX port aggregation is enabled                    RW       1'h0

                                             1'b0           CPA not enabled
                                             1'b1           CPA enabled
[29:26]   Reserved                           Reserved                                                                 RO       -
[25:22]   srctype_lid#{index}_ra6            Speciﬁes the CHI source type of the RN                                   RW       4'h0000

                                             4'b1010              256 bit CHI-B RN-F
                                             4'b1011              256 bit CHI-C RN-F
                                             4'b1100              256 bit CHI-D RN-F
                                             4'b1101              256 bit CHI-E RN-F
                                             Others               Reserved
[21:17]   cpa_grp_lid#{index}_ra6            Speciﬁes CCIX port aggregation group ID(0-31)                            RW       5'h0
[16]      remote_lid#{index}_ra6             Speciﬁes whether the RN is remote or local                               RW       1'h0

                                             1'b0              Local RN
                                             1'b1              Remote RN
[15:11]   Reserved                           Reserved                                                                 RO       -
[10:0]    nodeid_lid#{index}_ra6             Speciﬁes the node ID                                                     RW       11'h0



4.3.10.118 cmn_hns_sam_nonhash_cfg1_memregion2-63
There are 62 iterations of this register. The index ranges from 2 to 63. Conﬁgures non-hashed
memory region #{index} in HN-F SAM.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h5000 + #{index}*8
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-399: cmn_hns_sam_nonhash_cfg1_memregion2-63

             63 62                56 55       52 51                                                        32

                                      Reserved           hns_nonhash_region_base_addr#{index}

 hns_nonha                  hns_nonhash_region_size#{index}
 sh_region
 _valid#{i
     ndex}
             31                               20 19                      11 10                             0

                                                         Reserved

   hns_nonhash_region_ba                                                                         hns_nonhash_reg_tgti
         se_addr#{index}                                                                         d#{index}




Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes
Bits     Name                                   Description                                                                Type Reset
[63]     hns_nonhash_region_valid#{index}       valid                                                                      RW    1'b0
                                                1'b0
                                                        not valid
                                                1'b1
                                                        valid for memory region comparison
[62:56] hns_nonhash_region_size#{index}         Memory region size CONSTRAINT: Memory region must be a power of            RW    7'b0
                                                two, from minimum size supported to maximum memory size (2^address
                                                width).
[55:52] Reserved                                Reserved                                                                   RO    -
[51:20] hns_nonhash_region_base_addr#{index} Bits [51:16] of base address of the range, LSB bit is deﬁned by the           RW    32'h0
                                             parameter POR_HNSAM_RCOMP_LSB_PARAM
[19:11] Reserved                                Reserved                                                                   RO    -
[10:0]   hns_nonhash_reg_tgtid#{index}          SN TgtID for the non-hashed region                                         RW    11'h0



            4.3.10.119 cmn_hns_sam_nonhash_cfg2_memregion2-63
            There are 62 iterations of this register. The index ranges from 2 to 63. Conﬁgures non-hashed
            memory region #{index} in HN-F SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h5200 + #{index}*8
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.cfg_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.


            Figure 4-400: cmn_hns_sam_nonhash_cfg2_memregion2-63

                        63                               52 51                                                                32

                                      Reserved                      hns_nonhash_region_end_addr#{index}

                        31                               20 19                            9   8   7   6   5   4   3   2   1   0

                                                                        Reserved

                hns_nonhash_region_en                                                                                       nonhash_s
                       d_addr#{index}                                                                                       n#{index}
                                                        nonhash_sn#{index}_metadata_dis                                     _128b
                                                                  nonhash_sn#{index}_group                               nonhash_sn#
                                                                  nonhash_sn#{index}_is_chie                             {index}_cmo
                                                     nonhash_sn#{index}_nointlvdata_guaranteed                           _prop_en
                                                                                                                       nonhash_sn#{i
                                                                                                                       ndex}_pcmo_pr
                                                                                                                       op_dis
                                                                                                                    nonhash_sn#{ind
                                                                                                                    ex}_pcmosep_con
                                                                                                                    v_to_pcmo
                                                                                                                  nonhash_sn#{index
                                                                                                                  }_sn_is_chic



Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes
Bits     Name                                         Description                                                                  Type Reset
[63:52] Reserved                                      Reserved                                                                     RO   -
[51:20] hns_nonhash_region_end_addr#{index}           Bits [51:16] of base address of the range, LSB bit is deﬁned by the          RW   32'h0
                                                      parameter POR_HNSAM_RCOMP_LSB_PARAM
[19:9]   Reserved                                     Reserved                                                                     RO   -
[8]      nonhash_sn#{index}_metadata_dis              HNS implements metadata termination ﬂow for nonhash SN                       RW   1'b0
                                                      #{index} when set
[7]      nonhash_sn#{index}_group                     Speciﬁes the SN-F grouping                                                   RW   1'b0

                                                      1'b0               Group A
                                                      1'b1               Group B
[6]      nonhash_sn#{index}_is_chie                   nonhash SN #{index} supports CHI-E                                           RW   1'b0
[5]      nonhash_sn#{index}_nointlvdata_guaranteed    SN guaratees the return data will not be interleaved                         RW   1'b0
[4]      nonhash_sn#{index}_sn_is_chic                Indicates that nonhash sn is a CHI-C SN when set                             RW   1'b0
[3]      nonhash_sn#{index}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for nonhash                   RW   1'b0
                                                 SN #{index} when set CONSTRAINT: Should not be enabled when
                                                 sn_pcmo_prop_dis bit is set to 1
[2]      nonhash_sn#{index}_pcmo_prop_dis             Disables PCMO propagation for nonhash SN #{index} when set                   RW   1'b0
[1]      nonhash_sn#{index}_cmo_prop_en               Enables CMO propagation for nonhash SN #{index} when set                     RW   1'b0
[0]      nonhash_sn#{index}_128b                      Data width of nonhash SN #{index}                                            RW   1'b0
                                                      1'b1
                                                             128 bits
                                                      1'b0
                                                             256 bits




4.3.10.120 cmn_hns_sam_htg_cfg1_memregion0-15
There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures HTG memory
region #{index} in HN-F SAM.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'h5400 + #{index}*8
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-401: cmn_hns_sam_htg_cfg1_memregion0-15

             63 62                56 55       52 51                                                       32

                                      Reserved                htg_region_base_addr#{index}

 htg_regio                  htg_region_size#{index}
 n_valid#{
    index}
             31                               20 19                                                       0

                                                                          Reserved

                                htg_region_base_addr#{index}




Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes
Bits     Name                            Description                                                                      Type Reset
[63]     htg_region_valid#{index}        valid                                                                            RW    1'b0
                                         1'b0
                                                 not valid
                                         1'b1
                                                 valid for memory region comparison
[62:56] htg_region_size#{index}          Memory region size CONSTRAINT: Memory region must be a power of two,             RW    7'b00000
                                         from minimum size supported to maximum memory size (2^address width).
[55:52] Reserved                         Reserved                                                                         RO    -
[51:20] htg_region_base_addr#{index} Bits [51:16] of base address of the range, LSB bit is deﬁned by the parameter        RW    32'h0
                                     POR_HNSAM_RCOMP_LSB_PARAM
[19:0]   Reserved                        Reserved                                                                         RO    -



            4.3.10.121 cmn_hns_sam_htg_cfg2_memregion0-15
            There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures htg memory
            region #{index} in HN-F SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h5480 + #{index}*8
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.cfg_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-402: cmn_hns_sam_htg_cfg2_memregion0-15

                         63                             52 51                                                       32

                                    Reserved                            htg_region_end_addr#{index}

                         31                             20 19                                                       0

                                                                                    Reserved

                                           htg_region_end_addr#{index}



Table 4-418: cmn_hns_sam_htg_cfg2_memregion0-15 attributes
Bits     Name                         Description                                                                          Type Reset
[63:52] Reserved                      Reserved                                                                             RO    -
[51:20] htg_region_end_addr#{index} Bits [51:16] of base address of the range, LSB bit is deﬁned by the parameter          RW    32'h0
                                    POR_HNSAM_RCOMP_LSB_PARAM
[19:0]   Reserved                     Reserved                                                                             RO    -



           4.3.10.122 cmn_hns_sam_htg_cfg3_memregion0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures the HTG memory
           region #{index}

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h5500 + #{index}*8
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.cfg_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.



           Figure 4-403: cmn_hns_sam_htg_cfg3_memregion0-15

                        63                                                    47 46   44 43 42   40 39           36 35       32

                                             Reserved                                                Reserved

                                           htg#{index}_hash_addr_bits_sel                                           htg#{index}_
                                                                      Reserved                                      sa_device_in
                                                                                                                    terleave_cnt
                                                                                                                    l
                                                                                                 htg#{index}_sa_ports_cnt
                        31         28 27   25 24 23 22 21               16 15 14 13              8   7   6   5               0

                         Reserved

                htg#{index}_sn_mode                                                                                      htg#{index}_to
                htg#{index}_inv_top_addr                                                                                 p_address_bit0
                                 ess_bit                                                               Reserved
                                    Reserved                                                 htg#{index}_top_address_bit1
                          htg#{index}_top_address_bit2                            Reserved



Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes
Bits    Name                                   Description                                                                         Type Reset
[63:47] Reserved                               Reserved                                                                            RO     -
[46:44] htg#{index}_hash_addr_bits_sel         SN hash address select(Valid for 3SN, 5SN, 6SN)                                     RW     3'h0
                                               3'b000
                                                        [16:8] address bits (Default)
                                               3'b001
                                                        [17:9] address bits
                                               3'b010
                                                        [18:10] address bits
                                               3'b011
                                                        [19:11] address bits
                                               3'b100
                                                        [20:12] address bits
                                               3'b101
                                                        [21:13] address bits
                                               Others
                                                        Reserved
[43]    Reserved                               Reserved                                                                            RO     -
[42:40] htg#{index}_sa_ports_cnt               Speciﬁes the number of CXSA/CXLSA device aggregated                                 RW     3'b0

                                               1'b0                Local RN
                                               1'b1                Remote RN
[39:36] Reserved                               Reserved                                                                            RO     -
[35:32] htg#{index}_sa_device_interleave_cntl This ﬁeld controls the interleave size across all aggregated CXSA/CXLSA              RW     4'b0
                                              Devices

                                               4'h0             64B Interleaved
                                               4'h1             128B Interleaved
                                               4'h2             256B Interleaved
                                               4'h3             512B Interleaved
                                               4'hF             2MB Interleaved

Bits     Name                                  Description                                                                  Type Reset
[31:28] Reserved                               Reserved                                                                     RO    -
[27:25] htg#{index}_sn_mode                    SN selection mode                                                            RW    3'b0

                                               3'b000     Reserved
                                               3'b001     3-SN mode (SN0, SN1, SN2)
                                               3'b010     6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                               3'b011     5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                               3'b100     2-SN mode (SN0, SN1) power of 2 hashing
                                               3'b101     4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                               3'b110     8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                               3'b111     CXSA/CXLSA aggregated SA selection function
[24]     htg#{index}_inv_top_address_bit       Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW    1'h0
                                               6-SN); only used when the address map does not have unique address bit
                                               combinations
[23:22] Reserved                               Reserved                                                                     RO    -
[21:16] htg#{index}_top_address_bit2           Top address bit 2                                                            RW    6'h00
[15:14] Reserved                               Reserved                                                                     RO    -
[13:8]   htg#{index}_top_address_bit1          Top address bit 1                                                            RW    6'h00
[7:6]    Reserved                              Reserved                                                                     RO    -
[5:0]    htg#{index}_top_address_bit0          Top address bit 0                                                            RW    6'h00



            4.3.10.123 cmn_hns_sam_htg_sn_nodeid_reg0-15
            There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures SN node IDs for
            HTGs in the HNSAM . Controls target SN node IDs #{index*4 + 0} to #{index*4 + 3}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h5600 + #{index}*8
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.cfg_ctl




          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-404: cmn_hns_sam_htg_sn_nodeid_reg0-15

                      63              59 58                         48 47              43 42                            32

                           Reserved                                         Reserved

                       sn_nodeid_#{index*4 + 3}                                                            sn_nodeid_#{index*4
                                                                                                           + 2}
                      31              27 26                         16 15              11 10                            0

                           Reserved                                         Reserved

                       sn_nodeid_#{index*4 + 1}                                                            sn_nodeid_#{index*4
                                                                                                           + 0}



Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes
Bits      Name                                Description                                            Type       Reset
[63:59]   Reserved                            Reserved                                               RO         -
[58:48]   sn_nodeid_#{index*4 + 3}            Hashed target SN node ID #{index*4 + 3}                RW         11'b00000000000
[47:43]   Reserved                            Reserved                                               RO         -
[42:32]   sn_nodeid_#{index*4 + 2}            Hashed target SN node ID #{index*4 + 2}                RW         11'b00000000000
[31:27]   Reserved                            Reserved                                               RO         -
[26:16]   sn_nodeid_#{index*4 + 1}            Hashed target SN node ID #{index*4 + 1}                RW         11'b00000000000
[15:11]   Reserved                            Reserved                                               RO         -
[10:0]    sn_nodeid_#{index*4 + 0}            Hashed target SN node ID #{index*4 + 0}                RW         11'b00000000000



          4.3.10.124 cmn_hns_sam_htg_sn_attr0-15
          There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures SN node
          attributes HTGs in the HNSAM . Controls SN attributes #{index*4 + 0} to #{index*4 + 3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h5680 + #{index}*8



Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.




          Figure 4-405: cmn_hns_sam_htg_sn_attr0-15

                         63                 57 56 55 54 53 52 51 50 49 48 47              41 40 39 38 37 36 35 34 33 32

                              Reserved                                         Reserved

                           sn#{index*4 +                                                                               sn#{index
                         3}_metadata_dis                                                                               *4 +
                    sn#{index*4 + 3}_group                                                                             2}_128b
                    sn#{index*4 + 3}_is_chie                                                                        sn#{index*4
                                   sn#{index*4 +                                                                    + 2}_cmo_pr
                      3}_nointlvdata_guaranteed                                                                     op_en
                      sn#{index*4 + 3}_sn_is_chic                                                                 sn#{index*4 +
                                        sn#{index*4 +                                                             2}_pcmo_prop_
                             3}_pcmosep_conv_to_pcmo                                                              dis
                        sn#{index*4 + 3}_pcmo_prop_dis                                                         sn#{index*4 + 2
                             sn#{index*4 + 3}_cmo_prop_en                                                      }_pcmosep_conv_
                                       sn#{index*4 + 3}_128b                                                   to_pcmo
                                                                                                             sn#{index*4 +
                                                                                                             2}_sn_is_chic
                                                                                                          sn#{index*4 + 2}_noi
                                                                                                          ntlvdata_guaranteed
                                                                                                        sn#{index*4 +
                                                                                                        2}_is_chie
                                                                                                     sn#{index*4 + 2}_group
                                                                                                   sn#{index*4 +
                                                                                                   2}_metadata_dis
                         31                 25 24 23 22 21 20 19 18 17 16 15               9   8   7   6   5   4   3   2   1   0

                              Reserved                                         Reserved

                           sn#{index*4 +                                                                               sn#{index
                         1}_metadata_dis                                                                               *4 +
                    sn#{index*4 + 1}_group                                                                             0}_128b
                    sn#{index*4 + 1}_is_chie                                                                        sn#{index*4
                                   sn#{index*4 +                                                                    + 0}_cmo_pr
                      1}_nointlvdata_guaranteed                                                                     op_en
                      sn#{index*4 + 1}_sn_is_chic                                                                 sn#{index*4 +
                                        sn#{index*4 +                                                             0}_pcmo_prop_
                             1}_pcmosep_conv_to_pcmo                                                              dis
                        sn#{index*4 + 1}_pcmo_prop_dis                                                         sn#{index*4 + 0
                             sn#{index*4 + 1}_cmo_prop_en                                                      }_pcmosep_conv_
                                       sn#{index*4 + 1}_128b                                                   to_pcmo
                                                                                                             sn#{index*4 +
                                                                                                             0}_sn_is_chic
                                                                                                          sn#{index*4 + 0}_noi
                                                                                                          ntlvdata_guaranteed
                                                                                                        sn#{index*4 +
                                                                                                        0}_is_chie
                                                                                                     sn#{index*4 + 0}_group
                                                                                                   sn#{index*4 +
                                                                                                   0}_metadata_dis



Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes
Bits   Name                          Description                                                                                    Type Reset
[63:57] Reserved                     Reserved                                                                                       RO   -
[56] sn#{index*4 + 3}_metadata_dis HNS implements metadata termination ﬂow for SN #{index*4 + 3} when set                         RW   1'b0
[55]   sn#{index*4 + 3}_group        Speciﬁes the SN-F grouping                                                                     RW   1'b0

                                     1'b0                    Group A
                                     1'b1                    Group B
[54]   sn#{index*4 + 3}_is_chie      SN #{index*4 + 3} supports CHI-E                                                               RW   1'b0



Bits   Name                          Description                                                                            Type Reset
[53] sn#{index*4 + 3}_nointlvdata_guaranteed SN guaratees the return data will not be interleaved                                   RW    1'b0
[52]   sn#{index*4 + 3}_sn_is_chic Indicates that sn is a CHI-C SN when set                                                 RW    1'b0
[51] sn#{index*4 + 3}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 3} when set RW              1'b0
[50] sn#{index*4 + 3}_pcmo_prop_dis Disables PCMO propagation for SN #{index*4 + 3} when set                               RW    1'b0
[49] sn#{index*4 + 3}_cmo_prop_en Enables CMO propagation for SN #{index*4 + 3} when set                                 RW    1'b0
[48]   sn#{index*4 + 3}_128b         Data width of SN #{index*4 + 3}                                                        RW    1'b0

                                     1'b1                   128 bits
                                     1'b0                   256 bits
[47:41] Reserved                     Reserved                                                                               RO    -
[40] sn#{index*4 + 2}_metadata_dis HNS implements metadata termination ﬂow for SN #{index*4 + 2} when set                 RW    1'b0
[39]   sn#{index*4 + 2}_group        Speciﬁes the SN-F grouping                                                             RW    1'b0

                                     1'b0                   Group A
                                     1'b1                   Group B
[38]   sn#{index*4 + 2}_is_chie      SN #{index*4 + 2} supports CHI-E                                                       RW    1'b0
[37] sn#{index*4 + 2}_nointlvdata_guaranteed SN guaratees the return data will not be interleaved                                   RW    1'b0
[36]   sn#{index*4 + 2}_sn_is_chic Indicates that sn is a CHI-C SN when set                                                 RW    1'b0
[35] sn#{index*4 + 2}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 2} when set RW              1'b0
[34] sn#{index*4 + 2}_pcmo_prop_dis Disables PCMO propagation for SN #{index*4 + 2} when set                               RW    1'b0
[33] sn#{index*4 + 2}_cmo_prop_en Enables CMO propagation for SN #{index*4 + 2} when set                                 RW    1'b0
[32]   sn#{index*4 + 2}_128b         Data width of SN #{index*4 + 2}                                                        RW    1'b0

                                     1'b1                   128 bits
                                     1'b0                   256 bits
[31:25] Reserved                     Reserved                                                                               RO    -
[24] sn#{index*4 + 1}_metadata_dis HNS implements metadata termination ﬂow for SN #{index*4 + 1} when set                 RW    1'b0
[23]   sn#{index*4 + 1}_group        Speciﬁes the SN-F grouping                                                             RW    1'b0

                                     1'b0                   Group A
                                     1'b1                   Group B
[22]   sn#{index*4 + 1}_is_chie      SN #{index*4 + 1} supports CHI-E                                                       RW    1'b0
[21] sn#{index*4 + 1}_nointlvdata_guaranteed SN guaratees the return data will not be interleaved                                   RW    1'b0
[20]   sn#{index*4 + 1}_sn_is_chic Indicates that sn is a CHI-C SN when set                                                 RW    1'b0
[19] sn#{index*4 + 1}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 1} when set RW              1'b0

Bits     Name                          Description                                                                            Type Reset
[18] sn#{index*4 + 1}_pcmo_prop_dis Disables PCMO propagation for SN #{index*4 + 1} when set                               RW    1'b0
[17] sn#{index*4 + 1}_cmo_prop_en Enables CMO propagation for SN #{index*4 + 1} when set                                 RW    1'b0
[16]     sn#{index*4 + 1}_128b         Data width of SN #{index*4 + 1}                                                        RW    1'b0

                                       1'b1                   128 bits
                                       1'b0                   256 bits
[15:9]   Reserved                      Reserved                                                                               RO    -
[8] sn#{index*4 + 0}_metadata_dis HNS implements metadata termination ﬂow for SN #{index*4 + 0} when set                 RW    1'b0
[7]      sn#{index*4 + 0}_group        Speciﬁes the SN-F grouping                                                             RW    1'b0

                                       1'b0                   Group A
                                       1'b1                   Group B
[6]      sn#{index*4 + 0}_is_chie      SN #{index*4 + 0} supports CHI-E                                                       RW    1'b0
[5] sn#{index*4 + 0}_nointlvdata_guaranteed SN guaratees the return data will not be interleaved                                   RW    1'b0
[4]      sn#{index*4 + 0}_sn_is_chic Indicates that sn is a CHI-C SN when set                                                 RW    1'b0
[3] sn#{index*4 + 0}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 0} when set RW              1'b0
[2] sn#{index*4 + 0}_pcmo_prop_dis Disables PCMO propagation for SN #{index*4 + 0} when set                               RW    1'b0
[1] sn#{index*4 + 0}_cmo_prop_en Enables CMO propagation for SN #{index*4 + 0} when set                                 RW    1'b0
[0]      sn#{index*4 + 0}_128b         Data width of SN #{index*4 + 0}                                                        RW    1'b0

                                       1'b1                   128 bits
                                       1'b0                   256 bits



            4.3.10.125 cmn_hns_sam_ccg_sa_nodeid_reg0-3
            There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures CCG SA node IDs
            for HTGs in the HNSAM

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h5700 + #{index}*8



           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.cfg_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-406: cmn_hns_sam_ccg_sa_nodeid_reg0-3

                        63              59 58                         48 47              43 42                            32

                             Reserved                                         Reserved

                     cxg_sa_nodeid_#{index*4 + 3}                                                            cxg_sa_nodeid_#{inde
                                                                                                             x*4 + 2}
                        31              27 26                         16 15              11 10                             0

                             Reserved                                         Reserved

                     cxg_sa_nodeid_#{index*4 + 1}                                                            cxg_sa_nodeid_#{inde
                                                                                                             x*4 + 0}



Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes
Bits      Name                                  Description                                                  Type   Reset
[63:59]   Reserved                              Reserved                                                     RO     -
[58:48]   cxg_sa_nodeid_#{index*4 + 3}          Hashed target CCG SA node ID #{index*4 + 3}                  RW     11'b00000000000
[47:43]   Reserved                              Reserved                                                     RO     -
[42:32]   cxg_sa_nodeid_#{index*4 + 2}          Hashed target CCG SA node ID #{index*4 + 2}                  RW     11'b00000000000
[31:27]   Reserved                              Reserved                                                     RO     -
[26:16]   cxg_sa_nodeid_#{index*4 + 1}          Hashed target CCG SA node ID #{index*4 + 1}                  RW     11'b00000000000
[15:11]   Reserved                              Reserved                                                     RO     -
[10:0]    cxg_sa_nodeid_#{index*4 + 0}          Hashed target CCG SA node ID #{index*4 + 0}                  RW     11'b00000000000



           4.3.10.126 cmn_hns_sam_ccg_sa_attr0-3
           There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures CCG SA node
           attributes.

           Conﬁgurations
           This register is available in all conﬁgurations.


Attributes
Width
     64
Address oﬀset
     16'h5740 + #{index}*8
Type
       RW
Reset value
     See individual bit resets
Secure group override
     cmn_hns_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.




          Figure 4-407: cmn_hns_sam_ccg_sa_attr0-3

                      63                57 56 55 54 53 52 51 50 49 48 47              41 40 39 38 37 36 35 34 33 32

                           Reserved                                        Reserved

                      ccg_sa#{index*4 +                                                                            ccg_sa#{i
                        3}_metadata_dis                                                                            ndex*4 +
               ccg_sa#{index*4 + 3}_group                                                                          2}_128b
               ccg_sa#{index*4 + 3}_is_chie                                                                      ccg_sa#{ind
                              ccg_sa#{index*4 +                                                                  ex*4 + 2}_c
                     3}_nointlvdata_guaranteed                                                                   mo_prop_en
                 ccg_sa#{index*4 + 3}_sn_is_chic                                                              ccg_sa#{index
                                   ccg_sa#{index*4 +                                                          *4 + 2}_pcmo_
                            3}_pcmosep_conv_to_pcmo                                                           prop_dis
                   ccg_sa#{index*4 + 3}_pcmo_prop_dis                                                      ccg_sa#{index*4
                        ccg_sa#{index*4 + 3}_cmo_prop_en                                                   + 2}_pcmosep_co
                                  ccg_sa#{index*4 + 3}_128b                                                nv_to_pcmo
                                                                                                         ccg_sa#{index*4 +
                                                                                                         2}_sn_is_chic
                                                                                                      ccg_sa#{index*4 + 2}
                                                                                                      _nointlvdata_guarant
                                                                                                      eed
                                                                                                    ccg_sa#{index*4 +
                                                                                                    2}_is_chie
                                                                                                 ccg_sa#{index*4 +
                                                                                                 2}_group
                                                                                               ccg_sa#{index*4 +
                                                                                               2}_metadata_dis
                      31                25 24 23 22 21 20 19 18 17 16 15               9   8   7   6   5   4   3   2   1   0

                           Reserved                                        Reserved

                      ccg_sa#{index*4 +                                                                            ccg_sa#{i
                        1}_metadata_dis                                                                            ndex*4 +
               ccg_sa#{index*4 + 1}_group                                                                          0}_128b
               ccg_sa#{index*4 + 1}_is_chie                                                                      ccg_sa#{ind
                              ccg_sa#{index*4 +                                                                  ex*4 + 0}_c
                     1}_nointlvdata_guaranteed                                                                   mo_prop_en
                 ccg_sa#{index*4 + 1}_sn_is_chic                                                              ccg_sa#{index
                                   ccg_sa#{index*4 +                                                          *4 + 0}_pcmo_
                            1}_pcmosep_conv_to_pcmo                                                           prop_dis
                   ccg_sa#{index*4 + 1}_pcmo_prop_dis                                                      ccg_sa#{index*4
                        ccg_sa#{index*4 + 1}_cmo_prop_en                                                   + 0}_pcmosep_co
                                  ccg_sa#{index*4 + 1}_128b                                                nv_to_pcmo
                                                                                                         ccg_sa#{index*4 +
                                                                                                         0}_sn_is_chic
                                                                                                      ccg_sa#{index*4 + 0}
                                                                                                      _nointlvdata_guarant
                                                                                                      eed
                                                                                                    ccg_sa#{index*4 +
                                                                                                    0}_is_chie
                                                                                                 ccg_sa#{index*4 +
                                                                                                 0}_group
                                                                                               ccg_sa#{index*4 +
                                                                                               0}_metadata_dis



Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes
Bits   Name                      Description                                                                                    Type Reset
[63:57] Reserved                 Reserved                                                                                       RO   -
[56] ccg_sa#{index*4 + 3}_metadata_dis HNS implements metadata termination ﬂow for CCG_SA #{index*4 + 3} when set                     RW   1'b0
[55] ccg_sa#{index*4 + 3}_group Speciﬁes the CCG_SA grouping                                                                   RW   1'b0
                                 1'b0                    Group A
                                 1'b1                    Group B

Bits   Name                        Description                                                                           Type Reset
[54] ccg_sa#{index*4 + 3}_is_chie CCG_SA #{index*4 + 3} supports CHI-E                                                  RW    1'b0
[53] ccg_sa#{index*4 + 3}_nointlvdata_guaranteed CCG_SA guaratees the return data will not be interleaved                              RW    1'b0
[52] ccg_sa#{index*4 + 3}_sn_is_chic Indicates that CCG_SA is a CHI-C CCG_SA when set                                      RW    1'b0
[51] ccg_sa#{index*4 + 3}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 3}    RW             1'b0
[50] ccg_sa#{index*4 + 3}_pcmo_prop_dis Disables PCMO propagation for CCG_SA #{index*4 + 3} when set                          RW    1'b0
[49] ccg_sa#{index*4 + 3}_cmo_prop_en Enables CMO propagation for CCG_SA #{index*4 + 3} when set                            RW    1'b0
[48]   ccg_sa#{index*4 + 3}_128b Data width of CCG_SA #{index*4 + 3}                                                     RW    1'b0

                                   1'b1                  128 bits
                                   1'b0                  256 bits
[47:41] Reserved                   Reserved                                                                              RO    -
[40] ccg_sa#{index*4 + 2}_metadata_dis HNS implements metadata termination ﬂow for CCG_SA #{index*4 + 2} when set            RW    1'b0
[39] ccg_sa#{index*4 + 2}_group Speciﬁes the CCG_SA grouping                                                          RW    1'b0
                                   1'b0                  Group A
                                   1'b1                  Group B
[38] ccg_sa#{index*4 + 2}_is_chie CCG_SA #{index*4 + 2} supports CHI-E                                                  RW    1'b0
[37] ccg_sa#{index*4 + 2}_nointlvdata_guaranteed CCG_SA guaratees the return data will not be interleaved                              RW    1'b0
[36] ccg_sa#{index*4 + 2}_sn_is_chic Indicates that CCG_SA is a CHI-C CCG_SA when set                                      RW    1'b0
[35] ccg_sa#{index*4 + 2}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 2}    RW             1'b0
[34] ccg_sa#{index*4 + 2}_pcmo_prop_dis Disables PCMO propagation for CCG_SA #{index*4 + 2} when set                          RW    1'b0
[33] ccg_sa#{index*4 + 2}_cmo_prop_en Enables CMO propagation for CCG_SA #{index*4 + 2} when set                            RW    1'b0
[32]   ccg_sa#{index*4 + 2}_128b Data width of CCG_SA #{index*4 + 2}                                                     RW    1'b0

                                   1'b1                  128 bits
                                   1'b0                  256 bits
[31:25] Reserved                   Reserved                                                                              RO    -
[24] ccg_sa#{index*4 + 1}_metadata_dis HNS implements metadata termination ﬂow for CCG_SA #{index*4 + 1} when set            RW    1'b0
[23] ccg_sa#{index*4 + 1}_group Speciﬁes the CCG_SA grouping                                                          RW    1'b0
                                   1'b0                  Group A
                                   1'b1                  Group B
[22] ccg_sa#{index*4 + 1}_is_chie CCG_SA #{index*4 + 1} supports CHI-E                                                  RW    1'b0

Bits     Name                        Description                                                                           Type Reset
[21] ccg_sa#{index*4 + 1}_nointlvdata_guaranteed CCG_SA guaratees the return data will not be interleaved                              RW    1'b0
[20] ccg_sa#{index*4 + 1}_sn_is_chic Indicates that CCG_SA is a CHI-C CCG_SA when set                                      RW    1'b0
[19] ccg_sa#{index*4 + 1}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 1}    RW             1'b0
[18] ccg_sa#{index*4 + 1}_pcmo_prop_dis Disables PCMO propagation for CCG_SA #{index*4 + 1} when set                          RW    1'b0
[17] ccg_sa#{index*4 + 1}_cmo_prop_en Enables CMO propagation for CCG_SA #{index*4 + 1} when set                            RW    1'b0
[16]     ccg_sa#{index*4 + 1}_128b Data width of CCG_SA #{index*4 + 1}                                                     RW    1'b0

                                     1'b1                  128 bits
                                     1'b0                  256 bits
[15:9]   Reserved                    Reserved                                                                              RO    -
[8] ccg_sa#{index*4 + 0}_metadata_dis HNS implements metadata termination ﬂow for CCG_SA #{index*4 + 0} when set            RW    1'b0
[7] ccg_sa#{index*4 + 0}_group Speciﬁes the CCG_SA grouping                                                          RW    1'b0
                                     1'b0                  Group A
                                     1'b1                  Group B
[6] ccg_sa#{index*4 + 0}_is_chie CCG_SA #{index*4 + 0} supports CHI-E                                                  RW    1'b0
[5] ccg_sa#{index*4 + 0}_nointlvdata_guaranteed CCG_SA guaratees the return data will not be interleaved                              RW    1'b0
[4] ccg_sa#{index*4 + 0}_sn_is_chic Indicates that CCG_SA is a CHI-C CCG_SA when set                                      RW    1'b0
[3] ccg_sa#{index*4 + 0}_pcmosep_conv_to_pcmo Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 0}    RW             1'b0
[2] ccg_sa#{index*4 + 0}_pcmo_prop_dis Disables PCMO propagation for CCG_SA #{index*4 + 0} when set                          RW    1'b0
[1] ccg_sa#{index*4 + 0}_cmo_prop_en Enables CMO propagation for CCG_SA #{index*4 + 0} when set                            RW    1'b0
[0]      ccg_sa#{index*4 + 0}_128b Data width of CCG_SA #{index*4 + 0}                                                     RW    1'b0

                                     1'b1                  128 bits
                                     1'b0                  256 bits



            4.3.10.127 hns_generic_regs0-7
            There are 8 iterations of this register. The index ranges from 0 to 7. Conﬁguration register for the
            custom logic

            Conﬁgurations
            This register is available in all conﬁgurations.


          Attributes
          Width
               64
          Address oﬀset
               16'h5780 + #{index}*8
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.cfg_ctl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-408: hns_generic_regs0-7

                       63                                                                                          32

                                                       hns_generic_regs#{index}

                       31                                                                                          0

                                                       hns_generic_regs#{index}




Table 4-424: hns_generic_regs0-7 attributes
Bits      Name                                   Description                                                       Type     Reset
[63:0]    hns_generic_regs#{index}               Conﬁguration register for the custom logic                        RW       64'h0



          4.3.10.128 cmn_hns_pa2setaddr_slc
          Functions as the control register of PA to SetAddr and vice versa conversion for HNS-SLC

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64



          Address oﬀset
               16'h5900
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.pa2setaddr_ctl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-409: cmn_hns_pa2setaddr_slc

                        63              59 58   56 55 54   52 51 50   48 47 46    44 43 42    40 39 38       36 35 34     32

                             Reserved

              setaddr_indx_12_shutte                                                                            setaddr_ind
                                   r                                                                            x_6_shutter
                                 Reserved                                                                  Reserved
                       setaddr_indx_11_shutter                                                        setaddr_indx_7_shutt
                                           Reserved                                                   er
                                 setaddr_indx_10_shutter                                         Reserved
                                                     Reserved                               setaddr_indx_8_shutter
                                                                                       Reserved
                                                                                  setaddr_indx_9_shutter
                        31 30     28 27 26      24 23 22   20 19 18   16 15 14    12 11 10     8   7   6     4   3         0




              Reserved                                                                                                   setaddr_star
              setaddr_indx_                                                                                              tbit_slc
                  5_shutter                                                                         Reserved
                        Reserved                                                               setaddr_shutter_mode_en
               setaddr_indx_4_shutter                                                     setaddr_indx_0_shutter
                                  Reserved                                           Reserved
                         setaddr_indx_3_shutter                                 setaddr_indx_1_shutter
                                            Reserved                       Reserved
                                                                      setaddr_indx_2_shutter



Table 4-425: cmn_hns_pa2setaddr_slc attributes
Bits   Name                         Description                                                                                Type Reset
[63:59] Reserved                    Reserved                                                                                   RO   -




Bits    Name                        Description                                                                           Type Reset
[58:56] setaddr_indx_12_shutter     Program to specify address bit shuttering for setaddr index 12 from the               RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[55]    Reserved                    Reserved                                                                              RO     -
[54:52] setaddr_indx_11_shutter     Program to specify address bit shuttering for setaddr index 11 from the               RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[51]    Reserved                    Reserved                                                                              RO     -
[50:48] setaddr_indx_10_shutter     Program to specify address bit shuttering for setaddr index 10 from the               RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[47]    Reserved                    Reserved                                                                              RO     -
[46:44] setaddr_indx_9_shutter      Program to specify address bit shuttering for setaddr index 9 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[43]    Reserved                    Reserved                                                                              RO     -
[42:40] setaddr_indx_8_shutter      Program to specify address bit shuttering for setaddr index 8 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[39]    Reserved                    Reserved                                                                              RO     -




[38:36] setaddr_indx_7_shutter      Program to specify address bit shuttering for setaddr index 7 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[35]    Reserved                    Reserved                                                                              RO     -
[34:32] setaddr_indx_6_shutter      Program to specify address bit shuttering for setaddr index 6 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[31]    Reserved                    Reserved                                                                              RO     -
[30:28] setaddr_indx_5_shutter      Program to specify address bit shuttering for setaddr index 5 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[27]    Reserved                    Reserved                                                                              RO     -
[26:24] setaddr_indx_4_shutter      Program to specify address bit shuttering for setaddr index 4 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[23]    Reserved                    Reserved                                                                              RO     -
[22:20] setaddr_indx_3_shutter      Program to specify address bit shuttering for setaddr index 3 from the                RW     3'b0
                                    setaddr_startbit_slc

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[19]    Reserved                    Reserved                                                                              RO     -




Bits     Name                        Description                                                                           Type Reset
[18:16] setaddr_indx_2_shutter       Program to specify address bit shuttering for setaddr index 2 from the                RW     3'b0
                                     setaddr_startbit_slc

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[15]     Reserved                    Reserved                                                                              RO     -
[14:12] setaddr_indx_1_shutter       Program to specify address bit shuttering for setaddr index 1 from the                RW     3'b0
                                     setaddr_startbit_slc

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[11]     Reserved                    Reserved                                                                              RO     -
[10:8]   setaddr_indx_0_shutter      Program to specify address bit shuttering for setaddr index 0 from the                RW     3'b0
                                     setaddr_startbit_slc

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[7]      setaddr_shutter_mode_en Enables address shuttering mode for SLC as programmed by setaddr_indx_X_shutter           RW     1'b0
                                 registers
[6:4]    Reserved                    Reserved                                                                              RO     -
[3:0]    setaddr_startbit_slc        SLC: SetAddr starting bit for SLC TODO add a description here abt contiguous bits     RW     4'b0110

                                     4'b0110              Setaddr starts from PA[6]
                                     4'b0111              Setaddr starts from PA[7]
                                     4'b1000              Setaddr starts from PA[8]
                                     4'b1001              Setaddr starts from PA[9]
                                     4'b1010              Setaddr starts from PA[10]
                                     4'b1011              Setaddr starts from PA[11]
                                     4'b1100              Setaddr starts from PA[12]



            4.3.10.129 cmn_hns_pa2setaddr_sf
            Functions as the control register of PA to Set/TagAddr and vice versa conversion for HNS-SF

            Conﬁgurations
            This register is available in all conﬁgurations.



          Attributes
          Width
               64
          Address oﬀset
               16'h5908
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.pa2setaddr_ctl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-410: cmn_hns_pa2setaddr_sf

                        63              59 58   56 55 54   52 51 50   48 47 46    44 43 42    40 39 38       36 35 34     32

                             Reserved

              setaddr_indx_12_shutte                                                                            setaddr_ind
                                   r                                                                            x_6_shutter
                                 Reserved                                                                  Reserved
                       setaddr_indx_11_shutter                                                        setaddr_indx_7_shutt
                                           Reserved                                                   er
                                 setaddr_indx_10_shutter                                         Reserved
                                                     Reserved                               setaddr_indx_8_shutter
                                                                                       Reserved
                                                                                  setaddr_indx_9_shutter
                        31 30     28 27 26      24 23 22   20 19 18   16 15 14    12 11 10     8   7   6     4   3         0




              Reserved                                                                                                   setaddr_star
              setaddr_indx_                                                                                              tbit_sf
                  5_shutter                                                                         Reserved
                        Reserved                                                               setaddr_shutter_mode_en
               setaddr_indx_4_shutter                                                     setaddr_indx_0_shutter
                                  Reserved                                           Reserved
                         setaddr_indx_3_shutter                                 setaddr_indx_1_shutter
                                            Reserved                       Reserved
                                                                      setaddr_indx_2_shutter



Table 4-426: cmn_hns_pa2setaddr_sf attributes
Bits   Name                         Description                                                                                Type Reset
[63:59] Reserved                    Reserved                                                                                   RO   -




Bits    Name                        Description                                                                           Type Reset
[58:56] setaddr_indx_12_shutter     Program to specify address bit shuttering for setaddr index 12 from the               RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[55]    Reserved                    Reserved                                                                              RO     -
[54:52] setaddr_indx_11_shutter     Program to specify address bit shuttering for setaddr index 11 from the               RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[51]    Reserved                    Reserved                                                                              RO     -
[50:48] setaddr_indx_10_shutter     Program to specify address bit shuttering for setaddr index 10 from the               RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[47]    Reserved                    Reserved                                                                              RO     -
[46:44] setaddr_indx_9_shutter      Program to specify address bit shuttering for setaddr index 9 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[43]    Reserved                    Reserved                                                                              RO     -
[42:40] setaddr_indx_8_shutter      Program to specify address bit shuttering for setaddr index 8 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[39]    Reserved                    Reserved                                                                              RO     -




[38:36] setaddr_indx_7_shutter      Program to specify address bit shuttering for setaddr index 7 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[35]    Reserved                    Reserved                                                                              RO     -
[34:32] setaddr_indx_6_shutter      Program to specify address bit shuttering for setaddr index 6 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[31]    Reserved                    Reserved                                                                              RO     -
[30:28] setaddr_indx_5_shutter      Program to specify address bit shuttering for setaddr index 5 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[27]    Reserved                    Reserved                                                                              RO     -
[26:24] setaddr_indx_4_shutter      Program to specify address bit shuttering for setaddr index 4 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[23]    Reserved                    Reserved                                                                              RO     -
[22:20] setaddr_indx_3_shutter      Program to specify address bit shuttering for setaddr index 3 from the                RW     3'b0
                                    setaddr_startbit_sf

                                    3'b000                    pass-through
                                    3'b001                    shift_1
                                    3'b010                    shift_2
                                    3'b011                    shift_3
                                    3'b100                    shift_4
                                    3'b101                    shift_5
[19]    Reserved                    Reserved                                                                              RO     -




Bits     Name                        Description                                                                           Type Reset
[18:16] setaddr_indx_2_shutter       Program to specify address bit shuttering for setaddr index 2 from the                RW     3'b0
                                     setaddr_startbit_sf

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[15]     Reserved                    Reserved                                                                              RO     -
[14:12] setaddr_indx_1_shutter       Program to specify address bit shuttering for setaddr index 1 from the                RW     3'b0
                                     setaddr_startbit_sf

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[11]     Reserved                    Reserved                                                                              RO     -
[10:8]   setaddr_indx_0_shutter      Program to specify address bit shuttering for setaddr index 0 from the                RW     3'b0
                                     setaddr_startbit_sf

                                     3'b000                    pass-through
                                     3'b001                    shift_1
                                     3'b010                    shift_2
                                     3'b011                    shift_3
                                     3'b100                    shift_4
                                     3'b101                    shift_5
[7]      setaddr_shutter_mode_en Enables address shuttering mode for SF as programmed by setaddr_indx_X_shutter            RW     1'b0
                                 registers
[6:4]    Reserved                    Reserved                                                                              RO     -
[3:0]    setaddr_startbit_sf         SF: SetAddr starting bit for SF                                                       RW     4'b0110

                                     4'b0110              Setaddr starts from PA[6]
                                     4'b0111              Setaddr starts from PA[7]
                                     4'b1000              Setaddr starts from PA[8]
                                     4'b1001              Setaddr starts from PA[9]
                                     4'b1010              Setaddr starts from PA[10]
                                     4'b1011              Setaddr starts from PA[11]
                                     4'b1100              Setaddr starts from PA[12]



            4.3.10.130 cmn_hns_pa2setaddr_ﬂex_slc
            Functions as the SLC control register of PA to Set/TagAddr and vice versa conversion for HNS
            (ﬂexible)

            Conﬁgurations
            This register is available in all conﬁgurations.


            Attributes
            Width
                 64
            Address oﬀset
                 16'h5910
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.pa2setaddr_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-411: cmn_hns_pa2setaddr_ﬂex_slc

                        63                                                                                         32

                                                           pa2setaddr_flex_slc

                        31                                                                                         0

                                                           pa2setaddr_flex_slc




Table 4-427: cmn_hns_pa2setaddr_ﬂex_slc attributes
Bits     Name                 Description                                                                               Type Reset
[63:0]   pa2setaddr_ﬂex_slc   FLEXIBLE: PA to SET/TAG ADDR and vice versa conversion conﬁg ﬁeld for SLC                 RW     64'b0



            4.3.10.131 cmn_hns_pa2setaddr_ﬂex_sf
            Functions as the SF control register of PA to Set/TagAddr and vice versa conversion for HNS
            (ﬂexible)

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


            Address oﬀset
                 16'h5918
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_secure_register_groups_override.pa2setaddr_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-412: cmn_hns_pa2setaddr_ﬂex_sf

                        63                                                                                         32

                                                           pa2setaddr_flex_sf

                        31                                                                                         0

                                                           pa2setaddr_flex_sf




Table 4-428: cmn_hns_pa2setaddr_ﬂex_sf attributes
Bits     Name                 Description                                                                               Type   Reset
[63:0]   pa2setaddr_ﬂex_sf    FLEXIBLE: PA to SET/TAG ADDR conversion and vice versa conﬁg ﬁeld for SF                  RW     64'b0



            4.3.10.132 lcn_hashed_tgt_grp_cfg1_region0-31
            There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed memory
            regions

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-31) : 16'h7000 + #{8 * index}
            Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-413: lcn_hashed_tgt_grp_cfg1_region0-31

                           63 62                56 55         52 51                                                           32

                                                    Reserved                htg_region#{index}_base_addr

                Reserved                  htg_region#{index}_size
                           31                                           16 15                             5    4      2   1   0

                                   htg_region#{index}_base_addr                        Reserved

                                                                           htg_region#{index}_target_type                       htg_regio
                                                                                                                                n#{index}
                                                                                                                                _valid
                                                                                                                              htg_region#
                                                                                                                              {index}_non
                                                                                                                              hash_reg_en



Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes
Bits     Name                                   Description                                                                   Type Reset
[63]     Reserved                               Reserved                                                                      RO   -
[62:56] htg_region#{index}_size                 Memory region #{index} size CONSTRAINT: Memory region must be a               RW   7'b0000000
                                                power of two, from minimum size supported to maximum memory size
                                                (2^address width).
[55:52] Reserved                                Reserved                                                                      RO   -
[51:16] htg_region#{index}_base_addr            Bits [51:16] of base address of the range, LSB bit is deﬁned by the           RW   36'h0
                                                parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:5]   Reserved                               Reserved                                                                      RO   -




Bits    Name                                Description                                                             Type Reset
[4:2]   htg_region#{index}_target_type      Indicates node type                                                     RW     3'b000
                                            3'b000
                                                     HN-F
                                            3'b001
                                                     HN-I
                                            3'b010
                                                     CXRA
                                            3'b011
                                                     HN-P
                                            3'b100
                                                     PCI-CXRA
                                            3'b101
                                                     HN-S
                                            Others
                                                     Reserved

                                            CONSTRAINT: Only applicable for RN-I
[1]     htg_region#{index}_nonhash_reg_en Enables hashed region #{index} to select non-hashed node                  RW     1'b0
[0]     htg_region#{index}_valid            Memory region #{index} valid                                            RW     1'b0
                                            1'b0
                                                     not valid
                                            1'b1
                                                     valid for memory region comparison



           4.3.10.133 lcn_hashed_tgt_grp_cfg2_region0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed memory
           regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h7100 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets

           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-414: lcn_hashed_tgt_grp_cfg2_region0-31

                         63                              52 51                                                      32

                                    Reserved                                region#{index}_end_addr

                         31                                         16 15                                           0

                                  region#{index}_end_addr                                 Reserved




Table 4-430: lcn_hashed_tgt_grp_cfg2_region0-31 attributes
Bits     Name                    Description                                                                               Type Reset
[63:52] Reserved                 Reserved                                                                                  RO    -
[51:16] region#{index}_end_addr Bits [51:16] of base address of the range, LSB bit is deﬁned by the parameter              RW    36'h0
                                POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:0]   Reserved                Reserved                                                                                  RO    -



           4.3.10.134 lcn_hashed_target_grp_secondary_cfg1_reg0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures secondary
           hashed memory regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h7200 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets



           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-415: lcn_hashed_target_grp_secondary_cfg1_reg0-31

                           63 62                56 55         52 51                                                          32

                                                    Reserved              htg_scndry_region#{index}_base_addr

                Reserved                  htg_scndry_region#{index}_size
                           31                                              16 15                          5    4    2    1   0

                                                                                       Reserved

                 htg_scndry_region#{index}                                                                                     htg_scndr
                                _base_addr                                                                                     y_region#
                                                                      htg_scndry_region#{index}_target_type                    {index}_v
                                                                                                                               alid
                                                                                                                             Reserved



Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes
Bits     Name                                      Description                                                                    Type Reset
[63]     Reserved                                  Reserved                                                                       RO   -
[62:56] htg_scndry_region#{index}_size             Secondary memory region #{index} size CONSTRAINT: Memory region                RW   5'b00000
                                                   must be a power of two, from minimum size supported to maximum
                                                   memory size (2^address width).
[55:52] Reserved                                   Reserved                                                                       RO   -
[51:16] htg_scndry_region#{index}_base_addr        Bits [51:16] of base address of the range, LSB bit is deﬁned by the            RW   36'h0
                                                   parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:5]   Reserved                                  Reserved                                                                       RO   -




Bits    Name                                   Description                                                             Type Reset
[4:2]   htg_scndry_region#{index}_target_type Indicates node type                                                      RW    3'b000
                                               3'b000
                                                        HN-F
                                               3'b001
                                                        HN-I
                                               3'b010
                                                        CXRA
                                               3'b011
                                                        HN-P
                                               3'b100
                                                        PCI-CXRA
                                               3'b101
                                                        HN-S
                                               Others
                                                        Reserved

                                               CONSTRAINT: Only applicable for RN-I
[1]     Reserved                               Reserved                                                                RO    -
[0]     htg_scndry_region#{index}_valid        Secondary memory region #{index} valid                                  RW    1'b0
                                               1'b0
                                                        not valid
                                               1'b1
                                                        valid for memory region comparison



           4.3.10.135 lcn_hashed_target_grp_secondary_cfg2_reg0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed memory
           regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h7300 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets

           Secure group override
                cmn_hns_secure_register_groups_override.sam_control
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-416: lcn_hashed_target_grp_secondary_cfg2_reg0-31

                         63                               52 51                                                        32

                                      Reserved                        htg_scndry_region#{index}_end_addr

                         31                                           16 15                                            0

                              htg_scndry_region#{index}_end_addr                            Reserved




Table 4-432: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes
Bits     Name                                  Description                                  Type Reset
[63:52] Reserved                               Reserved                                     RO    -
[51:16] htg_scndry_region#{index}_end_addr Bits [51:16] of base address of the range,       RW    36'b00000000000000000000000000
                                           LSB bit is deﬁned by the parameter
                                           POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:0]   Reserved                              Reserved                                     RO    -



           4.3.10.136 lcn_hashed_target_grp_hash_cntl_reg0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures HTG hash type

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h7400 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets



            Secure group override
                 cmn_hns_secure_register_groups_override.sam_control
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-417: lcn_hashed_target_grp_hash_cntl_reg0-31

                         63                                                                                                  32

                                                                      Reserved

                         31    29 28      25 24    22 21                 16 15 14 13             8   7   6   5   3   2   1   0




                 Reserved                                                                                            Reserved
                htg_region#{index}                                                                                 htg_region#
                _hier_cluster_mask                                                                                 {index}_non
                                    Reserved                                                                       powerof2_ha
                     htg_region#{index}_hier_hash_nodes                                                            sh_en
                                                                 Reserved                                       htg_region#{i
                                                                                                                ndex}_hierarc
                                                                                                                hical_hash_en
                                                                                                           htg_region#{index
                                                                                                           }_hier_enable_add
                                                                                                           ress_striping
                                                                                                     Reserved
                                                                                           htg_region#{index}_hier_hash_clu
                                                                                           sters



Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes
Bits     Name                                              Description                                                            Type Reset
[63:29] Reserved                                           Reserved                                                               RO   -
[28:25] htg_region#{index}_hier_cluster_mask               Hierarchical hashing: Enable cluster masking to achieve diﬀerent       RW   4'b0
                                                           interleave granularity across clusters.

                                                           4'b0000       64 byte interleave granularity across clusters
                                                           4'b0001       128 byte interleave granularity across clusters
                                                           4'b0010       256 byte interleave granularity across clusters
                                                           4'b0011       512 byte interleave granularity across clusters
                                                           4'b0100       1024 byte interleave granularity across clusters
                                                           4'b0101       2048 byte interleave granularity across clusters
                                                           4'b0110       4096 byte interleave granularity across clusters
                                                           4'b0111       8192 byte interleave granularity across clusters
                                                           Others        Reserved
[24:22] Reserved                                           Reserved                                                               RO   -
[21:16] htg_region#{index}_hier_hash_nodes                 Hierarchical hashing mode, deﬁne number of nodes in each               RW   6'h0
                                                           cluster
[15:14] Reserved                                           Reserved                                                               RO   -
[13:8]   htg_region#{index}_hier_hash_clusters             Hierarchical hashing mode, deﬁne number of clusters groups             RW   6'h0
[7:6]    Reserved                                          Reserved                                                               RO   -

Bits    Name                                            Description                                                         Type Reset
[5:3]   htg_region#{index}_hier_enable_address_striping Hierarchical hashing: conﬁgure number of address bits needs to    RW      3'b0
                                                        shuttered (removed) at second hierarchy hash (LSB bit is based on
                                                        cluster mask).

                                                        3'b000        No address shuttering
                                                        3'b001        One addr bit shuttered (2 clusters)
                                                        3'b010        Two addr bit shuttered (4 clusters)
                                                        3'b011        Three addr bit shuttered (8 clusters)
                                                        3'b100        Four addr bit shuttered (16 clusters)
                                                        3'b101        Five addr bit shuttered (32 clusters)
                                                        Others        Reserved
[2]     htg_region#{index}_hierarchical_hash_en         Hierarchical Hashing mode enable conﬁgure bit                       RW    1'b0
[1]     htg_region#{index}_nonpowerof2_hash_en          Non power of two Hashing mode enable cconﬁgure bit                  RW    1'b0
[0]     Reserved                                        Reserved                                                            RO    -



           4.3.10.137 lcn_hashed_target_group_hn_count_reg0-3
           There are 4 iterations of this register. The index ranges from 0 to 3. Indicates number of HN-F/HN-
           P's in hashed target groups #{index*8} to #{index*8 + 7}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-3) : 16'h7500 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-418: lcn_hashed_target_group_hn_count_reg0-3

                      63                 56 55                     48 47                  40 39                    32




                 htg#{index*8 +                                                                      htg#{index*8 +
                      7}_num_hn                                                                      4}_num_hn
                           htg#{index*8 + 6}_num_hn                              htg#{index*8 + 5}_num_hn
                      31                 24 23                     16 15                  8   7                    0




                 htg#{index*8 +                                                                      htg#{index*8}_nu
                      3}_num_hn                                                                      m_hn
                           htg#{index*8 + 2}_num_hn                              htg#{index*8 + 1}_num_hn



Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes
Bits        Name                                     Description                                                  Type      Reset
[63:56]     htg#{index*8 + 7}_num_hn                 HN count for hashed target group 7                           RW        8'h00
[55:48]     htg#{index*8 + 6}_num_hn                 HN count for hashed target group 6                           RW        8'h00
[47:40]     htg#{index*8 + 5}_num_hn                 HN count for hashed target group 5                           RW        8'h00
[39:32]     htg#{index*8 + 4}_num_hn                 HN count for hashed target group 4                           RW        8'h00
[31:24]     htg#{index*8 + 3}_num_hn                 HN count for hashed target group 3                           RW        8'h00
[23:16]     htg#{index*8 + 2}_num_hn                 HN count for hashed target group 2                           RW        8'h00
[15:8]      htg#{index*8 + 1}_num_hn                 HN count for hashed target group 1                           RW        8'h00
[7:0]       htg#{index*8}_num_hn                     HN count for hashed target group 0                           RW        8'h00



          4.3.10.138 lcn_hashed_target_grp_cal_mode_reg0-7
          There are 8 iterations of this register. The index ranges from 0 to 7. Conﬁgures the HN CAL mode
          support for all hashed target groups.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-7) : 16'h7520 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_secure_register_groups_override.sam_control

          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-419: lcn_hashed_target_grp_cal_mode_reg0-7

                       63                                   52 51 50 49 48 47                                36 35 34 33 32

                                      Reserved                                        Reserved

                                           htg#{index*4 +                                                                    htg#{inde
                                   3}_hn_cal_bit_override                                                                    x*4 + 2}_
                                                    Reserved                                                                 hn_cal_mo
                                 htg#{index*4 + 3}_hn_cal_type                                                               de_en
                                htg#{index*4 + 3}_hn_cal_mode_en                                                          htg#{index*
                                                                                                                          4 + 2}_hn_c
                                                                                                                          al_type
                                                                                                                       Reserved
                                                                                                                     htg#{index*4 +
                                                                                                                     2}_hn_cal_bit_o
                                                                                                                     verride
                       31                                   20 19 18 17 16 15                                4   3   2   1   0

                                      Reserved                                        Reserved

                                           htg#{index*4 +                                                                   htg#{inde
                                   1}_hn_cal_bit_override                                                                   x*4}_hn_c
                                                    Reserved                                                                al_mode_e
                                 htg#{index*4 + 1}_hn_cal_type                                                              n
                                htg#{index*4 + 1}_hn_cal_mode_en                                                          htg#{index*
                                                                                                                          4}_hn_cal_t
                                                                                                                          ype
                                                                                                                       Reserved
                                                                                                                     htg#{index*4}_h
                                                                                                                     n_cal_bit_overr
                                                                                                                     ide



Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes
Bits   Name                                   Description                                                                         Type Reset
[63:52] Reserved                              Reserved                                                                            RO     -
[51] htg#{index*4 + 3}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG                    RW     1'b0

                                              1'b0       Hash MSB bit to override Device ID
                                              1'b1       Hash LSB bit to override Device ID
[50]   Reserved                               Reserved                                                                            RO     -
[49]   htg#{index*4 + 3}_hn_cal_type          Enables type of HN CAL for HTG #{index*4 + 3}                                       RW     1'b0

                                              1'b0               CAL2 mode
                                              1'b1               CAL4 mode
[48]   htg#{index*4 + 3}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 3}                                         RW     1'b0
[47:36] Reserved                              Reserved                                                                            RO     -




Bits     Name                                  Description                                                                    Type Reset
[35] htg#{index*4 + 2}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG               RW    1'b0

                                               1'b0       Hash MSB bit to override Device ID
                                               1'b1       Hash LSB bit to override Device ID
[34]     Reserved                              Reserved                                                                       RO    -
[33]     htg#{index*4 + 2}_hn_cal_type         Enables type of HN CAL for HTG #{index*4 + 2}                                  RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[32]     htg#{index*4 + 2}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 2}                                   RW    1'b0
[31:20] Reserved                               Reserved                                                                       RO    -
[19] htg#{index*4 + 1}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG               RW    1'b0

                                               1'b0       Hash MSB bit to override Device ID
                                               1'b1       Hash LSB bit to override Device ID
[18]     Reserved                              Reserved                                                                       RO    -
[17]     htg#{index*4 + 1}_hn_cal_type         Enables type of HN CAL for HTG #{index*4 + 1}                                  RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[16]     htg#{index*4 + 1}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 1}                                   RW    1'b0
[15:4]   Reserved                              Reserved                                                                       RO    -
[3]      htg#{index*4}_hn_cal_bit_override     Conﬁguration to choose LSB/MSB bit to override Device ID for HTG               RW    1'b0
                                               #{index*4}

                                               1'b0       Hash MSB bit to override Device ID
                                               1'b1       Hash LSB bit to override Device ID
[2]      Reserved                              Reserved                                                                       RO    -
[1]      htg#{index*4}_hn_cal_type             Enables type of HN CAL for HTG #{index*4}                                      RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[0]      htg#{index*4}_hn_cal_mode_en          Enables support for HN CAL for HTG #{index*4}                                  RW    1'b0



            4.3.10.139 lcn_hashed_target_grp_hnf_cpa_en_reg0-1
            There are 2 iterations of this register. The index ranges from 0 to 1. Conﬁgures CCIX port
            aggregation mode for hashed HNF node IDs

            Conﬁgurations
            This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                index(0-1) : 16'h7560 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-420: lcn_hashed_target_grp_hnf_cpa_en_reg0-1

                       63                                                                                          32

                                                        htg_hnf_cpa_en#{index}

                       31                                                                                          0

                                                        htg_hnf_cpa_en#{index}




Table 4-436: lcn_hashed_target_grp_hnf_cpa_en_reg0-1 attributes
Bits     Name                         Description                                            Type    Reset
[63:0]   htg_hnf_cpa_en#{index}       Enable CPA for each hashed HNF node ID                 RW      64'h0000000000000000



           4.3.10.140 lcn_hashed_target_grp_cpag_perhnf_reg0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures CPAG ID for
           each hashed HNF node IDs

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-15) : 16'h7580 + #{8 * index}


          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-421: lcn_hashed_target_grp_cpag_perhnf_reg0-15

                       63   61 60         56 55    53 52          48 47    45 44          40 39      37 36          32




               Reserved                                                                                         htg_cpag_hnf#
             htg_cpag_hnf#{index*                                                                               {index*8 + 4}
                           8 + 7}                                                                Reserved
                                     Reserved                                          htg_cpag_hnf#{index*8 + 5}
                             htg_cpag_hnf#{index*8 + 6}                    Reserved
                       31   29 28         24 23    21 20          16 15    13 12           8   7     5   4          0




               Reserved                                                                                         htg_cpag_hnf#
             htg_cpag_hnf#{index*                                                                               {index*8 + 0}
                           8 + 3}                                                                Reserved
                                     Reserved                                          htg_cpag_hnf#{index*8 + 1}
                             htg_cpag_hnf#{index*8 + 2}                    Reserved



Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes
Bits       Name                                    Description                                                       Type     Reset
[63:61]    Reserved                                Reserved                                                          RO       -
[60:56]    htg_cpag_hnf#{index*8 + 7}              CPAG associated to the HNF#{index*8 + 7}                          RW       5'b0
[55:53]    Reserved                                Reserved                                                          RO       -
[52:48]    htg_cpag_hnf#{index*8 + 6}              CPAG associated to the HNF#{index*8 + 6}                          RW       5'b0
[47:45]    Reserved                                Reserved                                                          RO       -
[44:40]    htg_cpag_hnf#{index*8 + 5}              CPAG associated to the HNF#{index*8 + 5}                          RW       5'b0
[39:37]    Reserved                                Reserved                                                          RO       -
[36:32]    htg_cpag_hnf#{index*8 + 4}              CPAG associated to the HNF#{index*8 + 4}                          RW       5'b0
[31:29]    Reserved                                Reserved                                                          RO       -
[28:24]    htg_cpag_hnf#{index*8 + 3}              CPAG associated to the HNF#{index*8 + 3}                          RW       5'b0
[23:21]    Reserved                                Reserved                                                          RO       -
[20:16]    htg_cpag_hnf#{index*8 + 2}              CPAG associated to the HNF#{index*8 + 2}                          RW       5'b0
[15:13]    Reserved                                Reserved                                                          RO       -
[12:8]     htg_cpag_hnf#{index*8 + 1}              CPAG associated to the HNF#{index*8 + 1}                          RW       5'b0
[7:5]      Reserved                                Reserved                                                          RO       -
[4:0]      htg_cpag_hnf#{index*8 + 0}              CPAG associated to the HNF#{index*8 + 0}                          RW       5'b0

4.3.10.141 lcn_hashed_target_grp_compact_cpag_ctrl0-31
There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures the CPAG
control for HTG#{index} valid only when POR_RNSAM_COMPACT_HN_TABLES_EN_PARAM == 1

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     index(0-31) : 16'h7700 + #{8 * index}
Type
       RW
Reset value
     See individual bit resets
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-422: lcn_hashed_target_grp_compact_cpag_ctrl0-31

            63 62 61         57 56 55 54 53          49 48 47 46 45          41 40 39 38 37             33 32




   Reserved                                                                                                htg#{inde
   htg#{index}_cpag7                                                                                       x}_cpa_en
        htg#{index}_cpa_en7                                                                                4
                       Reserved                                                                     htg#{index}_cpa
                       htg#{index}_cpag6                                                            g4
                            htg#{index}_cpa_en6                                      Reserved
                                                                                 htg#{index}_cpa_en5
                                                                          htg#{index}_cpag5
                                                               Reserved
            31 30 29         25 24 23 22 21          17 16 15 14 13           9   8   7   6   5         1   0




   Reserved                                                                                                htg#{inde
   htg#{index}_cpag3                                                                                       x}_cpa_en
        htg#{index}_cpa_en3                                                                                0
                       Reserved                                                                     htg#{index}_cpa
                       htg#{index}_cpag2                                                            g0
                            htg#{index}_cpa_en2                                      Reserved
                                                                                 htg#{index}_cpa_en1
                                                                          htg#{index}_cpag1
                                                               Reserved




Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes
Bits           Name                                        Description                                    Type         Reset
[63:62]        Reserved                                    Reserved                                       RO           -
[61:57]        htg#{index}_cpag7                           cpag id for index7                             RW           5'b0
[56]           htg#{index}_cpa_en7                         cpa enable for index7                          RW           1'b0
[55:54]        Reserved                                    Reserved                                       RO           -
[53:49]        htg#{index}_cpag6                           cpag id for index6                             RW           5'b0
[48]           htg#{index}_cpa_en6                         cpa enable for index6                          RW           1'b0
[47:46]        Reserved                                    Reserved                                       RO           -
[45:41]        htg#{index}_cpag5                           cpag id for index5                             RW           5'b0
[40]           htg#{index}_cpa_en5                         cpa enable for index5                          RW           1'b0
[39:38]        Reserved                                    Reserved                                       RO           -
[37:33]        htg#{index}_cpag4                           cpag id for index4                             RW           5'b0
[32]           htg#{index}_cpa_en4                         cpa enable for index4                          RW           1'b0
[31:30]        Reserved                                    Reserved                                       RO           -
[29:25]        htg#{index}_cpag3                           cpag id for index0                             RW           5'b0
[24]           htg#{index}_cpa_en3                         cpa enable for index3                          RW           1'b0
[23:22]        Reserved                                    Reserved                                       RO           -
[21:17]        htg#{index}_cpag2                           cpag id for index2                             RW           5'b0
[16]           htg#{index}_cpa_en2                         cpa enable for index2                          RW           1'b0
[15:14]        Reserved                                    Reserved                                       RO           -
[13:9]         htg#{index}_cpag1                           cpag id for index1                             RW           5'b0
[8]            htg#{index}_cpa_en1                         cpa enable for index1                          RW           1'b0
[7:6]          Reserved                                    Reserved                                       RO           -
[5:1]          htg#{index}_cpag0                           cpag id for index0                             RW           5'b0
[0]            htg#{index}_cpa_en0                         cpa enable for index0                          RW           1'b0



          4.3.10.142 lcn_hashed_target_grp_compact_hash_ctrl0-31
          There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures the HNF
          hash selecetion and CPAG hash selection control information for HTG#{index} valid only when
          POR_RNSAM_COMPACT_HN_TABLES_EN_PARAM == 1

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-31) : 16'h7800 + #{8 * index}

           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-423: lcn_hashed_target_grp_compact_hash_ctrl0-31

                        63                57 56     54 53 52   50 49 48   46 45                                    32

                             Reserved                                                       Reserved

                htg#{index}_cpa_hash_index                               htg#{index}_cpa_hash_index0_sel
                                     2_sel                          Reserved
                                       Reserved                htg#{index}_cpa_hash_index1_sel
                        31                                                                                         0

                                                                  Reserved




Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes
Bits    Name                               Description                                                                    Type Reset
[63:57] Reserved                           Reserved                                                                       RO    -
[56:54] htg#{index}_cpa_hash_index2_sel    conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.    RW    3'b0

                                           3'b000        pass through from the SMP hnf_hash_index2.
                                           3'b001        SMP hash index2 + 1.
                                           3'b010        SMP hash index2 + 2.
                                           3'b011        SMP hash index2 + 3.
                                           3'b100        SMP hash index2 + 4.
                                           3'b101        SMP hash index2 + 5
                                           3'b110        SMP hash index2 + 6
                                           3'b111        Hardcoded value (1'b0)
[53]    Reserved                           Reserved                                                                       RO    -
[52:50] htg#{index}_cpa_hash_index1_sel    conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.    RW    3'b0

                                           3'b000        pass through from the SMP hnf_hash_index1.
                                           3'b001        SMP hash index1 + 1.
                                           3'b010        SMP hash index1 + 2.
                                           3'b011        SMP hash index1 + 3.
                                           3'b100        SMP hash index1 + 4.
                                           3'b101        SMP hash index1 + 5
                                           3'b110        SMP hash index1 + 6
                                           3'b111        Hardcoded value (1'b0)
[49]    Reserved                           Reserved                                                                       RO    -




Bits     Name                             Description                                                                     Type Reset
[48:46] htg#{index}_cpa_hash_index0_sel   conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.     RW    3'b0

                                          3'b000        pass through from the SMP hnf_hash_index0.
                                          3'b001        SMP hash index0 + 1.
                                          3'b010        SMP hash index0 + 2.
                                          3'b011        SMP hash index0 + 3.
                                          3'b100        SMP hash index0 + 4.
                                          3'b101        SMP hash index0 + 5
                                          3'b110        SMP hash index0 + 6
                                          3'b111        Hardcoded value (1'b0)
[45:0]   Reserved                         Reserved                                                                        RO    -



           4.3.11 HN-F MPAM_NS register descriptions
           This section lists the HN‑F MPAM_NS registers.


           4.3.11.1 cmn_hns_mpam_ns_node_info
           Provides component identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h0
           Type
                    RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-424: cmn_hns_mpam_ns_node_info

                          63                                        48 47                                           32

                                          Reserved                                       logical_id

                          31                                        16 15                                           0

                                           node_id                                       node_type




Table 4-440: cmn_hns_mpam_ns_node_info attributes
Bits         Name                  Description                                 Type       Reset
[63:48]      Reserved              Reserved                                    RO         -
[47:32]      logical_id            $logical_id_description                     RO         Conﬁguration dependent
[31:16]      node_id               $node_id_description                        RO         Conﬁguration dependent
[15:0]       node_type             $node_type_description                      RO         Conﬁguration dependent



          4.3.11.2 cmn_hns_mpam_ns_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-425: cmn_hns_mpam_ns_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-441: cmn_hns_mpam_ns_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



          4.3.11.3 cmn_hns_mpam_idr
          MPAM features ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1000
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-426: cmn_hns_mpam_idr

                       63                                                                                           32

                                                                  Reserved

                       31 30 29 28 27 26 25 24 23                      16 15                                        0

                                                    hns_mpam_pmg_max               hns_mpam_partid_max

             hns_mpam_                         hns_mpam_has_ccap_part
             has_parti                      hns_mpam_has_cpor_part
                  d_nrw                   hns_mpam_has_mbw_part
              hns_mpam_ha              hns_mpam_has_pri_part
                   s_msmon
               hns_mpam_has_
                     impl_idr
                       Reserved



Table 4-442: cmn_hns_mpam_idr attributes
Bits     Name                      Description                                                             Type Reset
[63:32] Reserved                   Reserved                                                                RO   -
[31]     hns_mpam_has_partid_nrw 0                                                                         RO   Conﬁguration
                                           HN-F does not support MPAM PARTID Narrowing                          dependent

                                   1
                                           HN-F supports MPAM PARTID Narrowing
[30]     hns_mpam_has_msmon        0                                                                       RO   Conﬁguration
                                           MPAM performance monitoring is not supported                         dependent

                                   1
                                           MPAM performance monitoring is supported
[29]     hns_mpam_has_impl_idr     0                                                                       RO   Conﬁguration
                                           MPAM implementation speciﬁc partitioning features not                dependent
                                           supported
                                   1
                                           MPAM implementation speciﬁc partitioning features
                                           supported
[28]     Reserved                  Reserved                                                                RO   -
[27]     hns_mpam_has_pri_part     0     MPAM priority partitioning is not supported                       RO   Conﬁguration
                                   1     MPAM priority partitioning is supported                                dependent
[26]     hns_mpam_has_mbw_part 0         MPAM memory bandwidth partitioning is not supported               RO   Conﬁguration
                               1         MPAM memory bandwidth partitioning is supported                        dependent
[25]     hns_mpam_has_cpor_part    0     MPAM cache portion partitioning is not supported                  RO   Conﬁguration
                                   1     MPAM cache portion partitioning is supported                           dependent
[24]     hns_mpam_has_ccap_part    0     MPAM cache maximum capacity partitioning is not                   RO   Conﬁguration
                                         supported                                                              dependent
                                   1     MPAM cache maximum capacity partitioning is supported
[23:16] hns_mpam_pmg_max           Maximum value of Non-secure PMG supported by this HN-F                  RO   Conﬁguration
                                                                                                                dependent
[15:0]   hns_mpam_partid_max       Maximum value of Non-secure PARTID supported by this HN-F               RO   Conﬁguration
                                                                                                                dependent




            4.3.11.4 cmn_hns_mpam_iidr
            MPAM Implementation ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1018
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-427: cmn_hns_mpam_iidr

                        63                                                                                            32

                                                                    Reserved

                        31                                20 19       16 15       12 11                               0

                             hns_mpam_iidr_productid                                      hns_mpam_iidr_implementer

                                        hns_mpam_iidr_variant                   hns_mpam_iidr_revision



Table 4-443: cmn_hns_mpam_iidr attributes
Bits     Name                          Description                                                                         Type Reset
[63:32] Reserved                       Reserved                                                                            RO   -
[31:20] hns_mpam_iidr_productid        Implementation deﬁned value identifying MPAM memory system component                RO   12'h000
[19:16] hns_mpam_iidr_variant          Implementation deﬁned value identifying major revision of the product               RO   4'b0000
[15:12] hns_mpam_iidr_revision         Implementation deﬁned value identifying minor revision of the product               RO   4'b0000
[11:0]   hns_mpam_iidr_implementer Implementation deﬁned value identifying company that implemented MPAM                   RO   12'h43B
                                   memory system component




            4.3.11.5 cmn_hns_mpam_aidr
            MPAM architecture ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1020
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-428: cmn_hns_mpam_aidr

                        63                                                                                            32

                                                                  Reserved

                        31                                                                   8   7         4   3      0

                                                      Reserved

                                                                  hns_mpam_aidr_arch_major_rev                      hns_mpam_aid
                                                                                                                    r_arch_minor
                                                                                                                    _rev



Table 4-444: cmn_hns_mpam_aidr attributes
Bits    Name                           Description                                                                         Type Reset
[63:8] Reserved                        Reserved                                                                            RO    -
[7:4]   hns_mpam_aidr_arch_major_rev Major revision of the MPAM architecture that this memory system component             RO    4'b0001
                                     implements
[3:0]   hns_mpam_aidr_arch_minor_rev Minor revision of the MPAM architecture that this memory system component             RO    4'b0000
                                     implements




          4.3.11.6 cmn_hns_mpam_impl_idr
          MPAM Implementation deﬁned partitioning feature ID register. This is a shared register for S and
          NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1028
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-429: cmn_hns_mpam_impl_idr

                      63                                                                                             32

                                                                 Reserved

                      31                                                                                             0

                                                           hns_mpam_impl_idr




Table 4-445: cmn_hns_mpam_impl_idr attributes
Bits      Name                         Description                                                        Type   Reset
[63:32]   Reserved                     Reserved                                                           RO     -
[31:0]    hns_mpam_impl_idr            Implementation deﬁned partitioning features.                       RO     32'h00000000



          4.3.11.7 cmn_hns_mpam_cpor_idr
          MPAM cache portion partitioning ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.


            Attributes
            Width
                 64
            Address oﬀset
                 16'h1030
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-430: cmn_hns_mpam_cpor_idr

                        63                                                                                          32

                                                                  Reserved

                        31                                          16 15                                           0

                                          Reserved                              hns_mpam_cpor_idr_cpbm_wd




Table 4-446: cmn_hns_mpam_cpor_idr attributes
Bits     Name                          Description                                                         Type Reset
[63:16] Reserved                       Reserved                                                            RO   -
[15:0]   hns_mpam_cpor_idr_cpbm_wd Number of bits in the cache portion partitioning bit map of this        RO   Conﬁguration
                                   device.                                                                      dependent



            4.3.11.8 cmn_hns_mpam_ccap_idr
            MPAM cache capacity partitioning ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1038


            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-431: cmn_hns_mpam_ccap_idr

                        63                                                                                           32

                                                                  Reserved

                        31                                                                         6   5             0

                                                         Reserved

                                                                                                                hns_mpam_ccap_
                                                                                                                idr_cmax_wd



Table 4-447: cmn_hns_mpam_ccap_idr attributes
Bits    Name                         Description                                                           Type Reset
[63:6] Reserved                      Reserved                                                              RO    -
[5:0]   hns_mpam_ccap_idr_cmax_wd Number of fractional bits implemented in the cache capacity              RO    Conﬁguration
                                  partitioning.                                                                  dependent



            4.3.11.9 cmn_hns_mpam_mbw_idr
            MPAM Memory Bandwidth partitioning ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1040
            Type
                   RO
            Reset value
                 See individual bit resets


          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-432: cmn_hns_mpam_mbw_idr

                      63                                                                                         32

                                                               Reserved

                      31   29 28                                 16 15 14 13 12 11 10   9       6   5            0

                                   hns_mpam_mbw_idr_bwpbm_wd                            Reserved

                           Reserved                     Reserved                                        hns_mpam_mbw_i
                                           hns_mpam_mbw_idr_windwr                                      dr_bwa_wd
                                           hns_mpam_mbw_idr_has_prop                 hns_mpam_mbw_idr_has_min
                                                                                  hns_mpam_mbw_idr_has_max
                                                                                hns_mpam_mbw_idr_has_pbm



Table 4-448: cmn_hns_mpam_mbw_idr attributes
Bits    Name                           Description                                                                    Type Reset
[63:29] Reserved                       Reserved                                                                       RO    -
[28:16] hns_mpam_mbw_idr_bwpbm_wd Number of bits indication portions in MPAMCFG_MBW_PBM register.                     RO    13'h0
[15]    Reserved                       Reserved                                                                       RO    -
[14]    hns_mpam_mbw_idr_windwr        0   The bandwidth accounting period should be read from                        RO    1'h0
                                           MPAMCFG_MBW_WINDWR register, which might be ﬁxed
                                       1   The bandwidth accounting width is readable and writable per
                                           partition in MPAMCFG_MBW_WINDWR register.
[13]    hns_mpam_mbw_idr_has_prop      0   There is no memory bandwidth proportional stride control and no            RO    1'h0
                                           MPAMCFG_MBW_PROP register
                                       1   MPAMCFG_MBW_PROP register exists and memory bandwidth
                                           proportional stride memory bandwidth allocation scheme is
                                           supported.
[12]    hns_mpam_mbw_idr_has_pbm       0   There is no memory bandwidth portion control and no                        RO    1'h0
                                           MPAMCFG_MBW_PBM register
                                       1   MPAMCFG_MBW_PBM register exists and memory bandwidth
                                           portion allocation scheme is supported.
[11]    hns_mpam_mbw_idr_has_max       0   There is no maximum memory bandwidth control and no                        RO    1'h0
                                           MPAMCFG_MBW_MAX register
                                       1   MPAMCFG_MBW_MAX register exists and maximum memory
                                           bandwidth allocation scheme is supported.
[10]    hns_mpam_mbw_idr_has_min       0   There is no minimum memory bandwidth control and no                        RO    1'h0
                                           MPAMCFG_MBW_MIN register
                                       1   MPAMCFG_MBW_MIN register exists and minimum memory
                                           bandwidth allocation scheme is supported.
[9:6]   Reserved                       Reserved                                                                       RO    -
[5:0]   hns_mpam_mbw_idr_bwa_wd        Number of implemented bits in bandwidth allocation ﬁelds: MIN, MAX, and        RO    4'b0000
                                       STRIDE. Value must be between 1 to 16



          4.3.11.10            cmn_hns_mpam_pri_idr
          MPAM Priority partitioning ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1048
          Type
                   RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-433: cmn_hns_mpam_pri_idr

                        63                                                                                                   32

                                                                    Reserved

                        31              26 25              20 19 18 17 16 15              10   9             4   3   2   1   0

                             Reserved                                          Reserved

                   hns_mpam_pri_idr_dspri_wd                                                                        hns_mpam_
                                                Reserved                                                            pri_idr_h
                        hns_mpam_pri_idr_has_dspri_0_is_low                                                         as_intpri
                                    hns_mpam_pri_idr_has_dspri                                                    hns_mpam_pr
                                                                                                                  i_idr_intpr
                                                                                                                  i_0_is_low
                                                                                                              Reserved
                                                                                                    hns_mpam_pri_idr_intpri
                                                                                                    _wd



Table 4-449: cmn_hns_mpam_pri_idr attributes
Bits   Name                                     Description                                                                       Type Reset
[63:26] Reserved                                Reserved                                                                          RO   -
[25:20] hns_mpam_pri_idr_dspri_wd               Number of bits in downstream priority ﬁeld (DSPRI) in MPAMCFG_PRI.                RO   6'h0
[19:18] Reserved                                Reserved                                                                          RO   -
[17]   hns_mpam_pri_idr_has_dspri_0_is_low 0        In the DSPRI ﬁeld, a value of 0 means highest priority                        RO   1'h0
                                           1        In the DSPRI ﬁeld, a value of 0 means lowest priority.


Bits    Name                                 Description                                                                  Type Reset
[16]    hns_mpam_pri_idr_has_dspri           0    This memory system component supports priority, but doesn't have        RO    1'h0
                                                  a downstream priority (DSPRI) ﬁeld in MPAMCFG_PRI.
                                             1    This memory system component supports downstream priority and
                                                  has an DSPRI ﬁeld.
[15:10] Reserved                             Reserved                                                                     RO    -
[9:4]   hns_mpam_pri_idr_intpri_wd           Number of bits in the internal priority ﬁeld (INTPRI) in MPAMCFG_PRI.        RO    6'h0
[3:2]   Reserved                             Reserved                                                                     RO    -
[1]     hns_mpam_pri_idr_intpri_0_is_low     0    In the INTPRI ﬁeld, a value of 0 means highest priority.                RO    1'h0
                                             1    In the INTPRI ﬁeld, a value of 0 means lowest priority.
[0]     hns_mpam_pri_idr_has_intpri          0    This memory system component supports priority, but doesn't have        RO    1'h0
                                                  an internal priority ﬁeld in MPAMCFG_PRI.
                                             1    This memory system component supports internal priority and has
                                                  an INTPRI ﬁeld.



           4.3.11.11         cmn_hns_mpam_partid_nrw_idr
           MPAM PARTID narrowing ID register. This is a shared register for S and NS

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1050
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-434: cmn_hns_mpam_partid_nrw_idr

                        63                                                                                          32

                                                                  Reserved

                        31                                          16 15                                           0

                                          Reserved

                                                                                                hns_mpam_partid_nrw_idr_i
                                                                                                ntpartid_max



Table 4-450: cmn_hns_mpam_partid_nrw_idr attributes
Bits     Name                                    Description                                                             Type Reset
[63:16] Reserved                                 Reserved                                                                RO     -
[15:0]   hns_mpam_partid_nrw_idr_intpartid_max This ﬁeld indicates the largest intPARTID supported in this component. RO        16'h00



            4.3.11.12         cmn_hns_mpam_msmon_idr
            MPAM performance monitoring ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1080
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-435: cmn_hns_mpam_msmon_idr

                         63                                                                                             32

                                                                    Reserved

                         31 30                                  18 17 16 15                                             0

                                          Reserved                                          Reserved

             hns_mpam_                                                  hns_mpam_msmon_csu
             msmon_has                                                hns_mpam_msmon_mbwu
             _local_ca
               pt_evnt



Table 4-451: cmn_hns_mpam_msmon_idr attributes
Bits     Name                                     Description                                                      Type Reset
[63:32] Reserved                                  Reserved                                                         RO        -
[31]     hns_mpam_msmon_has_local_capt_evnt Has the local capture event generator and the                          RO        1'h1
                                            MSMON_CAPT_EVNT register.
[30:18] Reserved                                  Reserved                                                         RO        -
[17]     hns_mpam_msmon_mbwu                      This component has a performance monitor for Memory              RO        Conﬁguration
                                                  Bandwidth Usage by PARTID and PMG.                                         dependent
[16]     hns_mpam_msmon_csu                       This component has a performance monitor for Cache Storage       RO        Conﬁguration
                                                  Usage by PARTID and PMG.                                                   dependent
[15:0]   Reserved                                 Reserved                                                         RO        -



            4.3.11.13            cmn_hns_mpam_csumon_idr
            MPAM cache storage usage monitor ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1088
            Type
                    RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.



           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-436: cmn_hns_mpam_csumon_idr

                        63                                                                                            32

                                                                    Reserved

                        31 30                                         16 15                                           0

                                               Reserved                            hns_mpam_csumon_num_mon

                             hns_mpam_csumon_has_capture



Table 4-452: cmn_hns_mpam_csumon_idr attributes
Bits     Name                              Description                                                               Type Reset
[63:32] Reserved                           Reserved                                                                  RO     -
[31]     hns_mpam_csumon_has_capture 0          MSMON_CSU_CAPTURE is not implemented and there is no                 RO     1'h1
                                                support for capture events in this component's CSU monitor
                                                feature
                                           1    This component's CSU monitor feature has an
                                                MSMON_CSU_CAPTURE register for every MSMON_CSU and
                                                supports the capture event behaviour.
[30:16] Reserved                           Reserved                                                                  RO     -
[15:0]   hns_mpam_csumon_num_mon           The number of CSU monitoring counters implemented in this component. RO          Conﬁguration
                                                                                                                            dependent



           4.3.11.14            cmn_hns_mpam_mbwumon_idr
           MPAM memory bandwidth usage monitor ID register. This is a shared register for S and NS

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1090
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-437: cmn_hns_mpam_mbwumon_idr

                        63                                                                                            32

                                                                    Reserved

                        31 30                                         16 15                                           0

                                             Reserved                             hns_mpam_mbwumon_num_mon

                             hns_mpam_mbwumon_has_capture



Table 4-453: cmn_hns_mpam_mbwumon_idr attributes
Bits     Name                                Description                                                                     Type Reset
[63:32] Reserved                             Reserved                                                                        RO    -
[31]     hns_mpam_mbwumon_has_capture 0           MSMON_MBWU_CAPTURE is not implemented and there is no                      RO    1'h0
                                                  support for capture events in this component's MBWU monitor
                                                  feature.
                                             1    This component's MBWU monitor feature has an
                                                  MSMON_MBWU_CAPTURE register for every MSMON_MBWU and
                                                  supports the capture event behaviour.
[30:16] Reserved                             Reserved                                                                        RO    -
[15:0]   hns_mpam_mbwumon_num_mon            The number of MBWU monitoring counters implemented in this component.           RO    16'h0



           4.3.11.15            cmn_hns_ns_mpam_ecr
           MPAM Error Control Register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h10F0
           Type
                   RW


           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-438: cmn_hns_ns_mpam_ecr

                       63                                                                                           32

                                                                 Reserved

                       31                                                                                       1   0

                                                               Reserved

                                                                                                                         hns_ns_mp
                                                                                                                         am_ecr_in
                                                                                                                         ten



Table 4-454: cmn_hns_ns_mpam_ecr attributes
Bits   Name                   Description                                                                                    Type Reset
[63:1] Reserved               Reserved                                                                                       RO      -
[0]    hns_ns_mpam_ecr_inten Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When                 RW      1'h0
                             INTEN = 1, MPAM error interrupts are generated.



           4.3.11.16        cmn_hns_ns_mpam_esr
           MPAM Error Status Register.


                        This register is unique for cmn_hns_ns. There is also similar but distinct register
                        available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h10F8
           Type
                  RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-439: cmn_hns_ns_mpam_esr

                        63                                                                                            32

                                                                    Reserved

                        31 30    28 27        24 23                   16 15                                           0

                                                                                 hns_ns_mpam_esr_partid_mon

             hns_ns_mp                                     hns_ns_mpam_esr_pmg
             am_esr_ov                      hns_ns_mpam_esr_errcode
                   rwr
                   Reserved



Table 4-455: cmn_hns_ns_mpam_esr attributes
Bits     Name                            Description                                                                         Type Reset
[63:32] Reserved                         Reserved                                                                            RO     -
[31]     hns_ns_mpam_esr_ovrwr           Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and              RW   1'h0
                                         ERRCODE is non-zero, a single error has occurred and is recorded in this register. If
                                         1 and ERRCODE is non-zero, multiple errors have occurred and this register records
                                         the most recent error. The state where this bit is 1 and ERRCODE is zero is not
                                         produced by hardware and is only reached when software writes this combination
                                         into this register.
[30:28] Reserved                         Reserved                                                                            RO     -
[27:24] hns_ns_mpam_esr_errcode          Error code                                                                          RW     4'h0
[23:16] hns_ns_mpam_esr_pmg              PMG captured if the error code captures PMG, otherwise 0x0000.                      RW     8'h0
[15:0]   hns_ns_mpam_esr_partid_mon PARTID captured if the error code captures PARTID. MON selector captured if the          RW     16'h0
                                    error code captures MON. Otherwise 0x0000.



            4.3.11.17           cmn_hns_ns_mpamcfg_part_sel
            MPAM partition conﬁguration selection register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1100
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-440: cmn_hns_ns_mpamcfg_part_sel

                         63                                                                                          32

                                                                   Reserved

                         31                                       17 16 15                                           0

                                         Reserved                            hns_ns_mpamcfg_part_sel_partid_sel

                                                                        hns_ns_mpamcfg_part_sel_internal



Table 4-456: cmn_hns_ns_mpamcfg_part_sel attributes
Bits     Name                                 Description                                                                   Type Reset
[63:17] Reserved                              Reserved                                                                      RO    -
[16]     hns_ns_mpamcfg_part_sel_internal     If MPAMF_IDR.HAS_PARTID_NRW = 0, this ﬁeld is RAZ/WI. If                      RW    1'h0
                                              MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete
                                              PARTID_SEL.
[15:0]   hns_ns_mpamcfg_part_sel_partid_sel Selects the partition ID to conﬁgure.                                           RW    16'h0



            4.3.11.18         cmn_hns_ns_mpamcfg_cmax
            MPAM cache maximum capacity partition conﬁguration register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.
            Attributes
            Width
                 64
            Address oﬀset
                 16'h1108
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-441: cmn_hns_ns_mpamcfg_cmax

                         63                                                                                        32

                                                                 Reserved

                         31                                        16 15                 9   8                     0

                                         Reserved                                                  Reserved

                                                                                  hns_ns_mpamcfg_cmax_cmax



Table 4-457: cmn_hns_ns_mpamcfg_cmax attributes
Bits     Name                        Description                                                                   Type Reset
[63:16] Reserved                     Reserved                                                                      RO     -
[15:9]   hns_ns_mpamcfg_cmax_cmax Maximum cache capacity usage in ﬁxed-point fraction of the cache capacity        RW     7'b1111111
                                  by the partition selected by MPAMCFG_PART_SEL.
[8:0]    Reserved                    Reserved                                                                      RO     -



            4.3.11.19         cmn_hns_ns_mpamcfg_mbw_min
            MPAM memory minimum bandwidth partitioning conﬁguration register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1200
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-442: cmn_hns_ns_mpamcfg_mbw_min

                         63                                                                                          32

                                                                 Reserved

                         31                                        16 15                    8   7                    0

                                         Reserved                                                      Reserved

                                                                                   hns_ns_mpamcfg_mbw_min_min



Table 4-458: cmn_hns_ns_mpamcfg_mbw_min attributes
Bits     Name                           Description                                                                         Type Reset
[63:16] Reserved                        Reserved                                                                            RO    -
[15:8]   hns_ns_mpamcfg_mbw_min_min Memory minimum bandwidth allocated to the partition selected by                         RW    8'h0
                                    MPAMCFG_PART_SEL.
[7:0]    Reserved                       Reserved                                                                            RO    -



            4.3.11.20         cmn_hns_ns_mpamcfg_mbw_max
            MPAM memory maximum bandwidth partitioning conﬁguration register.


                          This register is unique for cmn_hns_s. There is also similar but distinct register
                          available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1208
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-443: cmn_hns_ns_mpamcfg_mbw_max

                         63                                                                                             32

                                                                    Reserved

                         31 30                                        16 15                    8   7                    0

                                             Reserved                                                     Reserved

             hns_ns_mp                                                                hns_ns_mpamcfg_mbw_max_max
             amcfg_mbw
             _max_hard
                   lim



Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes
Bits     Name                                  Description                                                                     Type Reset
[63:32] Reserved                               Reserved                                                                        RO    -
[31]     hns_ns_mpamcfg_mbw_max_hardlim 0           When MAX bandwidth is exceeded, the partition may contend with             RW    1'h0
                                                    a low preference for downstream bandwidth beyond its maximum
                                                    bandwidth
                                               1    When MAX bandwidth is exceeded, the partition may not be use
                                                    any more bandwidth until its memory bandwidth measurement falls
                                                    below the maximum limit.
[30:16] Reserved                               Reserved                                                                        RO    -
[15:8]   hns_ns_mpamcfg_mbw_max_max            Memory maximum bandwidth allocated to the partition selected by                 RW    8'h0
                                               MPAMCFG_PART_SEL.
[7:0]    Reserved                              Reserved                                                                        RO    -




           4.3.11.21         cmn_hns_ns_mpamcfg_mbw_winwd
           MPAM memory bandwidth partitioning window width register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1220
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-444: cmn_hns_ns_mpamcfg_mbw_winwd

                        63                                                                                          32

                                                                Reserved

                        31                24 23                                            8   7                    0

                             Reserved              hns_ns_mpamcfg_mbw_winwd_us_int

                                                                                                            hns_ns_mpamcfg_m
                                                                                                            bw_winwd_us_frac



Table 4-460: cmn_hns_ns_mpamcfg_mbw_winwd attributes
Bits     Name                                     Description                                                             Type Reset
[63:24] Reserved                                  Reserved                                                                RO     -
[23:8]   hns_ns_mpamcfg_mbw_winwd_us_int          Memory bandwidth accounting period integer microseconds.                RW     16'h0
[7:0]    hns_ns_mpamcfg_mbw_winwd_us_frac         Memory bandwidth accounting period fractions of a microsecond.          RW     8'h0




           4.3.11.22          cmn_hns_ns_mpamcfg_pri
           MPAM priority partitioning conﬁguration register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1400
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-445: cmn_hns_ns_mpamcfg_pri

                         63                                                                                           32

                                                                  Reserved

                         31                   24 23                 16 15                    8   7                    0

                               Reserved                                       Reserved

                              hns_ns_mpamcfg_pri_dspri                                                        hns_ns_mpamcfg_p
                                                                                                              ri_intpri



Table 4-461: cmn_hns_ns_mpamcfg_pri attributes
Bits     Name                      Description                                                                               Type Reset
[63:24] Reserved                   Reserved                                                                                  RO    -
[23:16] hns_ns_mpamcfg_pri_dspri If HAS_DSPRI is 1, this ﬁeld is a priority value applied to downstream communications       RW    8'h0
                                 from this memory system component for transactions of the partition selected by
                                 MPAMCFG_PART_SEL.
[15:8]   Reserved                  Reserved                                                                                  RO    -

Bits    Name                        Description                                                                               Type Reset
[7:0]   hns_ns_mpamcfg_pri_intpri If HAS_INTPRI is 1, this ﬁeld is a priority value applied internally inside this memory RW        8'h0
                                  system component for transactions of the partition selected by MPAMCFG_PART_SEL.



           4.3.11.23            cmn_hns_ns_mpamcfg_mbw_prop
           Memory bandwidth proportional stride partitioning conﬁguration register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1500
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-446: cmn_hns_ns_mpamcfg_mbw_prop

                        63                                                                                             32

                                                                   Reserved

                        31 30                                                                 8   7                    0

                                                        Reserved

            hns_ns_mp                                                                                          hns_ns_mpamcfg_m
            amcfg_mbw                                                                                          bw_prop_stridem1
             _prop_en




Table 4-462: cmn_hns_ns_mpamcfg_mbw_prop attributes
Bits     Name                                 Description                                                                    Type Reset
[63:32] Reserved                              Reserved                                                                       RO   -
[31]     hns_ns_mpamcfg_mbw_prop_en           0    The selected partition is not regulated by proportional stride            RW   1'h0
                                                   bandwidth partitioning.
                                              1    The selected partition has bandwidth usage regulated by
                                                   proportional stride bandwidth partitioning as controlled by
                                                   STRIDEM1.
[30:8]   Reserved                             Reserved                                                                       RO   -
[7:0]    hns_ns_mpamcfg_mbw_prop_stridem1 Normalized cost of a bandwidth consumption by the partition. STRIDEM1              RW   8'h0
                                          is the stride for the partition minus one.



            4.3.11.24        cmn_hns_ns_mpamcfg_intpartid
            MPAM internal partition narrowing conﬁguration register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1600
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-447: cmn_hns_ns_mpamcfg_intpartid

                         63                                                                                            32

                                                                    Reserved

                         31                                         17 16 15                                            0

                                          Reserved                             hns_ns_mpamcfg_intpartid_intpartid

                                                                         hns_ns_mpamcfg_intpartid_internal



Table 4-463: cmn_hns_ns_mpamcfg_intpartid attributes
Bits     Name                                 Description                                                                     Type Reset
[63:17] Reserved                              Reserved                                                                        RO    -
[16]     hns_ns_mpamcfg_intpartid_internal This bit must be 1 when written to the register. If written as 0, the write will   RW    1'h0
                                           not update the reqPARTID to intPARTID association.
[15:0]   hns_ns_mpamcfg_intpartid_intpartid This ﬁeld contains the intPARTID mapped to the reqPARTID in                       RW    16'h0
                                            MPAMCFG_PART_SEL.



            4.3.11.25          cmn_hns_ns_msmon_cfg_mon_sel
            Memory system performance monitor selection register.


                           This register is unique for cmn_hns_ns. There is also similar but distinct register
                           available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1800
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.
          Figure 4-448: cmn_hns_ns_msmon_cfg_mon_sel

                      63                                                                                         32

                                                               Reserved

                      31                                         16 15                                           0

                                       Reserved                          hns_ns_msmon_cfg_mon_sel_mon_sel




Table 4-464: cmn_hns_ns_msmon_cfg_mon_sel attributes
Bits      Name                                           Description                                                  Type   Reset
[63:16]   Reserved                                       Reserved                                                     RO     -
[15:0]    hns_ns_msmon_cfg_mon_sel_mon_sel               Selects the performance monitor to conﬁgure.                 RW     16'h0



          4.3.11.26        cmn_hns_ns_msmon_capt_evnt
          Memory system performance monitoring capture event generation register.


                       This register is unique for cmn_hns_ns. There is also similar but distinct register
                       available in cmn_hns_s.



          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1808
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-449: cmn_hns_ns_msmon_capt_evnt

                       63                                                                                             32

                                                                Reserved

                       31                                                                                     2   1   0

                                                             Reserved

                                                                                hns_ns_msmon_capt_evnt_all                 hns_ns_ms
                                                                                                                           mon_capt_
                                                                                                                           evnt_now



Table 4-465: cmn_hns_ns_msmon_capt_evnt attributes
Bits   Name                         Description                                                                                Type Reset
[63:2] Reserved                     Reserved                                                                                   RO      -
[1]    hns_ns_msmon_capt_evnt_all   In Secure version, if ALL written as 1 and NOW is also written as 1, signal a capture      RW      1'h0
                                    event to Secure and Non-secure monitors in this memory system component with
                                    CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event
                                    to Secure monitors in this memory system component with CAPT_EVNT = 7. In
                                    Non-secure version if NOW is written as 1, signal a capture event to Non-secure
                                    monitors in this memory system component with CAPT_EVNT = 7.
[0]    hns_ns_msmon_capt_evnt_now When written as 1, this bit causes an event to all monitors in this memory system RW                 1'h0
                                  component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no
                                  event is signalled.



           4.3.11.27        cmn_hns_ns_msmon_cfg_csu_ﬂt
           Memory system performance monitor conﬁgure cache storage usage monitor ﬁlter register.


                        This register is unique for cmn_hns_ns. There is also similar but distinct register
                        available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1810
           Type
                  RW
           Reset value
                See individual bit resets

            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-450: cmn_hns_ns_msmon_cfg_csu_ﬂt

                        63                                                                                          32

                                                                  Reserved

                        31                  24 23                   16 15                                           0

                              Reserved                                       hns_ns_msmon_cfg_csu_flt_partid

                                                            hns_ns_msmon_cfg_csu_flt_pmg



Table 4-466: cmn_hns_ns_msmon_cfg_csu_ﬂt attributes
Bits     Name                             Description                                                                      Type Reset
[63:24] Reserved                          Reserved                                                                         RO    -
[23:16] hns_ns_msmon_cfg_csu_ﬂt_pmg       Conﬁgures the cache storage usage performance monitor to a PMG. The              RW    8'h0
                                          monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures
                                          storage usage by cache lines labelled with both the conﬁgured PARTID and
                                          PMG.
[15:0]   hns_ns_msmon_cfg_csu_ﬂt_partid Conﬁgures the cache storage usage performance monitor to a PARTID. The             RW    16'h0
                                        monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures
                                        the storage usage by cache lines labelled with both the conﬁgured PARTID and
                                        PMG.



            4.3.11.28         cmn_hns_ns_msmon_cfg_csu_ctl
            Memory system performance monitor conﬁgure cache storage usage monitor control register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1818


          Type
                   RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-451: cmn_hns_ns_msmon_cfg_csu_ctl

                        63                                                                                                 32

                                                                      Reserved

                        31 30    28 27 26 25 24 23          20 19 18 17 16 15                    8   7                     0

                                                                                  Reserved

            hns_ns_ms                                                                               hns_ns_msmon_cfg
            mon_cfg_c                                                                               _csu_ctl_type
            su_ctl_en                                               hns_ns_msmon_cfg_csu_ctl_match_partid
             hns_ns_msmon_                                        hns_ns_msmon_cfg_csu_ctl_match_pmg
             cfg_csu_ctl_c                                    Reserved
                   apt_evnt                           hns_ns_msmon_cfg_csu_ctl_subtype
              hns_ns_msmon_cfg_                 hns_ns_msmon_cfg_csu_ctl_oflow_frz
              csu_ctl_capt_rese
                               t
             hns_ns_msmon_cfg_csu
                 _ctl_oflow_status
              hns_ns_msmon_cfg_csu_c
                        tl_oflow_intr



Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes
Bits   Name                                          Description                                                                 Type Reset
[63:32] Reserved                                     Reserved                                                                    RO    -
[31]   hns_ns_msmon_cfg_csu_ctl_en                   0    The monitor is disabled and must not collect any information.          RW    1'h0
                                                     1    The monitor is enabled to collect information according to its
                                                          conﬁguration.
[30:28] hns_ns_msmon_cfg_csu_ctl_capt_evnt           Select the event that triggers capture from the following:                  RW    3'h0

                                                     0    No capture event is triggered
                                                     1    External capture event 1 (optional but recommended)
[27]   hns_ns_msmon_cfg_csu_ctl_capt_reset           Capture is not implemented for the CSU monitor type.                        RW    1'h0
[26]   hns_ns_msmon_cfg_csu_ctl_oﬂow_status 0             No overﬂow has occurred                                                RW    1'h0
                                            1             At least one overﬂow has occurred since this bit was last
                                                          written.
[25]   hns_ns_msmon_cfg_csu_ctl_oﬂow_intr            0    No interrupt.                                                          RW    1'h0
                                                     1    On overﬂow, an implementation-speciﬁc interrupt is signalled.




Bits     Name                                   Description                                                               Type Reset
[24]     hns_ns_msmon_cfg_csu_ctl_oﬂow_frz      0    Monitor count wraps on overﬂow.                                      RW    1'h0
                                                1    Monitor count freezes on overﬂow. The frozen value may be 0
                                                     or another value if the monitor overﬂowed with an increment
                                                     larger than 1
[23:20] hns_ns_msmon_cfg_csu_ctl_subtype        Not currently used for CSU monitors, but reserved for future use.         RW    4'h0
[19:18] Reserved                                Reserved                                                                  RO    -
[17]     hns_ns_msmon_cfg_csu_ctl_match_pmg     0    Monitor storage used by all PMG values.                              RW    1'h0
                                                1    Only monitor storage used with the PMG value matching
                                                     MSMON_CFG_CSU_FLT.PMG.
[16]     hns_ns_msmon_cfg_csu_ctl_match_partid 0     Monitor storage used by all PARTIDs.                                 RW    1'h0
                                               1     Only monitor storage used with the PARTID matching
                                                     MSMON_CFG_CSU_FLT.PARTID.
[15:8]   Reserved                               Reserved                                                                  RO    -
[7:0]    hns_ns_msmon_cfg_csu_ctl_type          Read-only: Constant type indicating the type of the monitor. CSU          RW    8'h43
                                                monitor is TYPE = 0x43.



            4.3.11.29        cmn_hns_ns_msmon_cfg_mbwu_ﬂt
            Memory system performance monitor conﬁgure memory bandwidth usage monitor ﬁlter register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1820
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.
            Figure 4-452: cmn_hns_ns_msmon_cfg_mbwu_ﬂt

                        63                                                                                         32

                                                                 Reserved

                        31                 24 23                   16 15                                           0

                              Reserved                                     hns_ns_msmon_cfg_mbwu_flt_partid

                                                           hns_ns_msmon_cfg_mbwu_flt_pmg



Table 4-468: cmn_hns_ns_msmon_cfg_mbwu_ﬂt attributes
Bits     Name                               Description                                                                   Type Reset
[63:24] Reserved                            Reserved                                                                      RO    -
[23:16] hns_ns_msmon_cfg_mbwu_ﬂt_pmg        Conﬁgures the memory bandwidth usage performance monitor to a PMG.            RW    8'h0
                                            The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or
                                            measures the memory bandwidth used by requests labelled with both the
                                            conﬁgured PARTID and PMG.
[15:0]   hns_ns_msmon_cfg_mbwu_ﬂt_partid Conﬁgures the memory bandwidth usage performance monitor to a PARTID.            RW    16'h0
                                         The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or
                                         measures the memory bandwidth used by requests labelled with both the
                                         conﬁgured PARTID and PMG.



            4.3.11.30        cmn_hns_ns_msmon_cfg_mbwu_ctl
            Memory system performance monitor conﬁgure memory bandwidth usage monitor control register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1828
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.
          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-453: cmn_hns_ns_msmon_cfg_mbwu_ctl

                      63                                                                                              32

                                                                 Reserved

                      31 30    28 27 26 25 24 23       20 19 18 17 16 15                     8   7                    0

                                                                             Reserved

            hns_ns_ms                                                                             hns_ns_msmon_cfg
            mon_cfg_m                                                                             _mbwu_ctl_type
            bwu_ctl_e                                             hns_ns_msmon_cfg_mbwu_ctl_match_partid
                     n                                          hns_ns_msmon_cfg_mbwu_ctl_match_pmg
             hns_ns_msmon_                                  Reserved
             cfg_mbwu_ctl_                          hns_ns_msmon_cfg_mbwu_ctl_subtype
                  capt_evnt                   hns_ns_msmon_cfg_mbwu_ctl_oflow_frz
              hns_ns_msmon_cfg_
              mbwu_ctl_capt_res
                              et
             hns_ns_msmon_cfg_mbw
                u_ctl_oflow_status
              hns_ns_msmon_cfg_mbwu_
                       ctl_oflow_intr



Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes
Bits   Name                                        Description                                                               Type Reset
[63:32] Reserved                                   Reserved                                                                  RO    -
[31]   hns_ns_msmon_cfg_mbwu_ctl_en                0    The monitor is disabled and must not collect any information.        RW    1'h0
                                                   1    The monitor is enabled to collect information according to its
                                                        conﬁguration.
[30:28] hns_ns_msmon_cfg_mbwu_ctl_capt_evnt        Select the event that triggers capture from the following:                RW    3'h0

                                                   0    No capture event is triggered
                                                   1    External capture event 1 (optional but recommended)
[27]   hns_ns_msmon_cfg_mbwu_ctl_capt_reset        0: Monitor is not reset on capture. 1: Monitor is reset on capture.       RW    1'h0
[26]   hns_ns_msmon_cfg_mbwu_ctl_oﬂow_status 0          No overﬂow has occurred                                              RW    1'h0
                                             1          At least one overﬂow has occurred since this bit was last
                                                        written.
[25]   hns_ns_msmon_cfg_mbwu_ctl_oﬂow_intr         0    No interrupt.                                                        RW    1'h0
                                                   1    On overﬂow, an implementation-speciﬁc interrupt is
                                                        signalled.
[24]   hns_ns_msmon_cfg_mbwu_ctl_oﬂow_frz          0    Monitor count wraps on overﬂow.                                      RW    1'h0
                                                   1    Monitor count freezes on overﬂow. The frozen value may
                                                        be 0 or another value if the monitor overﬂowed with an
                                                        increment larger than 1




Bits     Name                                     Description                                                            Type Reset
[23:20] hns_ns_msmon_cfg_mbwu_ctl_subtype         A monitor can have other event matching criteria. The meaning of       RW    4'h0
                                                  values in this ﬁeld varies by monitor type. The MBWU monitor type
                                                  supports:

                                                  0    Do not count any bandwidth.
                                                  1    Count bandwidth used by memory reads
                                                  2    Count bandwidth used by memory writes
                                                  3    Count bandwidth used by memory reads and memory
                                                       writes All other values are reserved and behaviour of a
                                                       monitor with SUBTYPE set to one of the reserved values is
                                                       UNPREDICTABLE.
[19:18] Reserved                                  Reserved                                                               RO    -
[17]     hns_ns_msmon_cfg_mbwu_ctl_match_pmg      0    Monitor bandwidth used by all PMG values.                         RW    1'h0
                                                  1    Only monitor bandwidth used with the PMG value matching
                                                       MSMON_CFG_CSU_FLT.PMG.
[16]     hns_ns_msmon_cfg_mbwu_ctl_match_partid 0      Monitor bandwidth used by all PARTIDs                             RW    1'h0
                                                1      Only monitor bandwidth used with the PARTID matching
                                                       MSMON_CFG_MBWU_FLT.PARTID.
[15:8]   Reserved                                 Reserved                                                               RO    -
[7:0]    hns_ns_msmon_cfg_mbwu_ctl_type           Read-only: Constant type indicating the type of the monitor. MBWU      RW    8'h42
                                                  monitor is TYPE = 0x42.



           4.3.11.31        cmn_hns_ns_msmon_csu
           Memory system performance monitor cache storage usage monitor register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1840
           Type
                    RW
           Reset value
                See individual bit resets


            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-454: cmn_hns_ns_msmon_csu

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                             hns_ns_msmon_csu_value

                             hns_ns_msmon_csu_nrdy



Table 4-470: cmn_hns_ns_msmon_csu attributes
Bits     Name                       Description                                                                              Type Reset
[63:32] Reserved                    Reserved                                                                                 RO    -
[31]     hns_ns_msmon_csu_nrdy Indicates that the monitor does not have accurate data, possibly because insuﬃcient           RW    1'h0
                               time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_ns_msmon_csu_value Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache             RW    31'h0
                                storage usage in bytes.



            4.3.11.32           cmn_hns_ns_msmon_csu_capture
            Memory system performance monitor cache storage usage capture register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1848
            Type
                   RW



            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-455: cmn_hns_ns_msmon_csu_capture

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                        hns_ns_msmon_csu_vapture_value

                             hns_ns_msmon_csu_capture_nrdy



Table 4-471: cmn_hns_ns_msmon_csu_capture attributes
Bits     Name                                Description                                                                     Type Reset
[63:32] Reserved                             Reserved                                                                        RO    -
[31]     hns_ns_msmon_csu_capture_nrdy Indicates that the monitor does not have accurate data, possibly because              RW    1'h0
                                       insuﬃcient time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_ns_msmon_csu_vapture_value Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the           RW    31'h0
                                        cache storage usage in bytes.



            4.3.11.33           cmn_hns_ns_msmon_mbwu
            Memory system performance monitor memory bandwidth usage monitor register.


                          This register is unique for cmn_hns_ns. There is also similar but distinct register
                          available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1860



            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-456: cmn_hns_ns_msmon_mbwu

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                            hns_ns_msmon_mbwu_value

                             hns_ns_msmon_mbwu_nrdy



Table 4-472: cmn_hns_ns_msmon_mbwu attributes
Bits     Name                          Description                                                                           Type Reset
[63:32] Reserved                       Reserved                                                                              RO    -
[31]     hns_ns_msmon_mbwu_nrdy Indicates that the monitor does not have accurate data, possibly because insuﬃcient          RW    1'h0
                                time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_ns_msmon_mbwu_value Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the             RW    31'h0
                                 memory channel bandwidth usage in megabytes.



            4.3.11.34           cmn_hns_ns_msmon_mbwu_capture
            Memory system performance monitor memory bandwidth usage capture register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64



            Address oﬀset
                 16'h1868
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-457: cmn_hns_ns_msmon_mbwu_capture

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                        hns_ns_msmon_mbwu_capture_value

                             hns_ns_msmon_mbwu_capture_nrdy



Table 4-473: cmn_hns_ns_msmon_mbwu_capture attributes
Bits     Name                                  Description                                                                   Type Reset
[63:32] Reserved                               Reserved                                                                      RO    -
[31]     hns_ns_msmon_mbwu_capture_nrdy Indicates that the monitor does not have accurate data, possibly because             RW    1'h0
                                        insuﬃcient time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_ns_msmon_mbwu_capture_value Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE            RW    31'h0
                                         is the memory channel bandwidth usage in megabytes.



            4.3.11.35           cmn_hns_ns_mpamcfg_cpbm
            MPAM cache portion bitmap partition conﬁguration register.


                         This register is unique for cmn_hns_ns. There is also similar but distinct register
                         available in cmn_hns_s.



            Conﬁgurations
            This register is available in all conﬁgurations.




            Attributes
            Width
                 64
            Address oﬀset
                 16'h2000
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-458: cmn_hns_ns_mpamcfg_cpbm

                        63                                                                                          32

                                                                  Reserved

                        31                                          16 15                                           0

                                          Reserved                              hns_ns_mpamcfg_cpbm_cpbm




Table 4-474: cmn_hns_ns_mpamcfg_cpbm attributes
Bits     Name                         Description                                                                        Type Reset
[63:16] Reserved                      Reserved                                                                           RO   -
[15:0]   hns_ns_mpamcfg_cpbm_cpbm Bitmap of portions of cache capacity allocable by the partition selected by            RW   16'hFFFF
                                  MPAMCFG_PART_SEL. NOTE: CPBM can not be all zeros for any PARTID.



            4.3.12 HN-F MPAM_S register descriptions
            This section lists the HN‑F MPAM_S registers.


            4.3.12.1 cmn_hns_mpam_s_node_info
            Provides component identiﬁcation information.

            Conﬁgurations
            This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-459: cmn_hns_mpam_s_node_info

                          63                                        48 47                                           32

                                          Reserved                                       logical_id

                          31                                        16 15                                           0

                                           node_id                                       node_type




Table 4-475: cmn_hns_mpam_s_node_info attributes
Bits         Name                  Description                                 Type       Reset
[63:48]      Reserved              Reserved                                    RO         -
[47:32]      logical_id            $logical_id_description                     RO         Conﬁguration dependent
[31:16]      node_id               $node_id_description                        RO         Conﬁguration dependent
[15:0]       node_type             $node_type_description                      RO         Conﬁguration dependent



          4.3.12.2 cmn_hns_mpam_s_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64



          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-460: cmn_hns_mpam_s_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-476: cmn_hns_mpam_s_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



          4.3.12.3 cmn_hns_mpam_s_secure_register_groups_override
          Allows Non-secure access to predeﬁned groups of Secure registers.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h980
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-461: cmn_hns_mpam_s_secure_register_groups_override

                      63                                                                                               32

                                                                 Reserved

                      31                                                                       7   6   5               0

                                                      Reserved                                             Reserved

                                                                                                       mpam



Table 4-477: cmn_hns_mpam_s_secure_register_groups_override attributes
Bits      Name             Description                                                                                Type   Reset
[63:7]    Reserved         Reserved                                                                                   RO     -
[6]       mpam             Allows Non-secure access to Secure MPAM registers                                          RW     1'b0
[5:0]     Reserved         Reserved                                                                                   RO     -



          4.3.12.4 cmn_hns_s_mpam_idr
          MPAM features ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1000
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.


           Figure 4-462: cmn_hns_s_mpam_idr

                       63                                                                                           32

                                                                  Reserved

                       31 30 29 28 27 26 25 24 23                      16 15                                        0

                                                    hns_mpam_pmg_max               hns_mpam_partid_max

             hns_mpam_                         hns_mpam_has_ccap_part
             has_parti                      hns_mpam_has_cpor_part
                  d_nrw                   hns_mpam_has_mbw_part
              hns_mpam_ha              hns_mpam_has_pri_part
                   s_msmon
               hns_mpam_has_
                     impl_idr
                       Reserved



Table 4-478: cmn_hns_s_mpam_idr attributes
Bits     Name                      Description                                                             Type Reset
[63:32] Reserved                   Reserved                                                                RO   -
[31]     hns_mpam_has_partid_nrw 0                                                                         RO   Conﬁguration
                                           HN-F does not support MPAM PARTID Narrowing                          dependent

                                   1
                                           HN-F supports MPAM PARTID Narrowing
[30]     hns_mpam_has_msmon        0                                                                       RO   Conﬁguration
                                           MPAM performance monitoring is not supported                         dependent

                                   1
                                           MPAM performance monitoring is supported
[29]     hns_mpam_has_impl_idr     0                                                                       RO   Conﬁguration
                                           MPAM implementation speciﬁc partitioning features not                dependent
                                           supported
                                   1
                                           MPAM implementation speciﬁc partitioning features
                                           supported
[28]     Reserved                  Reserved                                                                RO   -
[27]     hns_mpam_has_pri_part     0     MPAM priority partitioning is not supported                       RO   Conﬁguration
                                   1     MPAM priority partitioning is supported                                dependent
[26]     hns_mpam_has_mbw_part 0         MPAM memory bandwidth partitioning is not supported               RO   Conﬁguration
                               1         MPAM memory bandwidth partitioning is supported                        dependent
[25]     hns_mpam_has_cpor_part    0     MPAM cache portion partitioning is not supported                  RO   Conﬁguration
                                   1     MPAM cache portion partitioning is supported                           dependent
[24]     hns_mpam_has_ccap_part    0     MPAM cache maximum capacity partitioning is not                   RO   Conﬁguration
                                         supported                                                              dependent
                                   1     MPAM cache maximum capacity partitioning is supported
[23:16] hns_mpam_pmg_max           Maximum value of Non-secure PMG supported by this HN-F                  RO   Conﬁguration
                                                                                                                dependent
[15:0]   hns_mpam_partid_max       Maximum value of Non-secure PARTID supported by this HN-F               RO   Conﬁguration
                                                                                                                dependent




           4.3.12.5 cmn_hns_mpam_sidr
           MPAM features Secure ID register. This is Secure (S) register only.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1008
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-463: cmn_hns_mpam_sidr

                        63                                                                                        32

                                                                Reserved

                        31                24 23                   16 15                                           0

                             Reserved                                           hns_mpam_s_partid_max

                                                          hns_mpam_s_pmg_max



Table 4-479: cmn_hns_mpam_sidr attributes
Bits     Name                     Description                                                      Type Reset
[63:24] Reserved                  Reserved                                                         RO     -
[23:16] hns_mpam_s_pmg_max        Maximum value of Secure PMG supported by this HN-F               RO     Conﬁguration dependent
[15:0]   hns_mpam_s_partid_max    Maximum value of Secure PARTID supported by this HN-F            RO     Conﬁguration dependent



           4.3.12.6 cmn_hns_s_mpam_iidr
           MPAM Implementation ID register. This is a shared register for S and NS

           Conﬁgurations
           This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1018
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-464: cmn_hns_s_mpam_iidr

                        63                                                                                            32

                                                                    Reserved

                        31                                20 19       16 15       12 11                               0

                             hns_mpam_iidr_productid                                      hns_mpam_iidr_implementer

                                        hns_mpam_iidr_variant                   hns_mpam_iidr_revision



Table 4-480: cmn_hns_s_mpam_iidr attributes
Bits     Name                          Description                                                                         Type Reset
[63:32] Reserved                       Reserved                                                                            RO   -
[31:20] hns_mpam_iidr_productid        Implementation deﬁned value identifying MPAM memory system component                RO   12'h000
[19:16] hns_mpam_iidr_variant          Implementation deﬁned value identifying major revision of the product               RO   4'b0000
[15:12] hns_mpam_iidr_revision         Implementation deﬁned value identifying minor revision of the product               RO   4'b0000
[11:0]   hns_mpam_iidr_implementer Implementation deﬁned value identifying company that implemented MPAM                   RO   12'h43B
                                   memory system component



            4.3.12.7 cmn_hns_s_mpam_aidr
            MPAM architecture ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.




            Attributes
            Width
                 64
            Address oﬀset
                 16'h1020
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-465: cmn_hns_s_mpam_aidr

                        63                                                                                            32

                                                                  Reserved

                        31                                                                   8   7         4   3      0

                                                      Reserved

                                                                  hns_mpam_aidr_arch_major_rev                      hns_mpam_aid
                                                                                                                    r_arch_minor
                                                                                                                    _rev



Table 4-481: cmn_hns_s_mpam_aidr attributes
Bits    Name                           Description                                                                         Type Reset
[63:8] Reserved                        Reserved                                                                            RO    -
[7:4]   hns_mpam_aidr_arch_major_rev Major revision of the MPAM architecture that this memory system component             RO    4'b0001
                                     implements
[3:0]   hns_mpam_aidr_arch_minor_rev Minor revision of the MPAM architecture that this memory system component             RO    4'b0000
                                     implements



            4.3.12.8 cmn_hns_s_mpam_impl_idr
            MPAM Implementation deﬁned partitioning feature ID register. This is a shared register for S and
            NS

            Conﬁgurations
            This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'h1028
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-466: cmn_hns_s_mpam_impl_idr

                      63                                                                                             32

                                                                 Reserved

                      31                                                                                             0

                                                           hns_mpam_impl_idr




Table 4-482: cmn_hns_s_mpam_impl_idr attributes
Bits      Name                         Description                                                        Type   Reset
[63:32]   Reserved                     Reserved                                                           RO     -
[31:0]    hns_mpam_impl_idr            Implementation deﬁned partitioning features.                       RO     32'h00000000



          4.3.12.9 cmn_hns_s_mpam_cpor_idr
          MPAM cache portion partitioning ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1030



            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-467: cmn_hns_s_mpam_cpor_idr

                        63                                                                                          32

                                                                  Reserved

                        31                                          16 15                                           0

                                          Reserved                              hns_mpam_cpor_idr_cpbm_wd




Table 4-483: cmn_hns_s_mpam_cpor_idr attributes
Bits     Name                          Description                                                         Type Reset
[63:16] Reserved                       Reserved                                                            RO   -
[15:0]   hns_mpam_cpor_idr_cpbm_wd Number of bits in the cache portion partitioning bit map of this        RO   Conﬁguration
                                   device.                                                                      dependent



            4.3.12.10         cmn_hns_s_mpam_ccap_idr
            MPAM cache capacity partitioning ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1038
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.
            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-468: cmn_hns_s_mpam_ccap_idr

                        63                                                                                           32

                                                                  Reserved

                        31                                                                         6   5             0

                                                         Reserved

                                                                                                                hns_mpam_ccap_
                                                                                                                idr_cmax_wd



Table 4-484: cmn_hns_s_mpam_ccap_idr attributes
Bits    Name                         Description                                                           Type Reset
[63:6] Reserved                      Reserved                                                              RO    -
[5:0]   hns_mpam_ccap_idr_cmax_wd Number of fractional bits implemented in the cache capacity              RO    Conﬁguration
                                  partitioning.                                                                  dependent



            4.3.12.11         cmn_hns_s_mpam_mbw_idr
            MPAM Memory Bandwidth partitioning ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1040
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-469: cmn_hns_s_mpam_mbw_idr

                      63                                                                                         32

                                                               Reserved

                      31   29 28                                 16 15 14 13 12 11 10   9       6   5            0

                                   hns_mpam_mbw_idr_bwpbm_wd                            Reserved

                           Reserved                     Reserved                                        hns_mpam_mbw_i
                                           hns_mpam_mbw_idr_windwr                                      dr_bwa_wd
                                           hns_mpam_mbw_idr_has_prop                 hns_mpam_mbw_idr_has_min
                                                                                  hns_mpam_mbw_idr_has_max
                                                                                hns_mpam_mbw_idr_has_pbm



Table 4-485: cmn_hns_s_mpam_mbw_idr attributes
Bits    Name                           Description                                                                    Type Reset
[63:29] Reserved                       Reserved                                                                       RO    -
[28:16] hns_mpam_mbw_idr_bwpbm_wd Number of bits indication portions in MPAMCFG_MBW_PBM register.                     RO    13'h0
[15]    Reserved                       Reserved                                                                       RO    -
[14]    hns_mpam_mbw_idr_windwr        0   The bandwidth accounting period should be read from                        RO    1'h0
                                           MPAMCFG_MBW_WINDWR register, which might be ﬁxed
                                       1   The bandwidth accounting width is readable and writable per
                                           partition in MPAMCFG_MBW_WINDWR register.
[13]    hns_mpam_mbw_idr_has_prop      0   There is no memory bandwidth proportional stride control and no            RO    1'h0
                                           MPAMCFG_MBW_PROP register
                                       1   MPAMCFG_MBW_PROP register exists and memory bandwidth
                                           proportional stride memory bandwidth allocation scheme is
                                           supported.
[12]    hns_mpam_mbw_idr_has_pbm       0   There is no memory bandwidth portion control and no                        RO    1'h0
                                           MPAMCFG_MBW_PBM register
                                       1   MPAMCFG_MBW_PBM register exists and memory bandwidth
                                           portion allocation scheme is supported.
[11]    hns_mpam_mbw_idr_has_max       0   There is no maximum memory bandwidth control and no                        RO    1'h0
                                           MPAMCFG_MBW_MAX register
                                       1   MPAMCFG_MBW_MAX register exists and maximum memory
                                           bandwidth allocation scheme is supported.
[10]    hns_mpam_mbw_idr_has_min       0   There is no minimum memory bandwidth control and no                        RO    1'h0
                                           MPAMCFG_MBW_MIN register
                                       1   MPAMCFG_MBW_MIN register exists and minimum memory
                                           bandwidth allocation scheme is supported.
[9:6]   Reserved                       Reserved                                                                       RO    -
[5:0]   hns_mpam_mbw_idr_bwa_wd        Number of implemented bits in bandwidth allocation ﬁelds: MIN, MAX, and        RO    4'b0000
                                       STRIDE. Value must be between 1 to 16



          4.3.12.12        cmn_hns_s_mpam_pri_idr
          MPAM Priority partitioning ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.
           Attributes
           Width
                64
           Address oﬀset
                16'h1048
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-470: cmn_hns_s_mpam_pri_idr

                        63                                                                                                    32

                                                                    Reserved

                        31              26 25              20 19 18 17 16 15              10   9              4   3   2   1   0

                             Reserved                                          Reserved

                   hns_mpam_pri_idr_dspri_wd                                                                         hns_mpam_
                                                Reserved                                                             pri_idr_h
                        hns_mpam_pri_idr_has_dspri_0_is_low                                                          as_intpri
                                    hns_mpam_pri_idr_has_dspri                                                     hns_mpam_pr
                                                                                                                   i_idr_intpr
                                                                                                                   i_0_is_low
                                                                                                               Reserved
                                                                                                     hns_mpam_pri_idr_intpri
                                                                                                     _wd



Table 4-486: cmn_hns_s_mpam_pri_idr attributes
Bits    Name                                    Description                                                                        Type Reset
[63:26] Reserved                                Reserved                                                                           RO   -
[25:20] hns_mpam_pri_idr_dspri_wd               Number of bits in downstream priority ﬁeld (DSPRI) in MPAMCFG_PRI.                 RO   6'h0
[19:18] Reserved                                Reserved                                                                           RO   -
[17]    hns_mpam_pri_idr_has_dspri_0_is_low 0        In the DSPRI ﬁeld, a value of 0 means highest priority                        RO   1'h0
                                            1        In the DSPRI ﬁeld, a value of 0 means lowest priority.
[16]    hns_mpam_pri_idr_has_dspri              0   This memory system component supports priority, but doesn't have               RO   1'h0
                                                    a downstream priority (DSPRI) ﬁeld in MPAMCFG_PRI.
                                                1   This memory system component supports downstream priority and
                                                    has an DSPRI ﬁeld.
[15:10] Reserved                                Reserved                                                                           RO   -
[9:4]   hns_mpam_pri_idr_intpri_wd              Number of bits in the internal priority ﬁeld (INTPRI) in MPAMCFG_PRI.              RO   6'h0
[3:2]   Reserved                                Reserved                                                                           RO   -


Bits     Name                                  Description                                                                  Type Reset
[1]      hns_mpam_pri_idr_intpri_0_is_low      0    In the INTPRI ﬁeld, a value of 0 means highest priority.                RO       1'h0
                                               1    In the INTPRI ﬁeld, a value of 0 means lowest priority.
[0]      hns_mpam_pri_idr_has_intpri           0    This memory system component supports priority, but doesn't have        RO       1'h0
                                                    an internal priority ﬁeld in MPAMCFG_PRI.
                                               1    This memory system component supports internal priority and has
                                                    an INTPRI ﬁeld.



            4.3.12.13         cmn_hns_s_mpam_partid_nrw_idr
            MPAM PARTID narrowing ID register. This is a shared register for S and NS

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1050
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-471: cmn_hns_s_mpam_partid_nrw_idr

                        63                                                                                           32

                                                                   Reserved

                        31                                           16 15                                           0

                                            Reserved

                                                                                                  hns_mpam_partid_nrw_idr_i
                                                                                                  ntpartid_max



Table 4-487: cmn_hns_s_mpam_partid_nrw_idr attributes
Bits     Name                                      Description                                                            Type Reset
[63:16] Reserved                                   Reserved                                                               RO     -
[15:0]   hns_mpam_partid_nrw_idr_intpartid_max This ﬁeld indicates the largest intPARTID supported in this component. RO         16'h00

          4.3.12.14             cmn_hns_s_mpam_msmon_idr
          MPAM performance monitoring ID register. This is a shared register for S and NS

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1080
          Type
                   RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-472: cmn_hns_s_mpam_msmon_idr

                        63                                                                                             32

                                                                   Reserved

                        31 30                                  18 17 16 15                                             0

                                         Reserved                                          Reserved

            hns_mpam_                                                  hns_mpam_msmon_csu
            msmon_has                                                hns_mpam_msmon_mbwu
            _local_ca
              pt_evnt



Table 4-488: cmn_hns_s_mpam_msmon_idr attributes
Bits   Name                                      Description                                                      Type Reset
[63:32] Reserved                                 Reserved                                                         RO        -
[31]   hns_mpam_msmon_has_local_capt_evnt Has the local capture event generator and the                           RO        1'h1
                                          MSMON_CAPT_EVNT register.
[30:18] Reserved                                 Reserved                                                         RO        -
[17]   hns_mpam_msmon_mbwu                       This component has a performance monitor for Memory              RO        Conﬁguration
                                                 Bandwidth Usage by PARTID and PMG.                                         dependent
[16]   hns_mpam_msmon_csu                        This component has a performance monitor for Cache Storage       RO        Conﬁguration
                                                 Usage by PARTID and PMG.                                                   dependent


Bits     Name                                      Description                                                      Type Reset
[15:0]   Reserved                                  Reserved                                                         RO        -



           4.3.12.15             cmn_hns_s_mpam_csumon_idr
           MPAM cache storage usage monitor ID register. This is a shared register for S and NS

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1088
           Type
                    RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-473: cmn_hns_s_mpam_csumon_idr

                         63                                                                                              32

                                                                     Reserved

                         31 30                                         16 15                                             0

                                                Reserved                            hns_mpam_csumon_num_mon

                              hns_mpam_csumon_has_capture



Table 4-489: cmn_hns_s_mpam_csumon_idr attributes
Bits     Name                               Description                                                               Type Reset
[63:32] Reserved                            Reserved                                                                  RO          -
[31]     hns_mpam_csumon_has_capture 0           MSMON_CSU_CAPTURE is not implemented and there is no                 RO          1'h1
                                                 support for capture events in this component's CSU monitor
                                                 feature
                                            1    This component's CSU monitor feature has an
                                                 MSMON_CSU_CAPTURE register for every MSMON_CSU and
                                                 supports the capture event behaviour.
[30:16] Reserved                            Reserved                                                                  RO          -

Bits     Name                              Description                                                               Type Reset
[15:0]   hns_mpam_csumon_num_mon           The number of CSU monitoring counters implemented in this component. RO          Conﬁguration
                                                                                                                            dependent



           4.3.12.16            cmn_hns_s_mpam_mbwumon_idr
           MPAM memory bandwidth usage monitor ID register. This is a shared register for S and NS

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1090
           Type
                   RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-474: cmn_hns_s_mpam_mbwumon_idr

                        63                                                                                            32

                                                                    Reserved

                        31 30                                         16 15                                           0

                                             Reserved                             hns_mpam_mbwumon_num_mon

                             hns_mpam_mbwumon_has_capture



Table 4-490: cmn_hns_s_mpam_mbwumon_idr attributes
Bits     Name                                Description                                                                     Type Reset
[63:32] Reserved                             Reserved                                                                        RO    -
[31]     hns_mpam_mbwumon_has_capture 0           MSMON_MBWU_CAPTURE is not implemented and there is no                      RO    1'h0
                                                  support for capture events in this component's MBWU monitor
                                                  feature.
                                             1    This component's MBWU monitor feature has an
                                                  MSMON_MBWU_CAPTURE register for every MSMON_MBWU and
                                                  supports the capture event behaviour.

Bits     Name                            Description                                                                        Type Reset
[30:16] Reserved                         Reserved                                                                           RO      -
[15:0]   hns_mpam_mbwumon_num_mon        The number of MBWU monitoring counters implemented in this component.              RO      16'h0



           4.3.12.17         cmn_hns_s_mpam_ecr
           MPAM Error Control Register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h10F0
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-475: cmn_hns_s_mpam_ecr

                        63                                                                                         32

                                                                Reserved

                        31                                                                                     1   0

                                                              Reserved

                                                                                                                        hns_s_mpa
                                                                                                                        m_ecr_int
                                                                                                                        en



Table 4-491: cmn_hns_s_mpam_ecr attributes
Bits   Name                  Description                                                                                 Type Reset
[63:1] Reserved              Reserved                                                                                    RO    -
[0]    hns_s_mpam_ecr_inten Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN RW           1'h0
                            = 1, MPAM error interrupts are generated.



           4.3.12.18        cmn_hns_s_mpam_esr
           MPAM Error Status Register.


                        This register is unique for cmn_hns_s. There is also similar but distinct register
                        available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h10F8
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-476: cmn_hns_s_mpam_esr

                        63                                                                                           32

                                                                   Reserved

                        31 30    28 27         24 23                  16 15                                          0

                                                                                 hns_s_mpam_esr_partid_mon

             hns_s_mpa                                      hns_s_mpam_esr_pmg
             m_esr_ovr                       hns_s_mpam_esr_errcode
                    wr
                   Reserved



Table 4-492: cmn_hns_s_mpam_esr attributes
Bits     Name                            Description                                                                        Type Reset
[63:32] Reserved                         Reserved                                                                           RO    -
[31]     hns_s_mpam_esr_ovrwr            Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE RW      1'h0
                                         is non-zero, a single error has occurred and is recorded in this register. If 1 and
                                         ERRCODE is non-zero, multiple errors have occurred and this register records the
                                         most recent error. The state where this bit is 1 and ERRCODE is zero is not produced
                                         by hardware and is only reached when software writes this combination into this
                                         register.
[30:28] Reserved                         Reserved                                                                           RO    -
[27:24] hns_s_mpam_esr_errcode           Error code                                                                         RW    4'h0
[23:16] hns_s_mpam_esr_pmg               PMG captured if the error code captures PMG, otherwise 0x0000.                     RW    8'h0
[15:0]   hns_s_mpam_esr_partid_mon PARTID captured if the error code captures PARTID. MON selector captured if the          RW    16'h0
                                   error code captures MON. Otherwise 0x0000.



            4.3.12.19           cmn_hns_s_mpamcfg_part_sel
            MPAM partition conﬁguration selection register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1100



            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-477: cmn_hns_s_mpamcfg_part_sel

                         63                                                                                          32

                                                                   Reserved

                         31                                       17 16 15                                           0

                                           Reserved                          hns_s_mpamcfg_part_sel_partid_sel

                                                                        hns_s_mpamcfg_part_sel_internal



Table 4-493: cmn_hns_s_mpamcfg_part_sel attributes
Bits     Name                                Description                                                                    Type Reset
[63:17] Reserved                             Reserved                                                                       RO    -
[16]     hns_s_mpamcfg_part_sel_internal     If MPAMF_IDR.HAS_PARTID_NRW = 0, this ﬁeld is RAZ/WI. If                       RW    1'h0
                                             MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete
                                             PARTID_SEL.
[15:0]   hns_s_mpamcfg_part_sel_partid_sel Selects the partition ID to conﬁgure.                                            RW    16'h0



            4.3.12.20          cmn_hns_s_mpamcfg_cmax
            MPAM cache maximum capacity partition conﬁguration register.


                          This register is unique for cmn_hns_s. There is also similar but distinct register
                          available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.




            Attributes
            Width
                 64
            Address oﬀset
                 16'h1108
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-478: cmn_hns_s_mpamcfg_cmax

                         63                                                                                        32

                                                                 Reserved

                         31                                        16 15                 9   8                     0

                                         Reserved                                                  Reserved

                                                                                  hns_s_mpamcfg_cmax_cmax



Table 4-494: cmn_hns_s_mpamcfg_cmax attributes
Bits     Name                       Description                                                                    Type Reset
[63:16] Reserved                    Reserved                                                                       RO     -
[15:9]   hns_s_mpamcfg_cmax_cmax Maximum cache capacity usage in ﬁxed-point fraction of the cache capacity by RW          7'b1111111
                                 the partition selected by MPAMCFG_PART_SEL.
[8:0]    Reserved                   Reserved                                                                       RO     -




            4.3.12.21        cmn_hns_s_mpamcfg_mbw_min
            MPAM memory minimum bandwidth partitioning conﬁguration register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1200
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-479: cmn_hns_s_mpamcfg_mbw_min

                        63                                                                                           32

                                                                 Reserved

                        31                                         16 15                    8   7                    0

                                         Reserved                                                      Reserved

                                                                                   hns_s_mpamcfg_mbw_min_min



Table 4-495: cmn_hns_s_mpamcfg_mbw_min attributes
Bits     Name                         Description                                                                           Type Reset
[63:16] Reserved                      Reserved                                                                              RO    -
[15:8]   hns_s_mpamcfg_mbw_min_min Memory minimum bandwidth allocated to the partition selected by                          RW    8'h0
                                   MPAMCFG_PART_SEL.


Bits    Name                            Description                                                                           Type Reset
[7:0]   Reserved                        Reserved                                                                              RO    -



          4.3.12.22             cmn_hns_s_mpamcfg_mbw_max
          MPAM memory maximum bandwidth partitioning conﬁguration register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1208
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_mpam_s_secure_register_groups_override.mpam
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-480: cmn_hns_s_mpamcfg_mbw_max

                        63                                                                                             32

                                                                   Reserved

                        31 30                                        16 15                    8   7                    0

                                            Reserved                                                     Reserved

            hns_s_mpa                                                                hns_s_mpamcfg_mbw_max_max
            mcfg_mbw_
            max_hardl
                   im



Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes
Bits     Name                            Description                                                                     Type Reset
[63:32] Reserved                         Reserved                                                                        RO    -
[31]     hns_s_mpamcfg_mbw_max_hardlim 0      When MAX bandwidth is exceeded, the partition may contend with             RW    1'h0
                                              a low preference for downstream bandwidth beyond its maximum
                                              bandwidth
                                         1    When MAX bandwidth is exceeded, the partition may not be use any
                                              more bandwidth until its memory bandwidth measurement falls below
                                              the maximum limit.
[30:16] Reserved                         Reserved                                                                        RO    -
[15:8]   hns_s_mpamcfg_mbw_max_max       Memory maximum bandwidth allocated to the partition selected by                 RW    8'h0
                                         MPAMCFG_PART_SEL.
[7:0]    Reserved                        Reserved                                                                        RO    -



           4.3.12.23        cmn_hns_s_mpamcfg_mbw_winwd
           MPAM memory bandwidth partitioning window width register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1220
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-481: cmn_hns_s_mpamcfg_mbw_winwd

                        63                                                                                          32

                                                                 Reserved

                        31                24 23                                            8   7                    0

                             Reserved               hns_s_mpamcfg_mbw_winwd_us_int

                                                                                                            hns_s_mpamcfg_mb
                                                                                                            w_winwd_us_frac



Table 4-497: cmn_hns_s_mpamcfg_mbw_winwd attributes
Bits     Name                                     Description                                                             Type Reset
[63:24] Reserved                                  Reserved                                                                RO     -
[23:8]   hns_s_mpamcfg_mbw_winwd_us_int           Memory bandwidth accounting period integer microseconds.                RW     16'h0
[7:0]    hns_s_mpamcfg_mbw_winwd_us_frac          Memory bandwidth accounting period fractions of a microsecond.          RW     8'h0



           4.3.12.24         cmn_hns_s_mpamcfg_pri
           MPAM priority partitioning conﬁguration register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1400
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.


            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-482: cmn_hns_s_mpamcfg_pri

                         63                                                                                            32

                                                                   Reserved

                         31                   24 23                  16 15                    8   7                    0

                               Reserved                                        Reserved

                               hns_s_mpamcfg_pri_dspri                                                         hns_s_mpamcfg_pr
                                                                                                               i_intpri



Table 4-498: cmn_hns_s_mpamcfg_pri attributes
Bits     Name                      Description                                                                                Type Reset
[63:24] Reserved                   Reserved                                                                                   RO    -
[23:16] hns_s_mpamcfg_pri_dspri If HAS_DSPRI is 1, this ﬁeld is a priority value applied to downstream communications         RW    8'h0
                                from this memory system component for transactions of the partition selected by
                                MPAMCFG_PART_SEL.
[15:8]   Reserved                  Reserved                                                                                   RO    -
[7:0]    hns_s_mpamcfg_pri_intpri If HAS_INTPRI is 1, this ﬁeld is a priority value applied internally inside this memory     RW    8'h0
                                  system component for transactions of the partition selected by MPAMCFG_PART_SEL.



            4.3.12.25          cmn_hns_s_mpamcfg_mbw_prop
            Memory bandwidth proportional stride partitioning conﬁguration register.


                          This register is unique for cmn_hns_s. There is also similar but distinct register
                          available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1500
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-483: cmn_hns_s_mpamcfg_mbw_prop

                        63                                                                                              32

                                                                     Reserved

                        31 30                                                                  8   7                    0

                                                          Reserved

                             hns_s_mpamcfg_mbw_prop_en                                                          hns_s_mpamcfg_mb
                                                                                                                w_prop_stridem1



Table 4-499: cmn_hns_s_mpamcfg_mbw_prop attributes
Bits     Name                                  Description                                                                     Type Reset
[63:32] Reserved                               Reserved                                                                        RO    -
[31]     hns_s_mpamcfg_mbw_prop_en             0    The selected partition is not regulated by proportional stride             RW    1'h0
                                                    bandwidth partitioning.
                                               1    The selected partition has bandwidth usage regulated by
                                                    proportional stride bandwidth partitioning as controlled by
                                                    STRIDEM1.
[30:8]   Reserved                              Reserved                                                                        RO    -
[7:0]    hns_s_mpamcfg_mbw_prop_stridem1 Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is              RW    8'h0
                                         the stride for the partition minus one.



            4.3.12.26           cmn_hns_s_mpamcfg_intpartid
            MPAM internal partition narrowing conﬁguration register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64

            Address oﬀset
                 16'h1600
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-484: cmn_hns_s_mpamcfg_intpartid

                         63                                                                                             32

                                                                    Reserved

                         31                                         17 16 15                                            0

                                           Reserved                            hns_s_mpamcfg_intpartid_intpartid

                                                                         hns_s_mpamcfg_intpartid_internal



Table 4-500: cmn_hns_s_mpamcfg_intpartid attributes
Bits     Name                                Description                                                                      Type Reset
[63:17] Reserved                             Reserved                                                                         RO    -
[16]     hns_s_mpamcfg_intpartid_internal This bit must be 1 when written to the register. If written as 0, the write will    RW    1'h0
                                          not update the reqPARTID to intPARTID association.
[15:0]   hns_s_mpamcfg_intpartid_intpartid This ﬁeld contains the intPARTID mapped to the reqPARTID in                        RW    16'h0
                                           MPAMCFG_PART_SEL.



            4.3.12.27          cmn_hns_s_msmon_cfg_mon_sel
            Memory system performance monitor selection register.


                           This register is unique for cmn_hns_s. There is also similar but distinct register
                           available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.


          Attributes
          Width
               64
          Address oﬀset
               16'h1800
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_mpam_s_secure_register_groups_override.mpam
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-485: cmn_hns_s_msmon_cfg_mon_sel

                      63                                                                                         32

                                                                Reserved

                      31                                            16 15                                        0

                                       Reserved                             hns_s_msmon_cfg_mon_sel_mon_sel




Table 4-501: cmn_hns_s_msmon_cfg_mon_sel attributes
Bits      Name                                           Description                                                  Type   Reset
[63:16]   Reserved                                       Reserved                                                     RO     -
[15:0]    hns_s_msmon_cfg_mon_sel_mon_sel                Selects the performance monitor to conﬁgure.                 RW     16'h0



          4.3.12.28        cmn_hns_s_msmon_capt_evnt
          Memory system performance monitoring capture event generation register.


                       This register is unique for cmn_hns_s. There is also similar but distinct register
                       available in cmn_hns_ns.



          Conﬁgurations
          This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1808
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-486: cmn_hns_s_msmon_capt_evnt

                       63                                                                                            32

                                                                 Reserved

                       31                                                                                    2   1   0

                                                              Reserved

                                                                                  hns_s_msmon_capt_evnt_all               hns_s_msm
                                                                                                                          on_capt_e
                                                                                                                          vnt_now



Table 4-502: cmn_hns_s_msmon_capt_evnt attributes
Bits   Name                         Description                                                                               Type Reset
[63:2] Reserved                     Reserved                                                                                  RO      -
[1]    hns_s_msmon_capt_evnt_all    In Secure version, if ALL written as 1 and NOW is also written as 1, signal a capture RW          1'h0
                                    event to Secure and Non-secure monitors in this memory system component with
                                    CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to
                                    Secure monitors in this memory system component with CAPT_EVNT = 7. In Non-
                                    secure version if NOW is written as 1, signal a capture event to Non-secure monitors
                                    in this memory system component with CAPT_EVNT = 7.
[0]    hns_s_msmon_capt_evnt_now When written as 1, this bit causes an event to all monitors in this memory system            RW      1'h0
                                 component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no
                                 event is signalled.




          4.3.12.29          cmn_hns_s_msmon_cfg_csu_ﬂt
          Memory system performance monitor conﬁgure cache storage usage monitor ﬁlter register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1810
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_mpam_s_secure_register_groups_override.mpam
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-487: cmn_hns_s_msmon_cfg_csu_ﬂt

                        63                                                                                        32

                                                                Reserved

                        31                 24 23                  16 15                                           0

                             Reserved                                      hns_s_msmon_cfg_csu_flt_partid

                                                          hns_s_msmon_cfg_csu_flt_pmg



Table 4-503: cmn_hns_s_msmon_cfg_csu_ﬂt attributes
Bits   Name                             Description                                                                      Type Reset
[63:24] Reserved                        Reserved                                                                         RO    -




Bits     Name                           Description                                                                       Type Reset
[23:16] hns_s_msmon_cfg_csu_ﬂt_pmg      Conﬁgures the cache storage usage performance monitor to a PMG. The monitor RW          8'h0
                                        selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage
                                        usage by cache lines labelled with both the conﬁgured PARTID and PMG.
[15:0]   hns_s_msmon_cfg_csu_ﬂt_partid Conﬁgures the cache storage usage performance monitor to a PARTID. The        RW         16'h0
                                       monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the
                                       storage usage by cache lines labelled with both the conﬁgured PARTID and PMG.



            4.3.12.30        cmn_hns_s_msmon_cfg_csu_ctl
            Memory system performance monitor conﬁgure cache storage usage monitor control register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1818
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-488: cmn_hns_s_msmon_cfg_csu_ctl

                        63                                                                                              32

                                                                   Reserved

                        31 30    28 27 26 25 24 23       20 19 18 17 16 15                     8   7                    0

                                                                               Reserved

             hns_s_msm                                                                              hns_s_msmon_cfg_
             on_cfg_cs                                                                              csu_ctl_type
              u_ctl_en                                              hns_s_msmon_cfg_csu_ctl_match_partid
              hns_s_msmon_c                                       hns_s_msmon_cfg_csu_ctl_match_pmg
              fg_csu_ctl_ca                                   Reserved
                     pt_evnt                          hns_s_msmon_cfg_csu_ctl_subtype
               hns_s_msmon_cfg_c                hns_s_msmon_cfg_csu_ctl_oflow_frz
               su_ctl_capt_reset
              hns_s_msmon_cfg_csu_
                   ctl_oflow_status
               hns_s_msmon_cfg_csu_ct
                          l_oflow_intr



Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes
Bits     Name                                    Description                                                                   Type Reset
[63:32] Reserved                                 Reserved                                                                      RO    -
[31]     hns_s_msmon_cfg_csu_ctl_en              0    The monitor is disabled and must not collect any information.            RW    1'h0
                                                 1    The monitor is enabled to collect information according to its
                                                      conﬁguration.
[30:28] hns_s_msmon_cfg_csu_ctl_capt_evnt        Select the event that triggers capture from the following:                    RW    3'h0

                                                 0    No capture event is triggered
                                                 1    External capture event 1 (optional but recommended)
[27]     hns_s_msmon_cfg_csu_ctl_capt_reset      Capture is not implemented for the CSU monitor type.                          RW    1'h0
[26]     hns_s_msmon_cfg_csu_ctl_oﬂow_status 0        No overﬂow has occurred                                                  RW    1'h0
                                             1        At least one overﬂow has occurred since this bit was last written.
[25]     hns_s_msmon_cfg_csu_ctl_oﬂow_intr       0    No interrupt.                                                            RW    1'h0
                                                 1    On overﬂow, an implementation-speciﬁc interrupt is signalled.
[24]     hns_s_msmon_cfg_csu_ctl_oﬂow_frz        0    Monitor count wraps on overﬂow.                                          RW    1'h0
                                                 1    Monitor count freezes on overﬂow. The frozen value may be 0 or
                                                      another value if the monitor overﬂowed with an increment larger
                                                      than 1
[23:20] hns_s_msmon_cfg_csu_ctl_subtype          Not currently used for CSU monitors, but reserved for future use.             RW    4'h0
[19:18] Reserved                                 Reserved                                                                      RO    -
[17]     hns_s_msmon_cfg_csu_ctl_match_pmg       0    Monitor storage used by all PMG values.                                  RW    1'h0
                                                 1    Only monitor storage used with the PMG value matching
                                                      MSMON_CFG_CSU_FLT.PMG.
[16]     hns_s_msmon_cfg_csu_ctl_match_partid 0       Monitor storage used by all PARTIDs.                                     RW    1'h0
                                              1       Only monitor storage used with the PARTID matching
                                                      MSMON_CFG_CSU_FLT.PARTID.
[15:8]   Reserved                                Reserved                                                                      RO    -
[7:0]    hns_s_msmon_cfg_csu_ctl_type            Read-only: Constant type indicating the type of the monitor. CSU monitor RW         8'h43
                                                 is TYPE = 0x43.



          4.3.12.31          cmn_hns_s_msmon_cfg_mbwu_ﬂt
          Memory system performance monitor conﬁgure memory bandwidth usage monitor ﬁlter register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1820
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               cmn_hns_mpam_s_secure_register_groups_override.mpam
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-489: cmn_hns_s_msmon_cfg_mbwu_ﬂt

                        63                                                                                        32

                                                                Reserved

                        31                24 23                   16 15                                           0

                             Reserved                                      hns_s_msmon_cfg_mbwu_flt_partid

                                                          hns_s_msmon_cfg_mbwu_flt_pmg



Table 4-505: cmn_hns_s_msmon_cfg_mbwu_ﬂt attributes
Bits   Name                              Description                                                                     Type Reset
[63:24] Reserved                         Reserved                                                                        RO    -



Bits     Name                             Description                                                                     Type Reset
[23:16] hns_s_msmon_cfg_mbwu_ﬂt_pmg       Conﬁgures the memory bandwidth usage performance monitor to a PMG. The RW             8'h0
                                          monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures
                                          the memory bandwidth used by requests labelled with both the conﬁgured
                                          PARTID and PMG.
[15:0]   hns_s_msmon_cfg_mbwu_ﬂt_partid Conﬁgures the memory bandwidth usage performance monitor to a PARTID.             RW    16'h0
                                        The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or
                                        measures the memory bandwidth used by requests labelled with both the
                                        conﬁgured PARTID and PMG.



            4.3.12.32        cmn_hns_s_msmon_cfg_mbwu_ctl
            Memory system performance monitor conﬁgure memory bandwidth usage monitor control register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1828
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.




          Figure 4-490: cmn_hns_s_msmon_cfg_mbwu_ctl

                      63                                                                                                 32

                                                                  Reserved

                      31 30    28 27 26 25 24 23        20 19 18 17 16 15                     8   7                      0

                                                                              Reserved

            hns_s_msm                                                                             hns_s_msmon_cfg_
            on_cfg_mb                                                                             mbwu_ctl_type
            wu_ctl_en                                             hns_s_msmon_cfg_mbwu_ctl_match_partid
             hns_s_msmon_c                                      hns_s_msmon_cfg_mbwu_ctl_match_pmg
             fg_mbwu_ctl_c                                  Reserved
                   apt_evnt                         hns_s_msmon_cfg_mbwu_ctl_subtype
              hns_s_msmon_cfg_m               hns_s_msmon_cfg_mbwu_ctl_oflow_frz
              bwu_ctl_capt_rese
                               t
             hns_s_msmon_cfg_mbwu
                 _ctl_oflow_status
              hns_s_msmon_cfg_mbwu_c
                        tl_oflow_intr



Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes
Bits   Name                                        Description                                                                Type Reset
[63:32] Reserved                                   Reserved                                                                   RO    -
[31]   hns_s_msmon_cfg_mbwu_ctl_en                 0    The monitor is disabled and must not collect any information.         RW    1'h0
                                                   1    The monitor is enabled to collect information according to its
                                                        conﬁguration.
[30:28] hns_s_msmon_cfg_mbwu_ctl_capt_evnt         Select the event that triggers capture from the following:                 RW    3'h0

                                                   0    No capture event is triggered
                                                   1    External capture event 1 (optional but recommended)
[27]   hns_s_msmon_cfg_mbwu_ctl_capt_reset         0: Monitor is not reset on capture. 1: Monitor is reset on capture.        RW    1'h0
[26]   hns_s_msmon_cfg_mbwu_ctl_oﬂow_status 0           No overﬂow has occurred                                               RW    1'h0
                                            1           At least one overﬂow has occurred since this bit was last
                                                        written.
[25]   hns_s_msmon_cfg_mbwu_ctl_oﬂow_intr          0    No interrupt.                                                         RW    1'h0
                                                   1    On overﬂow, an implementation-speciﬁc interrupt is signalled.
[24]   hns_s_msmon_cfg_mbwu_ctl_oﬂow_frz           0    Monitor count wraps on overﬂow.                                       RW    1'h0
                                                   1    Monitor count freezes on overﬂow. The frozen value may be 0
                                                        or another value if the monitor overﬂowed with an increment
                                                        larger than 1
[23:20] hns_s_msmon_cfg_mbwu_ctl_subtype           A monitor can have other event matching criteria. The meaning of           RW    4'h0
                                                   values in this ﬁeld varies by monitor type. The MBWU monitor type
                                                   supports:

                                                   0    Do not count any bandwidth.
                                                   1    Count bandwidth used by memory reads
                                                   2    Count bandwidth used by memory writes
                                                   3    Count bandwidth used by memory reads and memory
                                                        writes All other values are reserved and behaviour of a
                                                        monitor with SUBTYPE set to one of the reserved values is
                                                        UNPREDICTABLE.
[19:18] Reserved                                   Reserved                                                                   RO    -


Bits     Name                                    Description                                                             Type Reset
[17]     hns_s_msmon_cfg_mbwu_ctl_match_pmg      0    Monitor bandwidth used by all PMG values.                          RW    1'h0
                                                 1    Only monitor bandwidth used with the PMG value matching
                                                      MSMON_CFG_CSU_FLT.PMG.
[16]     hns_s_msmon_cfg_mbwu_ctl_match_partid 0      Monitor bandwidth used by all PARTIDs                              RW    1'h0
                                               1      Only monitor bandwidth used with the PARTID matching
                                                      MSMON_CFG_MBWU_FLT.PARTID.
[15:8]   Reserved                                Reserved                                                                RO    -
[7:0]    hns_s_msmon_cfg_mbwu_ctl_type           Read-only: Constant type indicating the type of the monitor. MBWU       RW    8'h42
                                                 monitor is TYPE = 0x42.



           4.3.12.33        cmn_hns_s_msmon_csu
           Memory system performance monitor cache storage usage monitor register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1840
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                cmn_hns_mpam_s_secure_register_groups_override.mpam
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-491: cmn_hns_s_msmon_csu

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                              hns_s_msmon_csu_value

                             hns_s_msmon_csu_nrdy



Table 4-507: cmn_hns_s_msmon_csu attributes
Bits     Name                      Description                                                                               Type Reset
[63:32] Reserved                   Reserved                                                                                  RO    -
[31]     hns_s_msmon_csu_nrdy Indicates that the monitor does not have accurate data, possibly because insuﬃcient time RW          1'h0
                              has elapsed since the monitor was last conﬁgured.
[30:0]   hns_s_msmon_csu_value Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage      RW    31'h0
                               usage in bytes.



            4.3.12.34           cmn_hns_s_msmon_csu_capture
            Memory system performance monitor cache storage usage capture register.


                          This register is unique for cmn_hns_s. There is also similar but distinct register
                          available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1848
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-492: cmn_hns_s_msmon_csu_capture

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                         hns_s_msmon_csu_vapture_value

                             hns_s_msmon_csu_capture_nrdy



Table 4-508: cmn_hns_s_msmon_csu_capture attributes
Bits     Name                              Description                                                                       Type Reset
[63:32] Reserved                           Reserved                                                                          RO    -
[31]     hns_s_msmon_csu_capture_nrdy Indicates that the monitor does not have accurate data, possibly because               RW    1'h0
                                      insuﬃcient time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_s_msmon_csu_vapture_value Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache RW         31'h0
                                       storage usage in bytes.



            4.3.12.35           cmn_hns_s_msmon_mbwu
            Memory system performance monitor memory bandwidth usage monitor register.


                          This register is unique for cmn_hns_s. There is also similar but distinct register
                          available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1860
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-493: cmn_hns_s_msmon_mbwu

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                             hns_s_msmon_mbwu_value

                             hns_s_msmon_mbwu_nrdy



Table 4-509: cmn_hns_s_msmon_mbwu attributes
Bits     Name                         Description                                                                            Type Reset
[63:32] Reserved                      Reserved                                                                               RO    -
[31]     hns_s_msmon_mbwu_nrdy Indicates that the monitor does not have accurate data, possibly because insuﬃcient           RW    1'h0
                               time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_s_msmon_mbwu_value Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the              RW    31'h0
                                memory channel bandwidth usage in megabytes.



            4.3.12.36           cmn_hns_s_msmon_mbwu_capture
            Memory system performance monitor memory bandwidth usage capture register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1868
            Type
                   RW



            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-494: cmn_hns_s_msmon_mbwu_capture

                        63                                                                                            32

                                                                    Reserved

                        31 30                                                                                         0

                                                         hns_s_msmon_mbwu_capture_value

                             hns_s_msmon_mbwu_capture_nrdy



Table 4-510: cmn_hns_s_msmon_mbwu_capture attributes
Bits     Name                                 Description                                                                    Type Reset
[63:32] Reserved                              Reserved                                                                       RO    -
[31]     hns_s_msmon_mbwu_capture_nrdy Indicates that the monitor does not have accurate data, possibly because              RW    1'h0
                                       insuﬃcient time has elapsed since the monitor was last conﬁgured.
[30:0]   hns_s_msmon_mbwu_capture_value Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is RW             31'h0
                                        the memory channel bandwidth usage in megabytes.



            4.3.12.37           cmn_hns_s_mpamcfg_cpbm
            MPAM cache portion bitmap partition conﬁguration register.


                         This register is unique for cmn_hns_s. There is also similar but distinct register
                         available in cmn_hns_ns.



            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64



            Address oﬀset
                 16'h2000
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 cmn_hns_mpam_s_secure_register_groups_override.mpam
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-495: cmn_hns_s_mpamcfg_cpbm

                        63                                                                                          32

                                                                  Reserved

                        31                                          16 15                                           0

                                          Reserved                               hns_s_mpamcfg_cpbm_cpbm




Table 4-511: cmn_hns_s_mpamcfg_cpbm attributes
Bits     Name                        Description                                                                         Type Reset
[63:16] Reserved                     Reserved                                                                            RO   -
[15:0]   hns_s_mpamcfg_cpbm_cpbm Bitmap of portions of cache capacity allocable by the partition selected by             RW   16'hFFFF
                                 MPAMCFG_PART_SEL. NOTE: CPBM can not be all zeros for any PARTID.



            4.3.13 MXP register descriptions
            This section lists the MXP registers.


            4.3.13.1 por_mxp_node_info
            Provides component identiﬁcation information.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64

            Address oﬀset
                 16'h0
            Type
                     RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-496: por_mxp_node_info

                          63                                  52 51       48 47                                           32

                                          Reserved                                            logical_id

                                                                        num_device_port
                          31                                              16 15                                           0

                                                 xy_id                                         node_type




Table 4-512: por_mxp_node_info attributes
Bits     Name                  Description                                                                               Type Reset
[63:52] Reserved               Reserved                                                                                  RO     -
[51:48] num_device_port Number of device ports attached to the MXP. Mesh conﬁg = (1x1)? Max. of 6 Device                 RO     Conﬁguration
                        Ports are supported : Max. of 4 Device Ports are supported                                              dependent
[47:32] logical_id             Component logical ID                                                                      RO     Conﬁguration
                                                                                                                                dependent
[31:16] xy_id                  Identiﬁes (X,Y) location of XP within the mesh NOTE: The (X,Y) location is speciﬁed         RO   16'h0000
                               following the node ID format as deﬁned in Node ID mapping section, with the bottom 3
                               bits, corresponding to port ID and device ID, set to 0. Bits 31:11 must always be set to 0.
                               The range of bits representing the (X,Y) location varies for diﬀerent node ID formats.
[15:0]   node_type             CMN-700 node type identiﬁer                                                               RO     16'h0006



            4.3.13.2 por_mxp_device_port_connect_info_p0-5
            There are 6 iterations of this register. The index ranges from 0 to 5. Contains device port
            connection information for port #{index}.

            Conﬁgurations
            This register is available in all conﬁgurations.




            Attributes
            Width
                 64
            Address oﬀset
                 16'h8 + #{8*index}
            Type
                    RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-497: por_mxp_device_port_connect_info_p0-5

                         63                                                                                                 32

                                                                  Reserved

                         31      28 27       24 23       20 19       16 15       12 11       8   7   6   5   4              0

                                                                        Reserved

              num_dcs_p#{i                                                                                            device_type_p
                  ndex}_d3                                                                                            #{index}
                num_dcs_p#{index}_d2                                                                Reserved
                          num_dcs_p#{index}_d1                                                  cal_connected_p#{index}
                                    num_dcs_p#{index}_d0                                  num_ccs_p#{index}



Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes
Bits     Name                     Description                                                                    Type Reset
[63:32] Reserved                  Reserved                                                                       RO     -
[31:28] num_dcs_p#{index}_d3      Number of device credited slices connected to port #{index} device 3           RO     Conﬁguration
                                  (Allowed values: 0-4)                                                                 dependent
[27:24] num_dcs_p#{index}_d2      Number of device credited slices connected to port #{index} device 2           RO     Conﬁguration
                                  (Allowed values: 0-4)                                                                 dependent
[23:20] num_dcs_p#{index}_d1      Number of device credited slices connected to port #{index} device 1           RO     Conﬁguration
                                  (Allowed values: 0-4)                                                                 dependent
[19:16] num_dcs_p#{index}_d0      Number of device credited slices connected to port #{index} device 0           RO     Conﬁguration
                                  (Allowed values: 0-4)                                                                 dependent
[15:12] Reserved                  Reserved                                                                       RO     -
[11:8]   num_ccs_p#{index}        Number of CAL credited slices connected to port #{index} (Allowed values: RO          Conﬁguration
                                  0-2)                                                                                  dependent
[7]      cal_connected_p#{index} When set, CAL is connected on port #{index} (Allowed values: 0-1)               RO     Conﬁguration
                                                                                                                        dependent
[6:5]    Reserved                 Reserved                                                                       RO     -


Bits    Name                      Description                                                                Type Reset
[4:0]   device_type_p#{index}     Connected device type                                                      RO     Conﬁguration
                                                                                                                    dependent
                                  5'b00000                Reserved
                                  5'b00001                RN-I
                                  5'b00010                RN-D
                                  5'b00011                Reserved
                                  5'b00100                RN-F_CHIB
                                  5'b00101                RN-F_CHIB_ESAM
                                  5'b00110                RN-F_CHIA
                                  5'b00111                RN-F_CHIA_ESAM
                                  5'b01000                HN-T
                                  5'b01001                HN-I
                                  5'b01010                HN-D
                                  5'b01011                HN-P
                                  5'b01100                SN-F_CHIC
                                  5'b01101                SBSX
                                  5'b01110                HN-F
                                  5'b01111                SN-F_CHIE
                                  5'b10000                SN-F_CHID
                                  5'b10001                CXHA
                                  5'b10010                CXRA
                                  5'b10011                CXRH
                                  5'b10100                RN-F_CHID
                                  5'b10101                RN-F_CHID_ESAM
                                  5'b10110                RN-F_CHIC
                                  5'b10111                RN-F_CHIC_ESAM
                                  5'b11000                RN-F_CHIE
                                  5'b11001                RN-F_CHIE_ESAM
                                  5'b11010                Reserved
                                  5'b11011                Reserved
                                  5'b11100                MTSX
                                  5'b11101                HN-V
                                  5'b11110                CCG
                                  5'b11111                Reserved



           4.3.13.3 por_mxp_mesh_port_connect_info_east
           Contains port connection information for East port.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h38
           Type
                  RO

            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-498: por_mxp_mesh_port_connect_info_east

                        63                                                                                               32

                                                                  Reserved

                        31                                                                                 4   3          0

                                                            Reserved

                                                                                                                        num_mcs_east



Table 4-514: por_mxp_mesh_port_connect_info_east attributes
Bits    Name            Description                                                                    Type Reset
[63:4] Reserved         Reserved                                                                       RO          -
[3:0]   num_mcs_east Number of mesh credited slices connected to East port (Allowed values: 0-4)       RO          Conﬁguration dependent



            4.3.13.4 por_mxp_mesh_port_connect_info_north
            Contains port connection information for North port.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h40
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.




            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-499: por_mxp_mesh_port_connect_info_north

                        63                                                                                                32

                                                                  Reserved

                        31                                                                                 4    3          0

                                                            Reserved

                                                                                                                         num_mcs_nort
                                                                                                                         h



Table 4-515: por_mxp_mesh_port_connect_info_north attributes
Bits    Name            Description                                                                        Type Reset
[63:4] Reserved         Reserved                                                                           RO       -
[3:0]   num_mcs_north Number of mesh credited slices connected to North port (Allowed values: 0-4)         RO       Conﬁguration dependent



            4.3.13.5 por_mxp_device_port_connect_ldid_info_p0-5
            There are 6 iterations of this register. The index ranges from 0 to 5. Contains LDID information for
            devices connected to port #{index}. Valid only for RNFs

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h48 + #{8*index}
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-500: por_mxp_device_port_connect_ldid_info_p0-5

                          63        60 59                               48 47       44 43                               32

                          Reserved          ldid_info_p#{index}_d3          Reserved        ldid_info_p#{index}_d2

                          31        28 27                               16 15       12 11                               0

                          Reserved          ldid_info_p#{index}_d1          Reserved        ldid_info_p#{index}_d0




Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes
Bits      Name                        Description                                                       Type Reset
[63:60]   Reserved                    Reserved                                                          RO     -
[59:48]   ldid_info_p#{index}_d3      LDID value of the device connected to port P#{index}_D3           RO     Conﬁguration dependent
[47:44]   Reserved                    Reserved                                                          RO     -
[43:32]   ldid_info_p#{index}_d2      LDID value of the device connected to port P#{index}_D2           RO     Conﬁguration dependent
[31:28]   Reserved                    Reserved                                                          RO     -
[27:16]   ldid_info_p#{index}_d1      LDID value of the device connected to port P#{index}_D1           RO     Conﬁguration dependent
[15:12]   Reserved                    Reserved                                                          RO     -
[11:0]    ldid_info_p#{index}_d0      LDID value of the device connected to port P#{index}_D0           RO     Conﬁguration dependent



            4.3.13.6 por_mxp_child_info
            Provides component child identiﬁcation information.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h80
            Type
                     RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.



            Figure 4-501: por_mxp_child_info

                            63                                                                                             32

                                                                         Reserved

                            31                                             16 15                                           0

                                            child_ptr_offset                                   child_count




Table 4-517: por_mxp_child_info attributes
Bits      Name                   Description                                                              Type Reset
[63:32]   Reserved               Reserved                                                                 RO     -
[31:16]   child_ptr_oﬀset        Starting register oﬀset which contains pointers to the child nodes       RO     16'h100
[15:0]    child_count            Number of child nodes; used in discovery process                         RO     Conﬁguration dependent



            4.3.13.7 por_mxp_child_pointer_0-31
            There are 32 iterations of this register. The index ranges from 0 to 31. Contains base address of the
            conﬁguration subordinate for child #{index}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h100 + #{8*index}
            Type
                     RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-502: por_mxp_child_pointer_0-31

                         63                                                                                               32

                                                                     Reserved

                         31                                                                                                0

                                                          relative_address_#{index}




Table 4-518: por_mxp_child_pointer_0-31 attributes
Bits     Name                      Description                                                                                   Type Reset
[63:32] Reserved                   Reserved                                                                                      RO   -
[31:0]   relative_address_#{index} Bit                                                                                           RO   32'b0

                                   [31]          External or internal child node
                                   [30]          Set to 1'b0 Bits
                                   [29:0]        Child node address oﬀset relative to PERIPHBASE

                                   1'b1     Indicates child pointer points to a conﬁguration node that is external to
                                            CMN-700
                                   1'b0     Indicates child pointer points to a conﬁguration node that is internal to
                                            CMN-700



            4.3.13.8 por_mxp_p0-5_info
            There are 6 iterations of this register. The index ranges from 0 to 5. Provides component
            identiﬁcation information for XP port #{index}. NOTE: There will be max. of 6 MXP Port Info
            registers based on MXP_NUM_DEV_PORT_PARAM value. Each successive MXP Port Info register
            will be at the next 8 byte address boundary. Each successive MXP Port Info register will be named
            with the suﬃx. For example por_mxp_p<0:5>_info

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h900 + #{16*index}
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-503: por_mxp_p0-5_info

                        63              58 57                          48 47 46     44 43 42 41                                  32

                             Reserved

                      dmc_logicalid_base_p#{index}                                                                 dsu_logicalid_base
                                                                Reserved                                           _p#{index}
                                                                                         Reserved
                                                                                   dmc_num_p#{index}
                        31 30     28 27 26 25                          16 15 14        11 10      8   7   6   5   4    3   2      0




                Reserved                                                                                               num_dev_p#{
                dsu_num_p#{in                                                                                          index}
                         dex}                                                                                     Reserved
                           Reserved                                                                            poison_en_p#{inde
                      a4s_logicalid_base_p#{index}                                                             x}
                                                               Reserved                                     datacheck_en_p#{inde
                                                            a4s_num_p#{index}                               x}
                                                                                                         Reserved
                                                                                                       ext_sam_en_p#{index}
                                                                                                  rxbuf_num_entries_p#{index}



Table 4-519: por_mxp_p0-5_info attributes
Bits     Name                           Description                                                               Type Reset
[63:58] Reserved                        Reserved                                                                  RO       -
[57:48] dmc_logicalid_base_p#{index} DMC AXIU interfaces logical ID base at this port (0 or 1)                    RO       Conﬁguration dependent
[47]     Reserved                       Reserved                                                                  RO       -
[46:44] dmc_num_p#{index}               Total number of SN-F AXIU interfaces at this port (0 to 4)                RO       Conﬁguration dependent
[43:42] Reserved                        Reserved                                                                  RO       -
[41:32] dsu_logicalid_base_p#{index}    DSU AXIU interfaces logical ID base at this port (0 or 1)                 RO       Conﬁguration dependent
[31]     Reserved                       Reserved                                                                  RO       -
[30:28] dsu_num_p#{index}               Total number of RN-F AXIU interfaces at this port (0 to 4)                RO       Conﬁguration dependent
[27:26] Reserved                        Reserved                                                                  RO       -
[25:16] a4s_logicalid_base_p#{index}    AXI4Stream interfaces logical ID base at this port (0 or 1)               RO       Conﬁguration dependent
[15]     Reserved                       Reserved                                                                  RO       -
[14:11] a4s_num_p#{index}               Total number of RN-F AXI4Stream interfaces at this port (0 to 4) RO                Conﬁguration dependent
[10:8]   rxbuf_num_entries_p#{index} Number of input buﬀers at this port (2 to 4)                                 RO       Conﬁguration dependent
[7]      ext_sam_en_p#{index}           ESAM enable                                                               RO       Conﬁguration dependent
[6]      Reserved                       Reserved                                                                  RO       -
[5]      datacheck_en_p#{index}         Datacheck enable                                                          RO       Conﬁguration dependent
[4]      poison_en_p#{index}            Poison enable                                                             RO       Conﬁguration dependent
[3]      Reserved                       Reserved                                                                  RO       -
[2:0]    num_dev_p#{index}              Number of devices connected to this port (0 to 4)                         RO       Conﬁguration dependent




           4.3.13.9 por_mxp_p0-5_info_1
           There are 6 iterations of this register. The index ranges from 0 to 5. Provides component
           identiﬁcation information for XP port #{index}. NOTE: There will be max. of 6 MXP Port Info
           registers based on MXP_NUM_DEV_PORT_PARAM value. Each successive MXP Port Info register
           will be at the next 8 byte address boundary. Each successive MXP Port Info register will be named
           with the suﬃx. For example por_mxp_p<0:5>_info_1

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h908 + #{16*index}
           Type
                     RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-504: por_mxp_p0-5_info_1

                          63                                                                                                     32

                                                                    Reserved

                          31                                             15 14    12 11 10     8   7   6       4       3   2      0

                                             Reserved

                                                       dat_vc_num_p#{index}                                           req_vc_num_
                                                                        Reserved                                      p#{index}
                                                                 snp_vc_num_p#{index}                            Reserved
                                                                                                            rsp_vc_num_p#{index}
                                                                                                       Reserved



Table 4-520: por_mxp_p0-5_info_1 attributes
Bits      Name                        Description                                                       Type       Reset
[63:15]   Reserved                    Reserved                                                          RO         -
[14:12]   dat_vc_num_p#{index}        Number of replicated channels on DAT VC at this port              RO         Conﬁguration dependent
[11]      Reserved                    Reserved                                                          RO         -
[10:8]    snp_vc_num_p#{index}        Number of replicated channels on SNP VC at this port              RO         Conﬁguration dependent


Bits     Name                            Description                                                   Type     Reset
[7]      Reserved                        Reserved                                                      RO       -
[6:4]    rsp_vc_num_p#{index}            Number of replicated channels on RSP VC at this port          RO       Conﬁguration dependent
[3]      Reserved                        Reserved                                                      RO       -
[2:0]    req_vc_num_p#{index}            Number of replicated channels on REQ VC at this port          RO       Conﬁguration dependent



          4.3.13.10              por_dtm_unit_info
          Provides component identiﬁcation information for XP port 0 and 1.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h960
          Type
                    RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-505: por_dtm_unit_info

                         63                                                                                                 32

                                                                      Reserved

                         31                                                                                         2   1   0

                                                                   Reserved

                                                                                                                            dtc_domain



Table 4-521: por_dtm_unit_info attributes
Bits     Name                 Description                                                       Type    Reset
[63:2]   Reserved             Reserved                                                          RO      -
[1:0]    dtc_domain           DTC domain number associated with this DTM                        RO      Conﬁguration dependent



          4.3.13.11              por_dtm_unit_info_dt1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Provides component
          identiﬁcation information for XP ports #{2*index} and #{(2*index)+1}. NOTE: There will
          be max. of 3 DTM Unit Info registers based on MXP_MULTIPLE_DTM_EN_PARAM and
          MXP_NUM_DEV_PORT_PARAM value. Each successive DTM Unit Info register will be at the next
          8 byte address boundary. Each successive DTM Unit Info register will be named with the suﬃx
          corresponding to the DT register number. For example por_dtm_unit_info_dt<1:3>

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h968 + #{8*(index-1)}
          Type
                    RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-506: por_dtm_unit_info_dt1-3

                         63                                                                                              32

                                                                     Reserved

                         31                                                                                      2   1   0

                                                                  Reserved

                                                                                                                         dtc_domain



Table 4-522: por_dtm_unit_info_dt1-3 attributes
Bits     Name                 Description                                                      Type     Reset
[63:2]   Reserved             Reserved                                                         RO       -
[1:0]    dtc_domain           DTC domain number associated with this DTM                       RO       Conﬁguration dependent




            4.3.13.12             por_mxp_secure_register_groups_override
            Allows Non-secure access to predeﬁned groups of Secure registers.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h980
            Type
                     RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-507: por_mxp_secure_register_groups_override

                             63                                                                                                 32

                                                                     Reserved

                             31                                                                 8   7   6   5   4   3   2   1   0

                                                         Reserved

                                                                  ras_secure_access_override                                   qos
                                                                                 pa2setaddr_ctl                              syscoreq_ct
                                                                                ldid_override_ctl                            l
                                                                                     xy_override_ctl                      mpam_ctrl
                                                                                                                        multi_mesh_ctl



Table 4-523: por_mxp_secure_register_groups_override attributes
Bits     Name                             Description                                                                                Type   Reset
[63:8]   Reserved                         Reserved                                                                                   RO     -
[7]      ras_secure_access_override       Allow Non-secure access to Secure RAS registers                                            RW     1'b0
[6]      pa2setaddr_ctl                   Allows Non-secure access to Secure PA to SETADDR control registers                         RW     1'b0
[5]      ldid_override_ctl                Allows Non-secure access to Secure LDID override registers                                 RW     1'b0
[4]      xy_override_ctl                  Allows Non-secure access to Secure XY override registers                                   RW     1'b0
[3]      multi_mesh_ctl                   Allows Non-secure access to Secure Multi Mesh control registers                            RW     1'b0
[2]      mpam_ctrl                        Allows Non-secure access to Secure CHI port MPAM override register                         RW     1'b0

Bits     Name                              Description                                                                           Type     Reset
[1]      syscoreq_ctl                      Allows Non-secure access to Secure syscoreq_ctl registers                             RW       1'b0
[0]      qos                               Allows Non-secure access to Secure QoS registers                                      RW       1'b0



               4.3.13.13           por_mxp_aux_ctl
               Functions as the auxiliary control register for XP.

               Conﬁgurations
               This register is available in all conﬁgurations.

               Attributes
               Width
                    64
               Address oﬀset
                    16'hA00
               Type
                      RW
               Reset value
                    See individual bit resets
               Usage constraints
                    Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                    permission from Arm.

               Bit descriptions
               The following image shows the higher register bit assignments.

               Figure 4-508: por_mxp_aux_ctl

                            63                                                                                            32

                                                                      Reserved

                            31                                                                                        1   0

                                                                    Reserved

                                                                                                                               clkgate_d
                                                                                                                               isable



Table 4-524: por_mxp_aux_ctl attributes
Bits             Name                             Description                                                    Type             Reset
[63:1]           Reserved                         Reserved                                                       RO               -
[0]              clkgate_disable                  Disables clock gating when set                                 RW               1'b0




          4.3.13.14            por_mxp_device_port_ctl
          Functions as the control register for XP device ports.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA08
          Type
                   RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-509: por_mxp_device_port_ctl

                        63                                                                42 41 40 39                 34 33 32

                                                      Reserved                                             Reserved

                                                                  p5_multi_chan_sel_mode                                      p4_multi_c
                                                                                                                              han_sel_mo
                                                                                                                              de
                        31              26 25 24 23              18 17 16 15              10   9   8   7              2   1   0

                             Reserved                 Reserved                 Reserved                    Reserved

               p3_multi_chan_sel_mode                                                                                  p0_multi_c
                                   p2_multi_chan_sel_mode                                                              han_sel_mo
                                                                                                                       de
                                                                                                   p1_multi_chan_sel_mode



Table 4-525: por_mxp_device_port_ctl attributes
Bits    Name                        Description                                                                                   Type Reset
[63:42] Reserved                    Reserved                                                                                      RO       -
[41:40] p5_multi_chan_sel_mode      Selects the mode/scheme for channel selection in multi channel mesh structure                 RW       2'b0

                                    2'h0     Enable channel mapping based on TGTID scheme
                                    2'h1     Enable channel mapping based on dynamic credit availability scheme
                                    2'h2     Enable channel mapping based on direct connect scheme
                                    2'h3     Reserved

Bits    Name                     Description                                                                           Type Reset
[39:34] Reserved                 Reserved                                                                              RO     -
[33:32] p4_multi_chan_sel_mode   Selects the mode/scheme for channel selection in multi channel mesh structure         RW     2'b0

                                 2'h0    Enable channel mapping based on TGTID scheme
                                 2'h1    Enable channel mapping based on dynamic credit availability scheme
                                 2'h2    Enable channel mapping based on direct connect scheme
                                 2'h3    Reserved
[31:26] Reserved                 Reserved                                                                              RO     -
[25:24] p3_multi_chan_sel_mode   Selects the mode/scheme for channel selection in multi channel mesh structure         RW     2'b0

                                 2'h0    Enable channel mapping based on TGTID scheme
                                 2'h1    Enable channel mapping based on dynamic credit availability scheme
                                 2'h2    Enable channel mapping based on direct connect scheme
                                 2'h3    Reserved
[23:18] Reserved                 Reserved                                                                              RO     -
[17:16] p2_multi_chan_sel_mode   Selects the mode/scheme for channel selection in multi channel mesh structure         RW     2'b0

                                 2'h0    Enable channel mapping based on TGTID scheme
                                 2'h1    Enable channel mapping based on dynamic credit availability scheme
                                 2'h2    Enable channel mapping based on direct connect scheme
                                 2'h3    Reserved
[15:10] Reserved                 Reserved                                                                              RO     -
[9:8]   p1_multi_chan_sel_mode   Selects the mode/scheme for channel selection in multi channel mesh structure         RW     2'b0

                                 2'h0    Enable channel mapping based on TGTID scheme
                                 2'h1    Enable channel mapping based on dynamic credit availability scheme
                                 2'h2    Enable channel mapping based on direct connect scheme
                                 2'h3    Reserved
[7:2]   Reserved                 Reserved                                                                              RO     -
[1:0]   p0_multi_chan_sel_mode   Selects the mode/scheme for channel selection in multi channel mesh structure         RW     2'b0

                                 2'h0    Enable channel mapping based on TGTID scheme
                                 2'h1    Enable channel mapping based on dynamic credit availability scheme
                                 2'h2    Enable channel mapping based on direct connect scheme
                                 2'h3    Reserved



          4.3.13.15        por_mxp_p0-5_mpam_override
          There are 6 iterations of this register. The index ranges from 0 to 5. Controls MPAM ﬁelds for
          devices connected to port #{index}. Valid only if the devices doesn't support MPAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64

            Address oﬀset
                 16'hA10 + #{8*index}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.mpam_ctrl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-510: por_mxp_p0-5_mpam_override

                         63                                                                                             32

                                                                  Reserved

                         31              25 24 23                17 16                       8   7     5   4   3    1   0

                              Reserved                Reserved

                p#{index}_req_mpam_perfm                                                                                 p#{index}
                                 ongroup                                                                                 _req_mpam
                                                    p#{index}_req_mpam_partid                                            _override
                                                                                        Reserved                         _enable
                                                                                                                    Reserved
                                                                                                               p#{index}_req_mpa
                                                                                                               m_ns



Table 4-526: por_mxp_p0-5_mpam_override attributes
Bits     Name                                 Description                                                                    Type Reset
[63:25] Reserved                              Reserved                                                                       RO      -
[24]     p#{index}_req_mpam_perfmongroup      MPAM.PerfMonGroup sub-ﬁeld that overrides the REQ channel                      RW      1'b0
                                              MPAM.PerfMonGroup when p#{index}_req_mpam_override_enable is set
[23:17] Reserved                              Reserved                                                                       RO      -
[16:8]   p#{index}_req_mpam_partid            MPAM.PartID sub-ﬁeld that overrides the REQ channel MPAM.PartID when RW                9'b0
                                              p#{index}_req_mpam_override_enable is set
[7:5]    Reserved                             Reserved                                                                       RO      -
[4]      p#{index}_req_mpam_ns                MPAM.NS sub-ﬁeld that overrides the REQ channel MPAM.NS when                   RW      1'b0
                                              p#{index}_req_mpam_override_enable is set
[3:1]    Reserved                             Reserved                                                                       RO      -
[0]      p#{index}_req_mpam_override_enable P#{index} DEV MPAM Override Enable on REQ Channel: 1 - Drive the           RW            1'b0
                                            MPAM ﬁelds on REQ channel with the values from this register, 0 - Override
                                            of MPAM ﬁelds in REQ channel is disabled




4.3.13.16           por_mxp_p0-5_ldid_override
There are 6 iterations of this register. The index ranges from 0 to 5. Controls LDID ﬁelds in REQ
FLIT for devices connected to port #{index}. Valid only if POR_MXP_RNF_CLUSTER_EN_PARAM is
1.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'hA40 + #{8*index}
Type
       RW
Reset value
     See individual bit resets
Secure group override
     por_mxp_secure_register_groups_override.ldid_override_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-511: por_mxp_p0-5_ldid_override

            63 62    60 59                               48 47       44 43                               32

                                                             Reserved

 p#{index}                                                                                 p#{index}_d2_req_ldid
 _req_ldid                                                                                 _field
 _override                                 p#{index}_d3_req_ldid_field
   _enable
       Reserved
            31       28 27                               16 15       12 11                               0

            Reserved                                         Reserved

       p#{index}_d1_req_ldid_field                                                         p#{index}_d0_req_ldid
                                                                                           _field




Table 4-527: por_mxp_p0-5_ldid_override attributes
Bits     Name                               Description                                                                     Type Reset
[63]     p#{index}_req_ldid_override_enable P#{index} DEV LDID Override Enable on REQ Channel: 1 - Drive the LDID           RW    1'b0
                                            ﬁelds on REQ channel with the values from this register, 0 - Override of LDID
                                            ﬁelds in REQ channel is disabled
[62:60] Reserved                            Reserved                                                                        RO    -
[59:48] p#{index}_d3_req_ldid_ﬁeld          LDID value that overrides the P#{index}_D3 REQ channel LDID ﬁeld when           RW    12'b0
                                            p#{index}_req_ldid_override_enable is set
[47:44] Reserved                            Reserved                                                                        RO    -
[43:32] p#{index}_d2_req_ldid_ﬁeld          LDID value that overrides the P#{index}_D2 REQ channel LDID ﬁeld when           RW    12'b0
                                            p#{index}_req_ldid_override_enable is set
[31:28] Reserved                            Reserved                                                                        RO    -
[27:16] p#{index}_d1_req_ldid_ﬁeld          LDID value that overrides the P#{index}_D1 REQ channel LDID ﬁeld when           RW    12'b0
                                            p#{index}_req_ldid_override_enable is set
[15:12] Reserved                            Reserved                                                                        RO    -
[11:0]   p#{index}_d0_req_ldid_ﬁeld         LDID value that overrides the P#{index}_D0 REQ channel LDID ﬁeld when           RW    12'b0
                                            p#{index}_req_ldid_override_enable is set



            4.3.13.17          por_mxp_p0-5_qos_control
            There are 6 iterations of this register. The index ranges from 0 to 5. Controls QoS settings for
            devices connected to port #{index}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA80 + #{32*index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-512: por_mxp_p0-5_qos_control

                            63                                                                                                32

                                                                    Reserved

                            31                            20 19       16 15                       7   6   5   4   3   2   1   0

                                      Reserved                                   Reserved

                                       p#{index}_qos_override                                                                p#{index}
                                                                               p#{index}_pqv_mode                            _lat_en
                                                                                            Reserved                       Reserved
                                                                                    p#{index}_reg_mode                  p#{index}_qos
                                                                                                                        _override_en
                                                                                                                      Reserved



Table 4-528: por_mxp_p0-5_qos_control attributes
Bits     Name                        Description                                                                                   Type Reset
[63:20] Reserved                     Reserved                                                                                      RO   -
[19:16] p#{index}_qos_override       QoS override value for port #{index}                                                          RW   4'b0000
[15:7]   Reserved                    Reserved                                                                                      RO   -
[6]      p#{index}_pqv_mode          Conﬁgures the QoS regulator mode during period mode                                           RW   1'b0

                                     1'b0    Normal mode; QoS value is stable when the manager is idle
                                     1'b1    Quiesce high mode; QoS value tends to the maximum value when the
                                             manager is idle
[5]      Reserved                    Reserved                                                                                      RO   -
[4]      p#{index}_reg_mode          Conﬁgures the QoS regulator mode                                                              RW   1'b0

                                     1'b0       Latency mode
                                     1'b1       Period mode; used for bandwidth regulation
[3]      Reserved                    Reserved                                                                                      RO   -
[2]      p#{index}_qos_override_en Enables port #{index} QoS override; when set, allows QoS value on inbound                       RW   1'b0
                                   transactions to be overridden
[1]      Reserved                    Reserved                                                                                      RO   -
[0]      p#{index}_lat_en            Enables port #{index} QoS regulation when set                                                 RW   1'b0



            4.3.13.18            por_mxp_p0-5_qos_lat_tgt
            There are 6 iterations of this register. The index ranges from 0 to 5. Controls QoS target latency/
            period (in cycles) for regulation of devices connected to port #{index}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


            Address oﬀset
                 16'hA88 + #{32*index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.qos
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-513: por_mxp_p0-5_qos_lat_tgt

                         63                                                                                             32

                                                                     Reserved

                         31                                                        12 11                                0

                                                   Reserved                                  p#{index}_lat_tgt




Table 4-529: por_mxp_p0-5_qos_lat_tgt attributes
Bits     Name                 Description                                                                                    Type Reset
[63:12] Reserved              Reserved                                                                                       RO   -
[11:0]   p#{index}_lat_tgt Port #{index} transaction target latency/period; a value of 0 corresponds to no regulation        RW   12'h000



            4.3.13.19            por_mxp_p0-5_qos_lat_scale
            There are 6 iterations of this register. The index ranges from 0 to 5. Controls the QoS target scale
            factor for devices connected to port #{index}. The scale factor is represented in powers of two
            from the range 2^(-3) to 2^(-10).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA90 + #{32*index}


          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_mxp_secure_register_groups_override.qos
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-514: por_mxp_p0-5_qos_lat_scale

                        63                                                                                          32

                                                                  Reserved

                        31                                                                                3   2      0

                                                            Reserved

                                                                                                                    p#{index}_l
                                                                                                                    at_scale



Table 4-530: por_mxp_p0-5_qos_lat_scale attributes
Bits         Name                                      Description                                         Type          Reset
[63:3]       Reserved                                  Reserved                                            RO            -
[2:0]        p#{index}_lat_scale                       Port 0 QoS scale factor                             RW            3'h0

                                                       3'b000                2^(-3)
                                                       3'b001                2^(-4)
                                                       3'b010                2^(-5)
                                                       3'b011                2^(-6)
                                                       3'b100                2^(-7)
                                                       3'b101                2^(-8)
                                                       3'b110                2^(-9)
                                                       3'b111                2^(-10)



          4.3.13.20          por_mxp_p0-5_qos_lat_range
          There are 6 iterations of this register. The index ranges from 0 to 5. Controls the minimum and
          maximum QoS values generated by the QoS regulator for devices connected to port #{index}.

          Conﬁgurations
          This register is available in all conﬁgurations.




          Attributes
          Width
               64
          Address oﬀset
               16'hA98 + #{32*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_mxp_secure_register_groups_override.qos
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-515: por_mxp_p0-5_qos_lat_range

                       63                                                                                          32

                                                                 Reserved

                       31                                                    12 11        8   7         4   3      0

                                             Reserved                                         Reserved

                                                           p#{index}_lat_max_qos                                 p#{index}_la
                                                                                                                 t_min_qos



Table 4-531: por_mxp_p0-5_qos_lat_range attributes
Bits        Name                                   Description                                                  Type       Reset
[63:12]     Reserved                               Reserved                                                     RO         -
[11:8]      p#{index}_lat_max_qos                  Port #{index} QoS maximum value                              RW         4'h0
[7:4]       Reserved                               Reserved                                                     RO         -
[3:0]       p#{index}_lat_min_qos                  Port #{index} QoS minimum value                              RW         4'h0



          4.3.13.21         por_mxp_pmu_event_sel
          Speciﬁes the PMU event to be counted.

          Conﬁgurations
          This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                16'h2000
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-516: por_mxp_pmu_event_sel

                         63              57 56                      48 47                41 40                      32

                              Reserved           pmu_event3_id              Reserved              pmu_event2_id

                         31              25 24                      16 15                 9   8                      0

                              Reserved           pmu_event1_id              Reserved              pmu_event0_id




Table 4-532: por_mxp_pmu_event_sel attributes
Bits     Name            Description                                                                                       Type Reset
[63:57] Reserved         Reserved                                                                                          RO    -
[56:48] pmu_event3_id XP PMU Event 3 ID; see pmu_event0_id for encodings                                                   RW    9'b0
[47:41] Reserved         Reserved                                                                                          RO    -
[40:32] pmu_event2_id XP PMU Event 2 ID; see pmu_event0_id for encodings                                                   RW    9'b0
[31:25] Reserved         Reserved                                                                                          RO    -
[24:16] pmu_event1_id XP PMU Event 1 ID; see pmu_event0_id for encodings                                                   RW    9'b0
[15:9]   Reserved        Reserved                                                                                          RO    -




Bits    Name           Description                                                                                         Type Reset
[8:0]   pmu_event0_id XP PMU Event 0 ID Bits [8:5]:                                                                        RW    9'b0

                       4'b0000       REQ; REQ channel when POR_REQ_VC_NUM_PARAM = 1 ; REQ Sub-channel 1:
                                     when POR_REQ_VC_NUM_PARAM > 1
                       4'b0001       RSP; RSP channel when POR_RSP_VC_NUM_PARAM = 1 ; RSP Sub-channel 1:
                                     when POR_RSP_VC_NUM_PARAM > 1
                       4'b0010       SNP; SNP channel when POR_SNP_VC_NUM_PARAM = 1 ; SNP Sub-channel 1:
                                     when POR_SNP_VC_NUM_PARAM > 1
                       4'b0011       DAT; DAT channel when POR_DAT_VC_NUM_PARAM = 1 ; DAT Sub-channel 1:
                                     when POR_DAT_VC_NUM_PARAM > 1
                       4'b0100       PUB
                       4'b0101       RSP2; RSP Sub-channel 2: Applicable when POR_RSP_VC_NUM_PARAM > 1
                       4'b0110       DAT2; DAT Sub-channel 2: Applicable when POR_DAT_VC_NUM_PARAM > 1
                       4'b0111       REQ2; REQ Sub-channel 2: Applicable when POR_REQ_VC_NUM_PARAM > 1
                       4'b1000       SNP2; SNP Sub-channel 2: Applicable when POR_SNP_VC_NUM_PARAM > 1
                       4'b1100       AXI W Subordinate Error
                       4'b1101       AXI W Decode Error
                       4'b1110       PA out of range Error
                       3'b000        East when NUM_XP > 1 ; Device port 0 when NUM_XP == 1 (Single XP conﬁg)
                       3'b001        West when NUM_XP > 1 ; Device port 1 when NUM_XP == 1 (Single XP conﬁg)
                       3'b010        North when NUM_XP > 1 ; Device port 2 when NUM_XP == 1 (Single XP conﬁg)
                       3'b011        South when NUM_XP > 1 ; Device port 3 when NUM_XP == 1 (Single XP conﬁg)
                       3'b100        Device port 0 when NUM_XP > 1 ; Device port 4 when NUM_XP == 1 (Single XP
                                     conﬁg)
                       3'b101        Device port 1 when NUM_XP > 1 ; Device port 5 when NUM_XP == 1 (Single XP
                                     conﬁg)
                       3'b110        Device port 2 when NUM_XP > 1 ; No Selection when NUM_XP == 1 (Single XP
                                     conﬁg)
                       3'b111        Device port 3 when NUM_XP > 1 ; No Selection when NUM_XP == 1 (Single XP
                                     conﬁg)

                       Bits [1:0]: Event speciﬁer

                       2'b00     No event
                       2'b01     TX ﬂit valid; signaled when a ﬂit is successfully transmitted
                       2'b10     TX ﬂit stall; signaled when ﬂit transmission is stalled and waiting on credits
                       2'b11     Partial DAT ﬂit; signaled when 128-bit DAT ﬂits could not be merged into a 256-bit
                                 DAT ﬂit; only applicable on the DAT PC on RN-F CHIA and RN-F CHIA ESAM ports



           4.3.13.22           por_mxp_errfr
           Functions as the error feature register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3000
             Type
                    RO
             Reset value
                  See individual bit resets
             Secure group override
                  por_mxp_secure_register_groups_override.ras_secure_access_override
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-517: por_mxp_errfr

                          63                                                                                                           32

                                                                     Reserved

                          31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                                Reserved                          CEC      CFI             FI      UI      DE       ED

                                                                                                       Reserved



Table 4-533: por_mxp_errfr attributes
Bits    Name        Description                                                                                                             Type Reset
[63:15] Reserved Reserved                                                                                                                   RO   -
[14:12] CEC         Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                          RO   3'b000
                    model
[11:10] CFI         Corrected error interrupt                                                                                               RO   2'b00
[9:8]   Reserved Reserved                                                                                                                   RO   -
[7:6]   FI          Fault handling interrupt                                                                                                RO   2'b10
[5:4]   UI          Uncorrected error interrupt                                                                                             RO   2'b10
[3:2]   DE          Deferred errors for data poison                                                                                         RO   2'b01
[1:0]   ED          Error detection                                                                                                         RO   2'b01



             4.3.13.23            por_mxp_errctlr
             Functions as the error control register. Controls whether speciﬁc error-handling interrupts and error
             detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.




              Attributes
              Width
                   64
              Address oﬀset
                   16'h3008
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_mxp_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-518: por_mxp_errctlr

                          63                                                                                                      32

                                                                      Reserved

                          31                                                                   9   8   7          4   3   2   1   0

                                                        Reserved                                       Reserved FI UI DE ED

                                                                                                       CFI



Table 4-534: por_mxp_errctlr attributes
Bits    Name         Description                                                                                                       Type Reset
[63:9] Reserved      Reserved                                                                                                          RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_mxp_errfr.CFI                                                RW   1'b0
[7:4]   Reserved     Reserved                                                                                                          RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_mxp_errfr.FI                 RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_mxp_errfr.UI                                               RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_mxp_errfr.DE                                                           RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_mxp_errfr.ED                                                           RW   1'b0




            4.3.13.24            por_mxp_errstatus
            Functions as the error status register. AV and MV bits must be cleared in the same cycle, otherwise
            the error record does not have a consistent view.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h3010
            Type
                   W1C
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.ras_secure_access_override
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-519: por_mxp_errstatus

                           63                                                                                               32

                                                                      Reserved

                           31 30 29 28 27 26 25 24 23 22                                                                    0

                          AV V UE     OF MV    CE DE                                Reserved

                          Reserved             Reserved



Table 4-535: por_mxp_errstatus attributes
Bits   Name        Description                                                                                                     Type Reset
[63:32] Reserved Reserved                                                                                                          RO   -
[31]   AV          Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the   W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear

                   1'b1                Address is valid
                   1'b0                Address is not valid




Bits     Name       Description                                                                                                      Type Reset
[30]     V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                    cleared to 0 in the same write; write a 1 to clear
                    1'b1
                           At least one error recorded; register is valid
                    1'b0
                           No errors recorded
[29]     UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                    same write; write a 1 to clear
                    1'b1
                           At least one error detected that is not corrected and is not deferred to a subordinate
                    1'b0
                           No uncorrected errors detected
[28]     Reserved Reserved                                                                                                           RO   -
[27]     OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                    1'b1
                           More than one error detected
                    1'b0
                           Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]     MV         por_mxp_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the W1C 1'b0
                    highest priority are not cleared to 0 in the same write; write a 1 to clear
                    1'b1
                           Miscellaneous registers are valid
                    1'b0
                           Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                           RO   -
[24]     CE         Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                    write; write a 1 to clear
                    1'b1
                           At least one transient corrected error recorded
                    1'b0
                           No corrected errors recorded
[23]     DE         Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                    write; write a 1 to clear
                    1'b1
                           At least one error is not corrected and is deferred
                    1'b0
                           No errors deferred
[22:0]   Reserved Reserved                                                                                                           RO   -




           4.3.13.25           por_mxp_errmisc
           Functions as the miscellaneous error register. Contains miscellaneous information about deferred/
           uncorrected errors.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3028
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_mxp_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-520: por_mxp_errmisc

                       63 62         59 58                           48 47                                               32

                             Reserved               TGTID                                  Reserved

                            TLPMSG
                       31                       23 22                16 15                             5    4            0

                                Reserved                  OPCODE                     SRCID                      ERRSRC




Table 4-536: por_mxp_errmisc attributes
Bits      Name         Description                                                                                            Type   Reset
[63]      TLPMSG       Error ﬂit TLPMSG Status                                                                                RW     1'b0
[62:59]   Reserved     Reserved                                                                                               RO     -
[58:48]   TGTID        Error ﬂit target ID                                                                                    RW     11'b0
[47:23]   Reserved     Reserved                                                                                               RO     -
[22:16]   OPCODE       Error ﬂit opcode                                                                                       RW     7'b0
[15:5]    SRCID        Error ﬂit source ID                                                                                    RW     11'b0



Bits    Name       Description                                                                                      Type    Reset
[4:0]   ERRSRC     Error source for Mesh With Replicated Channels: Bits [4:2]: Transaction type                     RW      5'b0

                   3'b000                                REQ
                   3'b001                                RSP
                   3'b010                                SNP
                   3'b011                                DAT
                   3'b100                                REQ2
                   3'b101                                RSP2
                   3'b110                                SNP2
                   3'b111                                DAT2

                   Bits [1:0]: Port

                   2'b00                            Port 0
                   2'b01                            Port 1
                   2'b10                            Port 2
                   2'b11                            Port 3
[4:0]   ERRSRC     Mesh Without Replicated Channels: Bits [4:2]: Transaction type                                   RW      5'b0

                   3'b000                            REQ
                   3'b001                            RSP
                   3'b010                            SNP
                   3'b011                            DAT
                   3'b100                            Reserved
                   3'b101                            Reserved
                   3'b110                            Reserved
                   3'b111                            Reserved

                   Bits [1:0]: Port

                   2'b00                            Port 0
                   2'b01                            Port 1
                   2'b10                            Port 2
                   2'b11                            Port 3



        4.3.13.26          por_mxp_p0-5_byte_par_err_inj
        There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the byte parity
        error injection register for XP port #{index}.

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             64
        Address oﬀset
             16'h3030 + #{8*index}


            Type
                    WO
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-521: por_mxp_p0-5_byte_par_err_inj

                         63                                                                                           32

                                                                    Reserved

                         31                                                                             5    4         0

                                                            Reserved

                                                                                                                   p#{index}_byt
                                                                                                                   e_parity_err_
                                                                                                                   inj



Table 4-537: por_mxp_p0-5_byte_par_err_inj attributes
Bits    Name                          Description                                                                            Type Reset
[63:5] Reserved                       Reserved                                                                               RO     -
[4:0]   p#{index}_byte_parity_err_inj Speciﬁes a byte lane; once this register is written, a byte parity error is injected in the WO 5'h00
                                      speciﬁed byte lane on the next DAT ﬂit upload NOTE: Only applicable if an RN-F is
                                      attached to port #{index}. Byte parity error is only injected if the RN-F is conﬁgured to
                                      not support Datacheck.



            4.3.13.27          por_mxp_errfr_NS
            Functions as the Non-secure error feature register.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h3100
            Type
                    RO


             Reset value
                  See individual bit resets
             Usage constraints
                  There are no usage constraints.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-522: por_mxp_errfr_NS

                         63                                                                                                           32

                                                                    Reserved

                         31                                              15 14         12 11 10   9   8   7   6   5   4   3   2   1   0

                                               Reserved                          CEC      CFI             FI      UI      DE       ED

                                                                                                      Reserved



Table 4-538: por_mxp_errfr_NS attributes
Bits    Name       Description                                                                                                             Type Reset
[63:15] Reserved Reserved                                                                                                                  RO   -
[14:12] CEC        Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                          RO   3'b000
                   model
[11:10] CFI        Corrected error interrupt                                                                                               RO   2'b00
[9:8]   Reserved Reserved                                                                                                                  RO   -
[7:6]   FI         Fault handling interrupt                                                                                                RO   2'b10
[5:4]   UI         Uncorrected error interrupt                                                                                             RO   2'b10
[3:2]   DE         Deferred errors for data poison                                                                                         RO   2'b01
[1:0]   ED         Error detection                                                                                                         RO   2'b01



             4.3.13.28           por_mxp_errctlr_NS
             Functions as the Non-secure error control register. Controls whether speciﬁc error-handling
             interrupts and error detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h3108


              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-523: por_mxp_errctlr_NS

                           63                                                                                                    32

                                                                      Reserved

                           31                                                                 9   8   7          4   3   2   1   0

                                                        Reserved                                      Reserved FI UI DE ED

                                                                                                      CFI



Table 4-539: por_mxp_errctlr_NS attributes
Bits    Name         Description                                                                                                      Type Reset
[63:9] Reserved Reserved                                                                                                              RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_mxp_errfr_NS.CFI                                            RW   1'b0
[7:4]   Reserved Reserved                                                                                                             RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_mxp_errfr_NS.FI             RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_mxp_errfr_NS.UI                                           RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_mxp_errfr_NS.DE                                                       RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_mxp_errfr_NS.ED                                                       RW   1'b0



              4.3.13.29            por_mxp_errstatus_NS
              Functions as the Non-secure error status register.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3110



            Type
                   W1C
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-524: por_mxp_errstatus_NS

                           63                                                                                                  32

                                                                        Reserved

                           31 30 29 28 27 26 25 24 23 22                                                                       0

                          AV V UE      OF MV     CE DE                               Reserved

                          Reserved               Reserved



Table 4-540: por_mxp_errstatus_NS attributes
Bits   Name        Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                           RO   -
[31]   AV          Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear

                   1'b1                 Address is valid
                   1'b0                 Address is not valid
[30]   V           Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                   cleared to 0 in the same write; write a 1 to clear
                   1'b1
                            At least one error recorded; register is valid
                   1'b0
                            No errors recorded
[29]   UE          Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                   same write; write a 1 to clear
                   1'b1
                            At least one error detected that is not corrected and is not deferred to a subordinate
                   1'b0
                            No uncorrected errors detected
[28]   Reserved Reserved                                                                                                            RO   -
[27]   OF          Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                   1'b1
                            More than one error detected
                   1'b0
                            Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds

Bits     Name        Description                                                                                                      Type Reset
[26]     MV          por_mxp_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and W1C 1'b0
                     the highest priority are not cleared to 0 in the same write; write a 1 to clear
                     1'b1
                            Miscellaneous registers are valid
                     1'b0
                            Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.13.30            por_mxp_errmisc_NS
              Functions as the Non-secure miscellaneous error register. Contains miscellaneous information
              about deferred/uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3128
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-525: por_mxp_errmisc_NS

                       63 62         59 58                           48 47                                               32

                             Reserved               TGTID                                  Reserved

                            TLPMSG
                       31                       23 22                16 15                             5    4            0

                                Reserved                  OPCODE                     SRCID                      ERRSRC




Table 4-541: por_mxp_errmisc_NS attributes
Bits      Name        Description                                                                                             Type   Reset
[63]      TLPMSG      Error ﬂit TLPMSG Status                                                                                 RW     1'b0
[62:59]   Reserved    Reserved                                                                                                RO     -
[58:48]   TGTID       Error ﬂit target ID                                                                                     RW     11'b0
[47:23]   Reserved    Reserved                                                                                                RO     -
[22:16]   OPCODE      Error ﬂit opcode                                                                                        RW     7'b0
[15:5]    SRCID       Error ﬂit source ID                                                                                     RW     11'b0
[4:0]     ERRSRC      Error source for Mesh With Replicated Channels: Bits [4:2]: Transaction type                            RW     5'b0

                      3'b000                                 REQ
                      3'b001                                 RSP
                      3'b010                                 SNP
                      3'b011                                 DAT
                      3'b100                                 REQ2
                      3'b101                                 RSP2
                      3'b110                                 SNP2
                      3'b111                                 DAT2

                      Bits [1:0]: Port

                      2'b00                             Port 0
                      2'b01                             Port 1
                      2'b10                             Port 2
                      2'b11                             Port 3




Bits    Name          Description                                                                                      Type    Reset
[4:0]   ERRSRC        Mesh Without Replicated Channels: Bits [4:2]: Transaction type                                   RW      5'b0

                      3'b000                            REQ
                      3'b001                            RSP
                      3'b010                            SNP
                      3'b011                            DAT
                      3'b100                            Reserved
                      3'b101                            Reserved
                      3'b110                            Reserved
                      3'b111                            Reserved

                      Bits [1:0]: Port

                      2'b00                            Port 0
                      2'b01                            Port 1
                      2'b10                            Port 2
                      2'b11                            Port 3



        4.3.13.31             por_mxp_p0-5_syscoreq_ctl
        There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the port #{index}
        snoop and DVM domain control register. Provides a software alternative to hardware SYSCOREQ/
        SYSCOACK handshake. Works with por_mxp_p#{index}_syscoack_status. NOTE: Only valid on RN-
        F ports.

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             64
        Address oﬀset
             16'h1C00 + #{16*index}
        Type
                 RW
        Reset value
             See individual bit resets
        Secure group override
             por_mxp_secure_register_groups_override.syscoreq_ctl
        Usage constraints
             Only accessible by Secure accesses.

        Bit descriptions
        The following image shows the higher register bit assignments.

           Figure 4-526: por_mxp_p0-5_syscoreq_ctl

                       63                                                                                                 32

                                                                 Reserved

                       31                                                                                 4   3   2   1   0

                                                           Reserved

                                                                              snpdvm_req_p#{index}_d3                       snpdvm_re
                                                                                snpdvm_req_p#{index}_d2                     q_p#{inde
                                                                                                                            x}_d0
                                                                                                                          snpdvm_req_
                                                                                                                          p#{index}_d
                                                                                                                          1



Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes
Bits   Name                     Description                                                                                     Type Reset
[63:4] Reserved                 Reserved                                                                                        RO      -
[3]    snpdvm_req_p#{index}_d3 When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to               RW      1'b0
                               device 3 on port #{index}
[2]    snpdvm_req_p#{index}_d2 When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to               RW      1'b0
                               device 2 on port #{index}
[1]    snpdvm_req_p#{index}_d1 When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to               RW      1'b0
                               device 1 on port #{index}
[0]    snpdvm_req_p#{index}_d0 When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to               RW      1'b0
                               device 0 on port #{index}



           4.3.13.32         por_mxp_p0-5_syscoack_status
           There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the port #{index}
           snoop and DVM domain status register. Provides a software alternative to hardware SYSCOREQ/
           SYSCOACK handshake. Works with por_mxp_p#{index}_syscoreq_ctl. NOTE: Only valid on RN-F
           ports.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C08 + #{16*index}
           Type
                  RO
           Reset value
                See individual bit resets


           Secure group override
                por_mxp_secure_register_groups_override.syscoreq_ctl
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-527: por_mxp_p0-5_syscoack_status

                       63                                                                                                32

                                                                Reserved

                       31                                                                                4   3   2   1   0

                                                          Reserved

                                                                             snpdvm_ack_p#{index}_d3                       snpdvm_ac
                                                                               snpdvm_ack_p#{index}_d2                     k_p#{inde
                                                                                                                           x}_d0
                                                                                                                         snpdvm_ack_
                                                                                                                         p#{index}_d
                                                                                                                         1



Table 4-543: por_mxp_p0-5_syscoack_status attributes
Bits   Name                     Description                                                                                    Type Reset
[63:4] Reserved                 Reserved                                                                                       RO      -
[3]    snpdvm_ack_p#{index}_d3 When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 3                RO      1'b0
                               on port #{index}
[2]    snpdvm_ack_p#{index}_d2 When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 2                RO      1'b0
                               on port #{index}
[1]    snpdvm_ack_p#{index}_d1 When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 1                RO      1'b0
                               on port #{index}
[0]    snpdvm_ack_p#{index}_d0 When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 0                RO      1'b0
                               on port #{index}



           4.3.13.33        por_dtm_control
           Functions as the DTM control register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2100

           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-528: por_dtm_control

                          63                                                                                                32

                                                                    Reserved

                          31                                                                                4   3   2   1   0

                                                              Reserved

                                                                                             trace_no_atb                     dtm_enabl
                                                                                      sample_profile_enable                   e
                                                                                                                            trace_tag_e
                                                                                                                            nable



Table 4-544: por_dtm_control attributes
Bits   Name                    Description                                                                                        Type Reset
[63:4] Reserved                Reserved                                                                                           RO      -
[3]    trace_no_atb            When set, trace packet is not delivered out of ATB, and FIFO entry holds the ﬁrst trace            RW      1'b0
                               packet. NOTE: if any MXP has this bit set, ATB protocol will not be functional.
[2]    sample_proﬁle_enable Enables sample proﬁle function                                                                        RW      1'b0
[1]    trace_tag_enable        Watchpoint trace tag enable 1'b1: Trace tag enabled 1'b0: No trace tag                             RW      1'b0
[0]    dtm_enable              Enables debug watchpoint and PMU function; prior to writing this bit, all other DT                 RW      1'b0
                               conﬁguration registers must be programmed; once this bit is set, other DT conﬁguration
                               registers must not be modiﬁed



           4.3.13.34           por_dtm_ﬁfo_entry_ready
           Controls status of DTM FIFO entries.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2118
            Type
                   W1C
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-529: por_dtm_ﬁfo_entry_ready

                        63                                                                                                 32

                                                                    Reserved

                        31                                                                                 4   3           0

                                                             Reserved                                              ready




Table 4-545: por_dtm_ﬁfo_entry_ready attributes
Bits    Name     Description                                                                                                    Type Reset
[63:4] Reserved Reserved                                                                                                        RO   -
[3:0]   ready    Indicates which DTM FIFO entries are ready; write a 1 to clear Bit [3]: Entry 3 ready when set Bit [2]:        W1C 4'b0
                 Entry 2 ready when set Bit [1]: Entry 1 ready when set Bit [0]: Entry 0 ready when set



            4.3.13.35          por_dtm_ﬁfo_entry0-3_0
            There are 4 iterations of this register. The index ranges from 0 to 3. Contains DTM FIFO entry
            #{index} data.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2120 + #{24*index}
            Type
                   RO
            Reset value
                 See individual bit resets


          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-530: por_dtm_ﬁfo_entry0-3_0

                      63                                                                                         32

                                                              fifo_data0

                      31                                                                                          0

                                                              fifo_data0




Table 4-546: por_dtm_ﬁfo_entry0-3_0 attributes
Bits          Name                     Description                                                      Type          Reset
[63:0]        ﬁfo_data0                Entry data bit vector 63:0                                       RO            64'b0



          4.3.13.36        por_dtm_ﬁfo_entry0-3_1
          There are 4 iterations of this register. The index ranges from 0 to 3. Contains DTM FIFO entry
          #{index} data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2128 + #{24*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-531: por_dtm_ﬁfo_entry0-3_1

                      63                                                                                         32

                                                              fifo_data1

                      31                                                                                          0

                                                              fifo_data1




Table 4-547: por_dtm_ﬁfo_entry0-3_1 attributes
Bits          Name                   Description                                                        Type          Reset
[63:0]        ﬁfo_data1              Entry data bit vector 127:64                                       RO            64'b0



          4.3.13.37        por_dtm_ﬁfo_entry0-3_2
          There are 4 iterations of this register. The index ranges from 0 to 3. Contains DTM FIFO entry
          #{index} data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2130 + #{24*index}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-532: por_dtm_ﬁfo_entry0-3_2

                      63                                         48 47                                           32

                                  fifo_cycle_count                                    fifo_data2

                      31                                                                                          0

                                                              fifo_data2




Table 4-548: por_dtm_ﬁfo_entry0-3_2 attributes
Bits          Name                          Description                                                             Type       Reset
[63:48]       ﬁfo_cycle_count               Entry cycle count bit vector 15:0                                       RO         16'b0
[47:0]        ﬁfo_data2                     Entry data bit vector 143:128                                           RO         48'b0



          4.3.13.38        por_dtm_wp0-3_conﬁg
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures watchpoint
          #{index}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h21A0 + #{24*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-533: por_dtm_wp0-3_conﬁg

                      63                                                                                                 32

                                                               Reserved

                      31                          21 20 19 18 17 16 15 14 13    11 10   9   8   7   6   5   4   3    1     0

                                Reserved

                                           wp_chn_num                                                                    wp_dev_se
                                               wp_dev_sel2                                                               l
                                                 wp_dbgtrig_en                                                      wp_chn_sel
                                                      wp_ctrig_en                                     wp_grp
                                                           wp_cc_en                              rsvdc_bsel
                                                             wp_pkt_type                     wp_exclusive
                                                                                          wp_combine
                                                                                        wp_pkt_gen




Table 4-549: por_dtm_wp0-3_conﬁg attributes
Bits      Name              Description                                                                             Type    Reset
[63:21]   Reserved          Reserved                                                                                RO      -
[20:19]   wp_chn_num        VC number index for replicated channels in speciﬁed SMXP                                RW      2'b0
[18:17]   wp_dev_sel2       Upper bits for device port selection in speciﬁed SMXP                                   RW      2'b0
[16]      wp_dbgtrig_en     Enables watchpoint debug trigger packet generation                                      RW      1'b0
[15]      wp_ctrig_en       Enables watchpoint cross trigger packet generation                                      RW      1'b0
[14]      wp_cc_en          Enables inclusion of cycle count in watchpoint track packet generation                  RW      1'b0
[13:11]   wp_pkt_type       Trace packet type                                                                       RW      3'b000

                            3'b000         TXNID (up to X18)
                            3'b001         TXNID + opcode (up to X9)
                            3'b010         TXNID + opcode + source ID + target ID (up to X4)
                            3'b011         Reserved
                            3'b100         Control ﬂit
                            3'b101         DAT ﬂit DATA [127:0]
                            3'b110         DAT ﬂit DATA [255:128]
                            3'b111         Reserved
[10]      wp_pkt_gen        Enables watchpoint trace packet generation                                              RW      1'b0
[9]       wp_combine        Enables combination of watchpoints #{index} and #{index+1}                              RW      1'b0
[8]       wp_exclusive      Watchpoint mode                                                                         RW      1'b0

                            1'b0                Regular mode
                            1'b1                Exclusive mode
[7:6]     rsvdc_bsel        Byte select of RSVDC in trace packet                                                    RW      1'b0

                            2'h0             Select RSVDC[7:0]
                            2'h1             Select RSVDC[15:8]
                            2'h2             Select RSVDC[23:16]
                            2'h3             Select RSVDC[31:24]
[5:4]     wp_grp            Watchpoint register format group                                                        RW      1'b0

                            2'h0            Select primary group
                            2'h1            Select secondary group
                            2'h2            Select tertiary group
                            2'h3            Reserved
[3:1]     wp_chn_sel        VC selection                                                                            RW      3'b000

                            3'b000                   Select REQ VC
                            3'b001                   Select RSP VC
                            3'b010                   Select SNP VC
                            3'b011                   Select DATA VC

                            All other values are reserved.
[0]       wp_dev_sel        Device port selection in speciﬁed SMXP                                                  RW      1'b0

                            1'b0             Select device port 0
                            1'b1             Select device port 1




          4.3.13.39            por_dtm_wp0-3_val
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures watchpoint #{index}
          comparison value.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h21A8 + #{24*index}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-534: por_dtm_wp0-3_val

                       63                                                                                            32

                                                                      val

                       31                                                                                              0

                                                                      val




Table 4-550: por_dtm_wp0-3_val attributes
Bits        Name            Description                                                                         Type        Reset
[63:0]      val             Refer to DTM watchpoint section for details                                         RW          64'b0



          4.3.13.40            por_dtm_wp0-3_mask
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures watchpoint #{index}
          comparison mask.

          Conﬁgurations
          This register is available in all conﬁgurations.


          Attributes
          Width
               64
          Address oﬀset
               16'h21B0 + #{24*index}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-535: por_dtm_wp0-3_mask

                       63                                                                                            32

                                                                     mask

                       31                                                                                              0

                                                                     mask




Table 4-551: por_dtm_wp0-3_mask attributes
Bits       Name             Description                                                                         Type        Reset
[63:0]     mask             Refer to DTM watchpoint section for details                                         RW          64'b0



          4.3.13.41            por_dtm_pmsicr
          Functions as the sampling interval counter register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2200
          Type
                  RW

          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-536: por_dtm_pmsicr

                         63                                                                                        32

                                                                 Reserved

                         31                                                                                        0

                                                                   count




Table 4-552: por_dtm_pmsicr attributes
Bits             Name                Description                                                           Type         Reset
[63:32]          Reserved            Reserved                                                              RO           -
[31:0]           count               Current value of sample counter                                       RW           32'b0



          4.3.13.42           por_dtm_pmsirr
          Functions as the sampling interval reload register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2208
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-537: por_dtm_pmsirr

                        63                                                                                          32

                                                                Reserved

                        31                                                                 8   7                    0

                                                    interval                                          Reserved




Table 4-553: por_dtm_pmsirr attributes
Bits             Name                Description                                                            Type         Reset
[63:32]          Reserved            Reserved                                                               RO           -
[31:8]           interval            Sampling interval to be reloaded                                       RW           24'b0
[7:0]            Reserved            Reserved                                                               RO           -



          4.3.13.43          por_dtm_pmu_conﬁg
          Conﬁgures the DTM PMU.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2210
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-538: por_dtm_pmu_conﬁg

                       63                    56 55                  48 47                     40 39                        32




              pmevcnt3_input_s                                                                                 pmevcnt0_input_s
                            el                                                                                 el
                                    pmevcnt2_input_sel                              pmevcnt1_input_sel
                       31 30    28 27 26     24 23 22   20 19 18    16 15                 9   8   7        4   3   2   1   0

                                                                            Reserved

              Reserved                                                                                                pmu_en
              pmevcnt3_glob                                                                                        pmevcnt01_c
                     al_num                                                                                        ombined
                        Reserved                                                                                 pmevcnt23_com
                  pmevcnt2_global_num                                                                            bined
                                  Reserved                                                                    pmevcntall_comb
                            pmevcnt1_global_num                                                               ined
                                            Reserved                                                    pmevcnt_paired
                                                                                                  cntr_rst
                                                                    pmevcnt0_global_num



Table 4-554: por_dtm_pmu_conﬁg attributes
Bits   Name                    Description                                                                                      Type Reset
[63:56] pmevcnt3_input_sel     Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings                      RW   8'b0
[55:48] pmevcnt2_input_sel     Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings                      RW   8'b0
[47:40] pmevcnt1_input_sel     Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings                      RW   8'b0
[39:32] pmevcnt0_input_sel     Source to be counted in PMU counter 0: Port2, Port3, Port4 and Port5                             RW   8'b0
                               encodings are applicable when (MXP_NUM_DEV_PORT_PARAM > 2 and
                               MXP_MULTIPLE_DTM_EN_PARAM = 0)

                               8'h00                 Watchpoint 0
                               8'h01                 Watchpoint 1
                               8'h02                 Watchpoint 2
                               8'h03                 Watchpoint 3
                               8'h04                 XP PMU Event 0
                               8'h05                 XP PMU Event 1
                               8'h06                 XP PMU Event 2
                               8'h07                 XP PMU Event 3
[39:32] pmevcnt0_input_sel     8'h10            Port 0 Device 0 PMU Event 0                                                     RW   8'b0
                               8'h11            Port 0 Device 0 PMU Event 1
                               8'h12            Port 0 Device 0 PMU Event 2
                               8'h13            Port 0 Device 0 PMU Event 3
                               8'h14            Port 0 Device 1 PMU Event 0
                               8'h15            Port 0 Device 1 PMU Event 1
                               8'h16            Port 0 Device 1 PMU Event 2
                               8'h17            Port 0 Device 1 PMU Event 3
                               8'h18            Port 0 Device 2 PMU Event 0
                               8'h19            Port 0 Device 2 PMU Event 1
                               8'h1A            Port 0 Device 2 PMU Event 2
                               8'h1B            Port 0 Device 2 PMU Event 3
                               8'h1C            Port 0 Device 3 PMU Event 0
                               8'h1D            Port 0 Device 3 PMU Event 1
                               8'h1E            Port 0 Device 3 PMU Event 2
                               8'h1F            Port 0 Device 3 PMU Event 3



Bits   Name                  Description                                                                                 Type Reset
[39:32] pmevcnt0_input_sel   8'h20           Port 1 Device 0 PMU Event 0                                                 RW    8'b0
                             8'h21           Port 1 Device 0 PMU Event 1
                             8'h22           Port 1 Device 0 PMU Event 2
                             8'h23           Port 1 Device 0 PMU Event 3
                             8'h24           Port 1 Device 1 PMU Event 0
                             8'h25           Port 1 Device 1 PMU Event 1
                             8'h26           Port 1 Device 1 PMU Event 2
                             8'h27           Port 1 Device 1 PMU Event 3
                             8'h28           Port 1 Device 2 PMU Event 0
                             8'h29           Port 1 Device 2 PMU Event 1
                             8'h2A           Port 1 Device 2 PMU Event 2
                             8'h2B           Port 1 Device 2 PMU Event 3
                             8'h2C           Port 1 Device 3 PMU Event 0
                             8'h2D           Port 1 Device 3 PMU Event 1
                             8'h2E           Port 1 Device 3 PMU Event 2
                             8'h2F           Port 1 Device 3 PMU Event 3
[39:32] pmevcnt0_input_sel   8'h30           Port 2 Device 0 PMU Event 0                                                 RW    8'b0
                             8'h31           Port 2 Device 0 PMU Event 1
                             8'h32           Port 2 Device 0 PMU Event 2
                             8'h33           Port 2 Device 0 PMU Event 3
                             8'h34           Port 2 Device 1 PMU Event 0
                             8'h35           Port 2 Device 1 PMU Event 1
                             8'h36           Port 2 Device 1 PMU Event 2
                             8'h37           Port 2 Device 1 PMU Event 3
                             8'h38           Port 2 Device 2 PMU Event 0
                             8'h39           Port 2 Device 2 PMU Event 1
                             8'h3A           Port 2 Device 2 PMU Event 2
                             8'h3B           Port 2 Device 2 PMU Event 3
                             8'h3C           Port 2 Device 3 PMU Event 0
                             8'h3D           Port 2 Device 3 PMU Event 1
                             8'h3E           Port 2 Device 3 PMU Event 2
                             8'h3F           Port 2 Device 3 PMU Event 3
[39:32] pmevcnt0_input_sel   8'h40           Port 3 Device 0 PMU Event 0                                                 RW    8'b0
                             8'h41           Port 3 Device 0 PMU Event 1
                             8'h42           Port 3 Device 0 PMU Event 2
                             8'h43           Port 3 Device 0 PMU Event 3
                             8'h44           Port 3 Device 1 PMU Event 0
                             8'h45           Port 3 Device 1 PMU Event 1
                             8'h46           Port 3 Device 1 PMU Event 2
                             8'h47           Port 3 Device 1 PMU Event 3
                             8'h48           Port 3 Device 2 PMU Event 0
                             8'h49           Port 3 Device 2 PMU Event 1
                             8'h4A           Port 3 Device 2 PMU Event 2
                             8'h4B           Port 3 Device 2 PMU Event 3
                             8'h4C           Port 3 Device 3 PMU Event 0
                             8'h4D           Port 3 Device 3 PMU Event 1
                             8'h4E           Port 3 Device 3 PMU Event 2
                             8'h4F           Port 3 Device 3 PMU Event 3




Bits     Name                 Description                                                                                 Type Reset
[39:32] pmevcnt0_input_sel    8'h50           Port 4 Device 0 PMU Event 0                                                 RW    8'b0
                              8'h51           Port 4 Device 0 PMU Event 1
                              8'h52           Port 4 Device 0 PMU Event 2
                              8'h53           Port 4 Device 0 PMU Event 3
                              8'h54           Port 4 Device 1 PMU Event 0
                              8'h55           Port 4 Device 1 PMU Event 1
                              8'h56           Port 4 Device 1 PMU Event 2
                              8'h57           Port 4 Device 1 PMU Event 3
                              8'h58           Port 4 Device 2 PMU Event 0
                              8'h59           Port 4 Device 2 PMU Event 1
                              8'h5A           Port 4 Device 2 PMU Event 2
                              8'h5B           Port 4 Device 2 PMU Event 3
                              8'h5C           Port 4 Device 3 PMU Event 0
                              8'h5D           Port 4 Device 3 PMU Event 1
                              8'h5E           Port 4 Device 3 PMU Event 2
                              8'h5F           Port 4 Device 3 PMU Event 3
[39:32] pmevcnt0_input_sel    8'h60           Port 5 Device 0 PMU Event 0                                                 RW    8'b0
                              8'h61           Port 5 Device 0 PMU Event 1
                              8'h62           Port 5 Device 0 PMU Event 2
                              8'h63           Port 5 Device 0 PMU Event 3
                              8'h64           Port 5 Device 1 PMU Event 0
                              8'h65           Port 5 Device 1 PMU Event 1
                              8'h66           Port 5 Device 1 PMU Event 2
                              8'h67           Port 5 Device 1 PMU Event 3
                              8'h68           Port 5 Device 2 PMU Event 0
                              8'h69           Port 5 Device 2 PMU Event 1
                              8'h6A           Port 5 Device 2 PMU Event 2
                              8'h6B           Port 5 Device 2 PMU Event 3
                              8'h6C           Port 5 Device 3 PMU Event 0
                              8'h6D           Port 5 Device 3 PMU Event 1
                              8'h6E           Port 5 Device 3 PMU Event 2
                              8'h6F           Port 5 Device 3 PMU Event 3
[31]     Reserved             Reserved                                                                                    RO    -
[30:28] pmevcnt3_global_num Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings              RW    3'b0
[27]     Reserved             Reserved                                                                                    RO    -
[26:24] pmevcnt2_global_num Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings              RW    3'b0
[23]     Reserved             Reserved                                                                                    RO    -
[22:20] pmevcnt1_global_num Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings              RW    3'b0
[19]     Reserved             Reserved                                                                                    RO    -
[18:16] pmevcnt0_global_num Global counter to pair with PMU counter 0                                                     RW    3'b0

                              3'b000            Global PMU event counter A
                              3'b001            Global PMU event counter B
                              3'b010            Global PMU event counter C
                              3'b011            Global PMU event counter D
                              3'b100            Global PMU event counter E
                              3'b101            Global PMU event counter F
                              3'b110            Global PMU event counter G
                              3'b111            Global PMU event counter H
[15:9]   Reserved             Reserved                                                                                    RO    -
[8]      cntr_rst             Enables clearing of live counters upon assertion of snapshot                                RW    1'b0


Bits      Name                  Description                                                                                     Type Reset
[7:4]     pmevcnt_paired        PMU local counter paired with global counter                                                    RW   4'b0
[3]       pmevcntall_combined Enables combination of all PMU counters (0, 1, 2, 3) NOTE: When set,                              RW   1'b0
                              pmevcnt01_combined and pmevcnt23_combined have no eﬀect.
[2]       pmevcnt23_combined Enables combination of PMU counters 2 and 3                                                        RW   1'b0
[1]       pmevcnt01_combined Enables combination of PMU counters 0 and 1                                                        RW   1'b0
[0]       pmu_en                DTM PMU enable NOTE: All other ﬁelds in this register are valid only if this bit is set.        RW   1'b0



             4.3.13.44          por_dtm_pmevcnt
             Contains all PMU event counters (0, 1, 2, 3).

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h2220
             Type
                    RW
             Reset value
                  See individual bit resets
             Usage constraints
                  There are no usage constraints.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-539: por_dtm_pmevcnt

                           63                                          48 47                                               32

                                           pmevcnt3                                          pmevcnt2

                           31                                          16 15                                               0

                                           pmevcnt1                                          pmevcnt0




Table 4-555: por_dtm_pmevcnt attributes
Bits                Name                      Description                                            Type           Reset
[63:48]             pmevcnt3                  PMU event counter 3                                    RW             16'h0000
[47:32]             pmevcnt2                  PMU event counter 2                                    RW             16'h0000


Bits             Name                    Description                                          Type             Reset
[31:16]          pmevcnt1                PMU event counter 1                                  RW               16'h0000
[15:0]           pmevcnt0                PMU event counter 0                                  RW               16'h0000



          4.3.13.45         por_dtm_pmevcntsr
          Functions as the PMU event counter shadow register for all counters (0, 1, 2, 3).

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2240
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-540: por_dtm_pmevcntsr

                      63                                         48 47                                             32

                                      pmevcntsr3                                      pmevcntsr2

                      31                                         16 15                                             0

                                      pmevcntsr1                                      pmevcntsr0




Table 4-556: por_dtm_pmevcntsr attributes
Bits         Name                 Description                                                           Type           Reset
[63:48]      pmevcntsr3           PMU event counter 3 shadow register                                   RW             16'h0000
[47:32]      pmevcntsr2           PMU event counter 2 shadow register                                   RW             16'h0000
[31:16]      pmevcntsr1           PMU event counter 1 shadow register                                   RW             16'h0000
[15:0]       pmevcntsr0           PMU event counter 0 shadow register                                   RW             16'h0000




           4.3.13.46         por_dtm_control_dt1-3
           There are 3 iterations of this register. The index ranges from 1 to 3. Functions as
           the DTM control register. NOTE: There will be max. of 3 DTM registers based on
           MXP_MULTIPLE_DTM_EN_PARAM and MXP_NUM_DEV_PORT_PARAM value. Each successive
           DTM register will be at the next 'h200 + 8 byte address boundary. Each successive DTM
           register will be named with the suﬃx corresponding to the DT register number. For example
           por_dtm_control_dt<0:3>

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h2100 + #{512*index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-541: por_dtm_control_dt1-3

                       63                                                                                                 32

                                                                  Reserved

                       31                                                                                 4   3   2   1   0

                                                             Reserved

                                                                                          trace_no_atb                      dtm_enabl
                                                                                   sample_profile_enable                    e
                                                                                                                          trace_tag_e
                                                                                                                          nable



Table 4-557: por_dtm_control_dt1-3 attributes
Bits   Name                 Description                                                                                         Type Reset
[63:4] Reserved             Reserved                                                                                            RO      -
[3]    trace_no_atb         When set, trace packet is not delivered out of ATB, and FIFO entry holds the ﬁrst trace             RW      1'b0
                            packet
[2]    sample_proﬁle_enable Enables sample proﬁle function                                                                      RW      1'b0


Bits    Name                    Description                                                                                       Type Reset
[1]     trace_tag_enable        Watchpoint trace tag enable 1'b1: Trace tag enabled 1'b0: No trace tag                            RW   1'b0
[0]     dtm_enable              Enables debug watchpoint and PMU function; prior to writing this bit, all other DT                RW   1'b0
                                conﬁguration registers must be programmed; once this bit is set, other DT conﬁguration
                                registers must not be modiﬁed



            4.3.13.47           por_dtm_ﬁfo_entry_ready_dt1-3
            There are 3 iterations of this register. The index ranges from 1 to 3. Controls status of DTM FIFO
            entries.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2118 + #{512*index}
            Type
                     W1C
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-542: por_dtm_ﬁfo_entry_ready_dt1-3

                           63                                                                                                32

                                                                     Reserved

                           31                                                                                4   3           0

                                                              Reserved                                               ready




Table 4-558: por_dtm_ﬁfo_entry_ready_dt1-3 attributes
Bits    Name      Description                                                                                                     Type Reset
[63:4] Reserved Reserved                                                                                                          RO   -
[3:0]   ready     Indicates which DTM FIFO entries are ready; write a 1 to clear Bit [3]: Entry 3 ready when set Bit [2]:         W1C 4'b0
                  Entry 2 ready when set Bit [1]: Entry 1 ready when set Bit [0]: Entry 0 ready when set



          4.3.13.48        por_dtm_ﬁfo_entry0-11%4_0_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Contains DTM FIFO entry
          #{index%4} data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2120 + #{24*(index%4)} + #{512*((index/4)+1)}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-543: por_dtm_ﬁfo_entry0-11%4_0_dt(0-11/4)+1

                      63                                                                                         32

                                                              fifo_data0

                      31                                                                                          0

                                                              fifo_data0




Table 4-559: por_dtm_ﬁfo_entry0-11%4_0_dt(0-11/4)+1 attributes
Bits          Name                     Description                                                      Type          Reset
[63:0]        ﬁfo_data0                Entry data bit vector 63:0                                       RO            64'b0



          4.3.13.49        por_dtm_ﬁfo_entry0-11%4_1_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Contains DTM FIFO entry
          #{index%4} data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2128 + #{24*(index%4)} + #{512*((index/4)+1)}
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-544: por_dtm_ﬁfo_entry0-11%4_1_dt(0-11/4)+1

                      63                                                                                         32

                                                              fifo_data1

                      31                                                                                          0

                                                              fifo_data1




Table 4-560: por_dtm_ﬁfo_entry0-11%4_1_dt(0-11/4)+1 attributes
Bits          Name                   Description                                                        Type          Reset
[63:0]        ﬁfo_data1              Entry data bit vector 127:64                                       RO            64'b0



          4.3.13.50        por_dtm_ﬁfo_entry0-11%4_2_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Contains DTM FIFO entry
          #{index%4} data.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2130 + #{24*(index%4)} + #{512*((index/4)+1)}



          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-545: por_dtm_ﬁfo_entry0-11%4_2_dt(0-11/4)+1

                      63                                         48 47                                           32

                                  fifo_cycle_count                                    fifo_data2

                      31                                                                                           0

                                                              fifo_data2




Table 4-561: por_dtm_ﬁfo_entry0-11%4_2_dt(0-11/4)+1 attributes
Bits          Name                          Description                                                     Type        Reset
[63:48]       ﬁfo_cycle_count               Entry cycle count bit vector 15:0                               RO          16'b0
[47:0]        ﬁfo_data2                     Entry data bit vector 143:128                                   RO          48'b0



          4.3.13.51        por_dtm_wp0-11%4_conﬁg_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Conﬁgures watchpoint
          #{index%4}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h21A0 + #{24*(index%4)} + #{512*((index/4)+1)}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.
           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-546: por_dtm_wp0-11%4_conﬁg_dt(0-11/4)+1

                       63                                                                                                   32

                                                                  Reserved

                       31                            21 20 19 18 17 16 15 14 13    11 10   9    8   7   6   5   4   3   1   0

                                  Reserved

                                             wp_chn_num                                                                      wp_dev_se
                                                 wp_dev_sel2                                                                 l
                                                   wp_dbgtrig_en                                                        wp_chn_sel
                                                        wp_ctrig_en                                      wp_grp
                                                             wp_cc_en                               rsvdc_bsel
                                                               wp_pkt_type                      wp_exclusive
                                                                                             wp_combine
                                                                                           wp_pkt_gen



Table 4-562: por_dtm_wp0-11%4_conﬁg_dt(0-11/4)+1 attributes
Bits    Name           Description                                                                                               Type Reset
[63:21] Reserved       Reserved                                                                                                  RO   -
[20:19] wp_chn_num     VC number index for replicated channels in speciﬁed SMXP                                                  RW   2'b0
[18:17] wp_dev_sel2    Upper bits for device port selection in speciﬁed SMXP                                                     RW   2'b0
[16]    wp_dbgtrig_en Enables watchpoint debug trigger packet generation                                                         RW   1'b0
[15]    wp_ctrig_en    Enables watchpoint cross trigger packet generation                                                        RW   1'b0
[14]    wp_cc_en       Enables inclusion of cycle count in watchpoint track packet generation                                    RW   1'b0
[13:11] wp_pkt_type    Trace packet type 3'b000: TXNID (up to X18) 3'b001: TXNID + opcode (up to X9) 3'b010: TXNID RW                 3'b000
                       + opcode + source ID + target ID (up to X4) 3'b011: Reserved 3'b100: Control ﬂit 3'b101: DAT ﬂit
                       DATA [127:0] 3'b110: DAT ﬂit DATA [255:128] 3'b111: Reserved
[10]    wp_pkt_gen     Enables watchpoint trace packet generation                                                                RW   1'b0
[9]     wp_combine     Enables combination of watchpoints #{index%4} and #{(index%4)+1}                                          RW   1'b0
[8]     wp_exclusive   Watchpoint mode 1'b0: Regular mode 1'b1: Exclusive mode                                                   RW   1'b0
[7:6]   rsvdc_bsel     Byte select of RSVDC in trace packet 2'h0: Select RSVDC[7:0] 2'h1: Select RSVDC[15:8] 2'h2:               RW   1'b0
                       Select RSVDC[23:16] 2'h3: Select RSVDC[31:24]
[5:4]   wp_grp         Watchpoint register format group 2'h0: Select primary group 2'h1: Select secondary group 2'h2:            RW   1'b0
                       Select tertiary group 2'h3: Reserved
[3:1]   wp_chn_sel     VC selection 3'b000: Select REQ VC 3'b001: Select RSP VC 3'b010: Select SNP VC 3'b011:                    RW   3'b000
                       Select DATA VC NOTE: All other values are reserved.
[0]     wp_dev_sel     Device port selection in speciﬁed SMXP 1'b0: Select device port 0 1'b1: Select device port 1              RW   1'b0




          4.3.13.52           por_dtm_wp0-11%4_val_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Conﬁgures watchpoint
          #{index%4} comparison value.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h21A8 + #{24*(index%4)} + #{512*((index/4)+1)}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-547: por_dtm_wp0-11%4_val_dt(0-11/4)+1

                      63                                                                                            32

                                                                     val

                      31                                                                                              0

                                                                     val




Table 4-563: por_dtm_wp0-11%4_val_dt(0-11/4)+1 attributes
Bits       Name            Description                                                                         Type        Reset
[63:0]     val             Refer to DTM watchpoint section for details                                         RW          64'b0



          4.3.13.53           por_dtm_wp0-11%4_mask_dt(0-11/4)+1
          There are 12 iterations of this register. The index ranges from 0 to 11. Conﬁgures watchpoint
          #{index%4} comparison mask.

          Conﬁgurations
          This register is available in all conﬁgurations.


          Attributes
          Width
               64
          Address oﬀset
               16'h21B0 + #{24*(index%4)} + #{512*((index/4)+1)}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-548: por_dtm_wp0-11%4_mask_dt(0-11/4)+1

                       63                                                                                            32

                                                                     mask

                       31                                                                                              0

                                                                     mask




Table 4-564: por_dtm_wp0-11%4_mask_dt(0-11/4)+1 attributes
Bits       Name             Description                                                                         Type        Reset
[63:0]     mask             Refer to DTM watchpoint section for details                                         RW          64'b0



          4.3.13.54            por_dtm_pmsicr_dt1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Functions as the sampling
          interval counter register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2200 + #{512*index}



          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-549: por_dtm_pmsicr_dt1-3

                         63                                                                                        32

                                                                 Reserved

                         31                                                                                        0

                                                                   count




Table 4-565: por_dtm_pmsicr_dt1-3 attributes
Bits             Name                Description                                                           Type         Reset
[63:32]          Reserved            Reserved                                                              RO           -
[31:0]           count               Current value of sample counter                                       RW           32'b0



          4.3.13.55           por_dtm_pmsirr_dt1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Functions as the sampling
          interval reload register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2208 + #{512*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.
          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-550: por_dtm_pmsirr_dt1-3

                        63                                                                                          32

                                                                Reserved

                        31                                                                 8   7                    0

                                                    interval                                          Reserved




Table 4-566: por_dtm_pmsirr_dt1-3 attributes
Bits             Name                Description                                                            Type         Reset
[63:32]          Reserved            Reserved                                                               RO           -
[31:8]           interval            Sampling interval to be reloaded                                       RW           24'b0
[7:0]            Reserved            Reserved                                                               RO           -



          4.3.13.56          por_dtm_pmu_conﬁg_dt1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Conﬁgures the DTM PMU.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2210 + #{512*index}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-551: por_dtm_pmu_conﬁg_dt1-3

                       63                    56 55                  48 47                     40 39                        32




              pmevcnt3_input_s                                                                                 pmevcnt0_input_s
                            el                                                                                 el
                                    pmevcnt2_input_sel                              pmevcnt1_input_sel
                       31 30    28 27 26     24 23 22   20 19 18    16 15                 9   8   7        4   3   2   1   0

                                                                            Reserved

              Reserved                                                                                                pmu_en
              pmevcnt3_glob                                                                                        pmevcnt01_c
                     al_num                                                                                        ombined
                        Reserved                                                                                 pmevcnt23_com
                  pmevcnt2_global_num                                                                            bined
                                  Reserved                                                                    pmevcntall_comb
                            pmevcnt1_global_num                                                               ined
                                            Reserved                                                    pmevcnt_paired
                                                                                                  cntr_rst
                                                                    pmevcnt0_global_num



Table 4-567: por_dtm_pmu_conﬁg_dt1-3 attributes
Bits   Name                    Description                                                                                      Type Reset
[63:56] pmevcnt3_input_sel     Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings                      RW   8'b0
[55:48] pmevcnt2_input_sel     Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings                      RW   8'b0
[47:40] pmevcnt1_input_sel     Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings                      RW   8'b0




Bits    Name                 Description                                                                                 Type Reset
[39:32] pmevcnt0_input_sel   Source to be counted in PMU counter 0: Supports 2 Ports (DT1: P2 and P3, DT2: P4 and        RW    8'b0
                             P5) when (MXP_NUM_DEV_PORT_PARAM > 2 and MXP_MULTIPLE_DTM_EN_PARAM =
                             1)

                             8'h00           Watchpoint 0
                             8'h01           Watchpoint 1
                             8'h02           Watchpoint 2
                             8'h03           Watchpoint 3
                             8'h04           XP PMU Event 0
                             8'h05           XP PMU Event 1
                             8'h06           XP PMU Event 2
                             8'h07           XP PMU Event 3
                             8'h10           Port 0 Device 0 PMU Event 0
                             8'h11           Port 0 Device 0 PMU Event 1
                             8'h12           Port 0 Device 0 PMU Event 2
                             8'h13           Port 0 Device 0 PMU Event 3
                             8'h14           Port 0 Device 1 PMU Event 0
                             8'h15           Port 0 Device 1 PMU Event 1
                             8'h16           Port 0 Device 1 PMU Event 2
                             8'h17           Port 0 Device 1 PMU Event 3
                             8'h18           Port 0 Device 2 PMU Event 0
                             8'h19           Port 0 Device 2 PMU Event 1
                             8'h1A           Port 0 Device 2 PMU Event 2
                             8'h1B           Port 0 Device 2 PMU Event 3
                             8'h1C           Port 0 Device 3 PMU Event 0
                             8'h1D           Port 0 Device 3 PMU Event 1
                             8'h1E           Port 0 Device 3 PMU Event 2
                             8'h1F           Port 0 Device 3 PMU Event 3
                             8'h20           Port 1 Device 0 PMU Event 0
                             8'h21           Port 1 Device 0 PMU Event 1
                             8'h22           Port 1 Device 0 PMU Event 2
                             8'h23           Port 1 Device 0 PMU Event 3
                             8'h24           Port 1 Device 1 PMU Event 0
                             8'h25           Port 1 Device 1 PMU Event 1
                             8'h26           Port 1 Device 1 PMU Event 2
                             8'h27           Port 1 Device 1 PMU Event 3
                             8'h28           Port 1 Device 2 PMU Event 0
                             8'h29           Port 1 Device 2 PMU Event 1
                             8'h2A           Port 1 Device 2 PMU Event 2
                             8'h2B           Port 1 Device 2 PMU Event 3
                             8'h2C           Port 1 Device 3 PMU Event 0
                             8'h2D           Port 1 Device 3 PMU Event 1
                             8'h2E           Port 1 Device 3 PMU Event 2
                             8'h2F           Port 1 Device 3 PMU Event 3
[31]    Reserved             Reserved                                                                                    RO    -
[30:28] pmevcnt3_global_num Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings             RW    3'b0
[27]    Reserved             Reserved                                                                                    RO    -
[26:24] pmevcnt2_global_num Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings             RW    3'b0
[23]    Reserved             Reserved                                                                                    RO    -
[22:20] pmevcnt1_global_num Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings             RW    3'b0
[19]    Reserved             Reserved                                                                                    RO    -




Bits     Name                  Description                                                                                    Type Reset
[18:16] pmevcnt0_global_num Global counter to pair with PMU counter 0                                                         RW    3'b0

                               3'b000             Global PMU event counter A
                               3'b001             Global PMU event counter B
                               3'b010             Global PMU event counter C
                               3'b011             Global PMU event counter D
                               3'b100             Global PMU event counter E
                               3'b101             Global PMU event counter F
                               3'b110             Global PMU event counter G
                               3'b111             Global PMU event counter H
[15:9]   Reserved              Reserved                                                                                       RO    -
[8]      cntr_rst              Enables clearing of live counters upon assertion of snapshot                                   RW    1'b0
[7:4]    pmevcnt_paired        PMU local counter paired with global counter                                                   RW    4'b0
[3]      pmevcntall_combined Enables combination of all PMU counters (0, 1, 2, 3) NOTE: When set,                             RW    1'b0
                             pmevcnt01_combined and pmevcnt23_combined have no eﬀect.
[2]      pmevcnt23_combined Enables combination of PMU counters 2 and 3                                                       RW    1'b0
[1]      pmevcnt01_combined Enables combination of PMU counters 0 and 1                                                       RW    1'b0
[0]      pmu_en                DTM PMU enable NOTE: All other ﬁelds in this register are valid only if this bit is set.       RW    1'b0



            4.3.13.57         por_dtm_pmevcnt_dt1-3
            There are 3 iterations of this register. The index ranges from 1 to 3. Contains all PMU event
            counters (0, 1, 2, 3).

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h2220 + #{512*index}
            Type
                    RW
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.



          Figure 4-552: por_dtm_pmevcnt_dt1-3

                      63                                         48 47                                           32

                                       pmevcnt3                                        pmevcnt2

                      31                                         16 15                                           0

                                       pmevcnt1                                        pmevcnt0




Table 4-568: por_dtm_pmevcnt_dt1-3 attributes
Bits             Name                    Description                                          Type          Reset
[63:48]          pmevcnt3                PMU event counter 3                                  RW            16'h0000
[47:32]          pmevcnt2                PMU event counter 2                                  RW            16'h0000
[31:16]          pmevcnt1                PMU event counter 1                                  RW            16'h0000
[15:0]           pmevcnt0                PMU event counter 0                                  RW            16'h0000



          4.3.13.58         por_dtm_pmevcntsr_dt1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Functions as the PMU event
          counter shadow register for all counters (0, 1, 2, 3).

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2240 + #{512*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-553: por_dtm_pmevcntsr_dt1-3

                      63                                         48 47                                           32

                                      pmevcntsr3                                      pmevcntsr2

                      31                                         16 15                                            0

                                      pmevcntsr1                                      pmevcntsr0




Table 4-569: por_dtm_pmevcntsr_dt1-3 attributes
Bits         Name                 Description                                                           Type      Reset
[63:48]      pmevcntsr3           PMU event counter 3 shadow register                                   RW        16'h0000
[47:32]      pmevcntsr2           PMU event counter 2 shadow register                                   RW        16'h0000
[31:16]      pmevcntsr1           PMU event counter 1 shadow register                                   RW        16'h0000
[15:0]       pmevcntsr0           PMU event counter 0 shadow register                                   RW        16'h0000



          4.3.13.59        por_mxp_multi_mesh_chn_sel_0-15
          There are 16 iterations of this register. The index ranges from 0 to 15. Functions as the CHI VC
          channel select per Target register in Multi-Mesh Channel structure.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hC00 + #{8*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_mxp_secure_register_groups_override.multi_mesh_ctl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.



           Figure 4-554: por_mxp_multi_mesh_chn_sel_0-15

                        63 62 61 60 59                             49 48 47 46 45 44 43                           33 32

                                         tgtid_#{(4*index)+3}                             tgtid_#{(4*index)+2}

             multi_mes                                                                                          mesh_chan
             h_chn_sel                                                                                          nel_sel_#
             _reg_#{in                                                                                          {(4*index
             dex}_vali                                                                                          )+2}
                     d                                                           cal_dev_chn_map_sel_#{(4*index)+2}
                Reserved                                                    Reserved
              cal_dev_chn_ma                                            mesh_channel_sel_#{(4*index)+3}
              p_sel_#{(4*ind
                       ex)+3}
                        31 30 29 28 27                             17 16 15 14 13 12 11                           1   0

                                         tgtid_#{(4*index)+1}                               tgtid_#{4*index}

                Reserved                                                                                                  mesh_chan
               cal_dev_chn_ma                                                                                             nel_sel_#
               p_sel_#{(4*ind                                                                                             {4*index}
                       ex)+1}                                                     cal_dev_chn_map_sel_#{4*index}
                                mesh_channel_sel_#{(4*index)+1}              Reserved



Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes
Bits    Name                                    Description                                                                   Type Reset
[63]    multi_mesh_chn_sel_reg_#{index}_valid Indicates that multi mesh CHI VC channel conﬁgured for the targets              RW      1'b0
                                              speciﬁed in this register.
[62]    Reserved                                Reserved                                                                      RO      -
[61:60] cal_dev_chn_map_sel_#{(4*index)+3}      Channel Map select for target devices behind CAL (associated with the         RW      2'b0
                                                corresponding tgtid ﬁeld):

                                                2'b00      CAL2: All devices behind CAL are mapped to same channel
                                                           in the Multi-Channel Mesh structure as speciﬁed below
                                                           (applicable for Mesh with > 2 device ports per XP), - CAL2:
                                                           DEV0,DEV1 are mapped to same channel,
                                                2'b01      CAL4: All devices behind CAL are mapped to same channel in
                                                           the Multi-Channel Mesh structure as speciﬁed below, - CAL4:
                                                           DEV0,DEV1,DEV2,DEV3 are mapped to same channel,
                                                2'b10      Reserved
                                                2'b11      Each target device behind CAL can be mapped to diﬀerent
                                                           channel in the Multi-Channel Mesh structure as speciﬁed
                                                           below, - CAL2: DEV0,DEV1 can be mapped to diﬀerent
                                                           channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to
                                                           diﬀerent channel
[59:49] tgtid_#{(4*index)+3}                    11-bit Target ID associated with the corresponding channel_sel ﬁeld. This RW          11'b0
                                                ﬁeld is used in the LUP to determine which CHI VC channel the FLIT has to
                                                be routed to for this target.
[48]    mesh_channel_sel_#{(4*index)+3}         CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC           RW      1'b0
                                                channel 0 is selected
[47:46] Reserved                                Reserved                                                                      RO      -




Bits    Name                                   Description                                                                 Type Reset
[45:44] cal_dev_chn_map_sel_#{(4*index)+2}     Channel Map select for target devices behind CAL (associated with the       RW    1'b0
                                               corresponding tgtid ﬁeld):

                                               2'b00      CAL2: All devices behind CAL are mapped to same channel
                                                          in the Multi-Channel Mesh structure as speciﬁed below
                                                          (applicable for Mesh with > 2 device ports per XP), - CAL2:
                                                          DEV0,DEV1 are mapped to same channel,
                                               2'b01      CAL4: All devices behind CAL are mapped to same channel in
                                                          the Multi-Channel Mesh structure as speciﬁed below, - CAL4:
                                                          DEV0,DEV1,DEV2,DEV3 are mapped to same channel,
                                               2'b10      Reserved
                                               2'b11      Each target device behind CAL can be mapped to diﬀerent
                                                          channel in the Multi-Channel Mesh structure as speciﬁed
                                                          below, - CAL2: DEV0,DEV1 can be mapped to diﬀerent
                                                          channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to
                                                          diﬀerent channel
[43:33] tgtid_#{(4*index)+2}                   11-bit Target ID associated with the corresponding channel_sel ﬁeld. This RW      11'b0
                                               ﬁeld is used in the LUP to determine which CHI VC channel the FLIT has to
                                               be routed to for this target.
[32]    mesh_channel_sel_#{(4*index)+2}        CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC         RW    1'b0
                                               channel 0 is selected
[31:30] Reserved                               Reserved                                                                    RO    -
[29:28] cal_dev_chn_map_sel_#{(4*index)+1}     Channel Map select for target devices behind CAL (associated with the       RW    2'b0
                                               corresponding tgtid ﬁeld):

                                               2'b00      CAL2: All devices behind CAL are mapped to same channel
                                                          in the Multi-Channel Mesh structure as speciﬁed below
                                                          (applicable for Mesh with > 2 device ports per XP), - CAL2:
                                                          DEV0,DEV1 are mapped to same channel,
                                               2'b01      CAL4: All devices behind CAL are mapped to same channel in
                                                          the Multi-Channel Mesh structure as speciﬁed below, - CAL4:
                                                          DEV0,DEV1,DEV2,DEV3 are mapped to same channel,
                                               2'b10      Reserved
                                               2'b11      Each target device behind CAL can be mapped to diﬀerent
                                                          channel in the Multi-Channel Mesh structure as speciﬁed
                                                          below, - CAL2: DEV0,DEV1 can be mapped to diﬀerent
                                                          channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to
                                                          diﬀerent channel
[27:17] tgtid_#{(4*index)+1}                   11-bit Target ID associated with the corresponding channel_sel ﬁeld. This RW      11'b0
                                               ﬁeld is used in the LUP to determine which CHI VC channel the FLIT has to
                                               be routed to for this target.
[16]    mesh_channel_sel_#{(4*index)+1}        CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC         RW    1'b0
                                               channel 0 is selected
[15:14] Reserved                               Reserved                                                                    RO    -




Bits     Name                                 Description                                                                 Type Reset
[13:12] cal_dev_chn_map_sel_#{4*index}        Channel Map select for target devices behind CAL (associated with the       RW    2'b0
                                              corresponding tgtid ﬁeld):

                                              2'b00    CAL2: All devices behind CAL are mapped to same channel
                                                       in the Multi-Channel Mesh structure as speciﬁed below
                                                       (applicable for Mesh with > 2 device ports per XP), - CAL2:
                                                       DEV0,DEV1 are mapped to same channel,
                                              2'b01    CAL4: All devices behind CAL are mapped to same channel in
                                                       the Multi-Channel Mesh structure as speciﬁed below, - CAL4:
                                                       DEV0,DEV1,DEV2,DEV3 are mapped to same channel,
                                              2'b10    Reserved
                                              2'b11    Each target device behind CAL can be mapped to diﬀerent
                                                       channel in the Multi-Channel Mesh structure as speciﬁed
                                                       below, - CAL2: DEV0,DEV1 can be mapped to diﬀerent
                                                       channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to
                                                       diﬀerent channel
[11:1]   tgtid_#{4*index}                     11-bit Target ID associated with the corresponding channel_sel ﬁeld. This RW      11'b0
                                              ﬁeld is used in the LUP to determine which CHI VC channel the FLIT has to
                                              be routed to for this target.
[0]      mesh_channel_sel_#{4*index}          CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC         RW    1'b0
                                              channel 0 is selected



            4.3.13.60        por_mxp_multi_mesh_chn_ctrl
            Functions as the control register for Target based channel selection in Multi-Mesh Channel
            structure.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hC80
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.multi_mesh_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-555: por_mxp_multi_mesh_chn_ctrl

                        63                                                                                           32

                                                                  Reserved

                        31                                                                                       1   0

                                                                Reserved

                                                                                                                          multi_mes
                                                                                                                          h_chn_sel
                                                                                                                          _programm
                                                                                                                          ed



Table 4-571: por_mxp_multi_mesh_chn_ctrl attributes
Bits   Name                             Description                                                                           Type Reset
[63:1] Reserved                         Reserved                                                                              RO      -
[0]    multi_mesh_chn_sel_programmed Indicates that multi CHI VC channel conﬁgured for all the targets speciﬁed in the        RW      1'b0
                                     channel select registers.



           4.3.13.61          por_mxp_xy_override_sel_0-7
           There are 8 iterations of this register. The index ranges from 0 to 7. Functions as SRC-TGT pair
           whose X-Y route path can be overriden (for Non-XY Route feature per Souce-Target pair) per XP.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hC90 + #{8*index}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_mxp_secure_register_groups_override.xy_override_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-556: por_mxp_xy_override_sel_0-7

                        63 62           59 58                            48 47 46                             36 35 34 33 32

                              Reserved

             xy_overri                                                                                                       xy_overri
             de_sel_re                                                                                                       de_enable
             g_#{index                                                                                                       _#{(2*ind
               }_valid                                                                                                       ex)+1}
                 xy_override_srcid_#{(2*index)+                                                                            yx_turn_ena
                                             1}                                                                            ble_#{(2*in
                                                                Reserved                                                   dex)+1}
                                                       xy_override_tgtid_#{(2*index)+1}                                 cal_tgt_prese
                                                                                                                        nt_#{(2*index
                                                                                                                        )+1}
                                                                                                                      Reserved
                        31              27 26                            16 15 14                             4   3   2   1   0

                             Reserved

                    xy_override_srcid_#{2*index}                                                                             xy_overri
                                                                   Reserved                                                  de_enable
                                                              xy_override_tgtid_#{2*index}                                   _#{2*inde
                                                                                                                             x}
                                                                                                                           yx_turn_ena
                                                                                                                           ble_#{2*ind
                                                                                                                           ex}
                                                                                                                        cal_tgt_prese
                                                                                                                        nt_#{2*index}
                                                                                                                      Reserved



Table 4-572: por_mxp_xy_override_sel_0-7 attributes
Bits    Name                                    Description                                                                        Type Reset
[63]    xy_override_sel_reg_#{index}_valid Indicates that Source-Target pairs whose X-Y route path can be overriden are            RW    1'b0
                                           conﬁgured in this register.
[62:59] Reserved                                Reserved                                                                           RO    -
[58:48] xy_override_srcid_#{(2*index)+1}        11-bit Source ID associated with the XY Override. This ﬁeld is used in the         RW    11'b0
                                                LUP to determine if XY route for the associated source-target pair needs to be
                                                overriden.
[47]    Reserved                                Reserved                                                                           RO    -
[46:36] xy_override_tgtid_#{(2*index)+1}        11-bit Target ID associated with the XY Override. This ﬁeld is used in the LUP     RW    11'b0
                                                to determine if XY route for the associated source-target pair needs to be
                                                overriden.
[35]    Reserved                                Reserved                                                                           RO    -
[34]    cal_tgt_present_#{(2*index)+1}          CAL TGT Presence Indication for XY Route Override of all devices behind CAL:       RW    1'b0
                                                1 - CAL4 TGT Present for XY Route Override of all devices behind CAL, 0 -
                                                CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind
                                                CAL.
[33]    yx_turn_enable_#{(2*index)+1}           Y-X Turn Enable: 1 - Y-X Turn enabled for associated Source-Target Pair, 0 - Y-X RW      1'b0
                                                Turn disabled
[32]    xy_override_enable_#{(2*index)+1} X-Y Route Override Enable: 1 - X-Y Route override enabled for associated                 RW    1'b0
                                          Source-Target Pair, 0 - X-Y Route override disabled
[31:27] Reserved                                Reserved                                                                           RO    -


Bits     Name                               Description                                                                      Type Reset
[26:16] xy_override_srcid_#{2*index}        11-bit Source ID associated with the XY Override. This ﬁeld is used in the       RW   11'b0
                                            LUP to determine if XY route for the associated source-target pair needs to be
                                            overriden.
[15]     Reserved                           Reserved                                                                         RO   -
[14:4]   xy_override_tgtid_#{2*index}       11-bit Target ID associated with the XY Override. This ﬁeld is used in the LUP   RW   11'b0
                                            to determine if XY route for the associated source-target pair needs to be
                                            overriden.
[3]      Reserved                           Reserved                                                                         RO   -
[2]      cal_tgt_present_#{2*index}         CAL TGT Presence Indication for XY Route Override of all devices behind CAL:     RW   1'b0
                                            1 - CAL4 TGT Present for XY Route Override of all devices behind CAL, 0 -
                                            CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind
                                            CAL.
[1]      yx_turn_enable_#{2*index}          Y-X Turn Enable: 1 - Y-X Turn enabled for associated Source-Target Pair, 0 - Y-X RW   1'b0
                                            Turn disabled
[0]      xy_override_enable_#{2*index}      X-Y Route Override Enable: 1 - X-Y Route override enabled for associated         RW   1'b0
                                            Source-Target Pair, 0 - X-Y Route override disabled



            4.3.13.62          por_mxp_p0-5_pa2setaddr_slc
            There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the control
            register of PA to SetAddr and vice versa conversion for HNF-SLC on XP port #{index}. NOTE:
            There will be max. of 6 MXP Port registers based on MXP_NUM_DEV_PORT_PARAM value. Each
            successive MXP Port register will be at the next 8 byte address boundary.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCD0 + #{32*index}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.pa2setaddr_ctl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.



           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-557: por_mxp_p0-5_pa2setaddr_slc

                        63              59 58   56 55 54     52 51 50   48 47 46   44 43 42   40 39 38       36 35 34     32

                             Reserved

               setaddr_indx_12_shutte                                                                            setaddr_ind
                      r_slc_p#{index}                                                                            x_6_shutter
                                  Reserved                                                                       _slc_p#{ind
                 setaddr_indx_11_shutter_slc_p#                                                                  ex}
                                        {index}                                                             Reserved
                                            Reserved                                                   setaddr_indx_7_shutt
                    setaddr_indx_10_shutter_slc_p#{index}                                              er_slc_p#{index}
                                                      Reserved                                    Reserved
                                                                                             setaddr_indx_8_shutter_slc_p
                                                                                             #{index}
                                                                                        Reserved
                                                                                   setaddr_indx_9_shutter_slc_p#{index}
                        31 30     28 27 26      24 23 22     20 19 18   16 15 14   12 11 10    8   7   6     4   3         0




               Reserved                                                                                                  setaddr_star
               setaddr_indx_                                                                                             tbit_slc_p#{
               5_shutter_slc                                                                                             index}
                  _p#{index}                                                                          Reserved
                         Reserved                                                                setaddr_shutter_mode_en_
                setaddr_indx_4_shutter                                                           p#{index}
                        _slc_p#{index}                                                      setaddr_indx_0_shutter_slc_p
                                   Reserved                                                 #{index}
                  setaddr_indx_3_shutter_slc_p#{                                       Reserved
                                          index}                                  setaddr_indx_1_shutter_slc_p#{index}
                                             Reserved                        Reserved
                                                                        setaddr_indx_2_shutter_slc_p#{index}



Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes
Bits    Name                                      Description                                                                  Type Reset
[63:59] Reserved                                  Reserved                                                                     RO   -
[58:56] setaddr_indx_12_shutter_slc_p#{index} Program to specify address bit shuttering for setaddr index 12 from the          RW   3'b0
                                              setaddr_startbit_slc

                                                  3'b000                 pass-through
                                                  3'b001                 shift_1
                                                  3'b010                 shift_2
                                                  3'b011                 shift_3
                                                  3'b100                 shift_4
                                                  3'b101                 shift_5
[55]    Reserved                                  Reserved                                                                     RO   -
[54:52] setaddr_indx_11_shutter_slc_p#{index} Program to specify address bit shuttering for setaddr index 11 from the          RW   3'b0
                                              setaddr_startbit_slc

                                                  3'b000                 pass-through
                                                  3'b001                 shift_1
                                                  3'b010                 shift_2
                                                  3'b011                 shift_3
                                                  3'b100                 shift_4
                                                  3'b101                 shift_5


Bits    Name                                   Description                                                              Type Reset
[51]    Reserved                               Reserved                                                                 RO     -
[50:48] setaddr_indx_10_shutter_slc_p#{index} Program to specify address bit shuttering for setaddr index 10 from the   RW     3'b0
                                              setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[47]    Reserved                               Reserved                                                                 RO     -
[46:44] setaddr_indx_9_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 9 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[43]    Reserved                               Reserved                                                                 RO     -
[42:40] setaddr_indx_8_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 8 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[39]    Reserved                               Reserved                                                                 RO     -
[38:36] setaddr_indx_7_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 7 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[35]    Reserved                               Reserved                                                                 RO     -
[34:32] setaddr_indx_6_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 6 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[31]    Reserved                               Reserved                                                                 RO     -


[30:28] setaddr_indx_5_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 5 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[27]    Reserved                               Reserved                                                                 RO     -
[26:24] setaddr_indx_4_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 4 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[23]    Reserved                               Reserved                                                                 RO     -
[22:20] setaddr_indx_3_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 3 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[19]    Reserved                               Reserved                                                                 RO     -
[18:16] setaddr_indx_2_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 2 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[15]    Reserved                               Reserved                                                                 RO     -
[14:12] setaddr_indx_1_shutter_slc_p#{index}   Program to specify address bit shuttering for setaddr index 1 from the   RW     3'b0
                                               setaddr_startbit_slc

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[11]    Reserved                               Reserved                                                                 RO     -




Bits     Name                                    Description                                                              Type Reset
[10:8]   setaddr_indx_0_shutter_slc_p#{index}    Program to specify address bit shuttering for setaddr index 0 from the   RW     3'b0
                                                 setaddr_startbit_slc

                                                 3'b000                pass-through
                                                 3'b001                shift_1
                                                 3'b010                shift_2
                                                 3'b011                shift_3
                                                 3'b100                shift_4
                                                 3'b101                shift_5
[7]      setaddr_shutter_mode_en_p#{index}       Enables address shuttering mode for SLC as programmed by                 RW     1'b0
                                                 setaddr_indx_X_shutter registers
[6:4]    Reserved                                Reserved                                                                 RO     -
[3:0]    setaddr_startbit_slc_p#{index}          SLC: SetAddr starting bit for SLC in HNF connected to port p#{index}     RW     4'b0110

                                                 4'b0110           Setaddr starts from PA[6]
                                                 4'b0111           Setaddr starts from PA[7]
                                                 4'b1000           Setaddr starts from PA[8]
                                                 4'b1001           Setaddr starts from PA[9]
                                                 4'b1010           Setaddr starts from PA[10]
                                                 4'b1011           Setaddr starts from PA[11]
                                                 4'b1100           Setaddr starts from PA[12]



            4.3.13.63          por_mxp_p0-5_pa2setaddr_sf
            There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the control
            register of PA to Set/TagAddr and vice versa conversion for HNF-SF on XP port #{index}. NOTE:
            There will be max. of 6 MXP Port registers based on MXP_NUM_DEV_PORT_PARAM value. Each
            successive MXP Port register will be at the next 8 byte address boundary.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCD8 + #{32*index}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_mxp_secure_register_groups_override.pa2setaddr_ctl



           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-558: por_mxp_p0-5_pa2setaddr_sf

                       63              59 58   56 55 54     52 51 50   48 47 46   44 43 42    40 39 38      36 35 34     32

                            Reserved

               setaddr_indx_12_shutte                                                                           setaddr_ind
                       r_sf_p#{index}                                                                           x_6_shutter
                                  Reserved                                                                      _sf_p#{inde
                 setaddr_indx_11_shutter_sf_p#{                                                                 x}
                                         index}                                                            Reserved
                                            Reserved                                                  setaddr_indx_7_shutt
                     setaddr_indx_10_shutter_sf_p#{index}                                             er_sf_p#{index}
                                                      Reserved                                   Reserved
                                                                                            setaddr_indx_8_shutter_sf_p#
                                                                                            {index}
                                                                                       Reserved
                                                                                  setaddr_indx_9_shutter_sf_p#{index}
                       31 30     28 27 26      24 23 22     20 19 18   16 15 14   12 11 10    8   7   6     4   3         0




               Reserved                                                                                                 setaddr_star
               setaddr_indx_                                                                                            tbit_sf_p#{i
               5_shutter_sf_                                                                                            ndex}
                   p#{index}                                                                         Reserved
                         Reserved                                                               setaddr_shutter_mode_sf_
                setaddr_indx_4_shutter                                                          en_p#{index}
                         _sf_p#{index}                                                     setaddr_indx_0_shutter_sf_p#
                                   Reserved                                                {index}
                  setaddr_indx_3_shutter_sf_p#{i                                      Reserved
                                           ndex}                                 setaddr_indx_1_shutter_sf_p#{index}
                                             Reserved                       Reserved
                                                                       setaddr_indx_2_shutter_sf_p#{index}



Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes
Bits    Name                                     Description                                                                  Type Reset
[63:59] Reserved                                 Reserved                                                                     RO   -
[58:56] setaddr_indx_12_shutter_sf_p#{index}     Program to specify address bit shuttering for setaddr index 12 from the      RW   3'b0
                                                 setaddr_startbit_sf

                                                 3'b000                 pass-through
                                                 3'b001                 shift_1
                                                 3'b010                 shift_2
                                                 3'b011                 shift_3
                                                 3'b100                 shift_4
                                                 3'b101                 shift_5
[55]    Reserved                                 Reserved                                                                     RO   -




Bits    Name                                   Description                                                               Type Reset
[54:52] setaddr_indx_11_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 11 from the   RW   3'b0
                                               setaddr_startbit_sf

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[51]    Reserved                               Reserved                                                                  RO   -
[50:48] setaddr_indx_10_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 10 from the   RW   3'b0
                                               setaddr_startbit_sf

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[47]    Reserved                               Reserved                                                                  RO   -
[46:44] setaddr_indx_9_shutter_sf_p#{index}    Program to specify address bit shuttering for setaddr index 9 from the    RW   3'b0
                                               setaddr_startbit_sf

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[43]    Reserved                               Reserved                                                                  RO   -
[42:40] setaddr_indx_8_shutter_sf_p#{index}    Program to specify address bit shuttering for setaddr index 8 from the    RW   3'b0
                                               setaddr_startbit_sf

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[39]    Reserved                               Reserved                                                                  RO   -
[38:36] setaddr_indx_7_shutter_sf_p#{index}    Program to specify address bit shuttering for setaddr index 7 from the    RW   3'b0
                                               setaddr_startbit_sf

                                               3'b000                pass-through
                                               3'b001                shift_1
                                               3'b010                shift_2
                                               3'b011                shift_3
                                               3'b100                shift_4
                                               3'b101                shift_5
[35]    Reserved                               Reserved                                                                  RO   -




Bits    Name                                  Description                                                              Type Reset
[34:32] setaddr_indx_6_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 6 from the   RW     3'b0
                                              setaddr_startbit_sf

                                              3'b000                 pass-through
                                              3'b001                 shift_1
                                              3'b010                 shift_2
                                              3'b011                 shift_3
                                              3'b100                 shift_4
                                              3'b101                 shift_5
[31]    Reserved                              Reserved                                                                 RO     -
[30:28] setaddr_indx_5_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 5 from the   RW     3'b0
                                              setaddr_startbit_sf

                                              3'b000                 pass-through
                                              3'b001                 shift_1
                                              3'b010                 shift_2
                                              3'b011                 shift_3
                                              3'b100                 shift_4
                                              3'b101                 shift_5
[27]    Reserved                              Reserved                                                                 RO     -
[26:24] setaddr_indx_4_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 4 from the   RW     3'b0
                                              setaddr_startbit_sf

                                              3'b000                 pass-through
                                              3'b001                 shift_1
                                              3'b010                 shift_2
                                              3'b011                 shift_3
                                              3'b100                 shift_4
                                              3'b101                 shift_5
[23]    Reserved                              Reserved                                                                 RO     -
[22:20] setaddr_indx_3_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 3 from the   RW     3'b0
                                              setaddr_startbit_sf

                                              3'b000                 pass-through
                                              3'b001                 shift_1
                                              3'b010                 shift_2
                                              3'b011                 shift_3
                                              3'b100                 shift_4
                                              3'b101                 shift_5
[19]    Reserved                              Reserved                                                                 RO     -
[18:16] setaddr_indx_2_shutter_sf_p#{index}   Program to specify address bit shuttering for setaddr index 2 from the   RW     3'b0
                                              setaddr_startbit_sf

                                              3'b000                 pass-through
                                              3'b001                 shift_1
                                              3'b010                 shift_2
                                              3'b011                 shift_3
                                              3'b100                 shift_4
                                              3'b101                 shift_5
[15]    Reserved                              Reserved                                                                 RO     -




Bits     Name                                   Description                                                              Type Reset
[14:12] setaddr_indx_1_shutter_sf_p#{index}     Program to specify address bit shuttering for setaddr index 1 from the   RW     3'b0
                                                setaddr_startbit_sf

                                                3'b000                 pass-through
                                                3'b001                 shift_1
                                                3'b010                 shift_2
                                                3'b011                 shift_3
                                                3'b100                 shift_4
                                                3'b101                 shift_5
[11]     Reserved                               Reserved                                                                 RO     -
[10:8]   setaddr_indx_0_shutter_sf_p#{index}    Program to specify address bit shuttering for setaddr index 0 from the   RW     3'b0
                                                setaddr_startbit_sf

                                                3'b000                 pass-through
                                                3'b001                 shift_1
                                                3'b010                 shift_2
                                                3'b011                 shift_3
                                                3'b100                 shift_4
                                                3'b101                 shift_5
[7]      setaddr_shutter_mode_sf_en_p#{index} Enables address shuttering mode for SF as programmed by                    RW     1'b0
                                              setaddr_indx_X_shutter_sf registers
[6:4]    Reserved                               Reserved                                                                 RO     -
[3:0]    setaddr_startbit_sf_p#{index}          SF: SetAddr starting bit for SF in HNF connected to port p#{index}       RW     4'b0110

                                                4'b0110           Setaddr starts from PA[6]
                                                4'b0111           Setaddr starts from PA[7]
                                                4'b1000           Setaddr starts from PA[8]
                                                4'b1001           Setaddr starts from PA[9]
                                                4'b1010           Setaddr starts from PA[10]
                                                4'b1011           Setaddr starts from PA[11]
                                                4'b1100           Setaddr starts from PA[12]



            4.3.13.64          por_mxp_p0-5_pa2setaddr_ﬂex_slc
            There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the SLC control
            register of PA to Set/TagAddr and vice versa conversion for HNF (ﬂexible) on XP port #{index}.
            NOTE: There will be max. of 6 MXP Port registers based on MXP_NUM_DEV_PORT_PARAM value.
            Each successive MXP Port register will be at the next 8 byte address boundary.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hCE0 + #{32*index}

           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_mxp_secure_register_groups_override.pa2setaddr_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-559: por_mxp_p0-5_pa2setaddr_ﬂex_slc

                       63                                                                                         32

                                                   pa2setaddr_flex_p#{index}_slc

                       31                                                                                         0

                                                   pa2setaddr_flex_p#{index}_slc




Table 4-575: por_mxp_p0-5_pa2setaddr_ﬂex_slc attributes
Bits   Name                        Description                                                                           Type Reset
[63:0] pa2setaddr_ﬂex_p#{index}_slc FLEXIBLE: PA to SET/TAG ADDR and vice versa conversion conﬁg ﬁeld for HNF            RW    64'b0
                                    connected to port p#{index}



           4.3.13.65        por_mxp_p0-5_pa2setaddr_ﬂex_sf
           There are 6 iterations of this register. The index ranges from 0 to 5. Functions as the SF control
           register of PA to Set/TagAddr and vice versa conversion for HNF (ﬂexible) on XP port #{index}.
           NOTE: There will be max. of 6 MXP Port registers based on MXP_NUM_DEV_PORT_PARAM value.
           Each successive MXP Port register will be at the next 8 byte address boundary.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hCE8 + #{32*index}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_mxp_secure_register_groups_override.pa2setaddr_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-560: por_mxp_p0-5_pa2setaddr_ﬂex_sf

                       63                                                                                         32

                                                    pa2setaddr_flex_p#{index}_sf

                       31                                                                                         0

                                                    pa2setaddr_flex_p#{index}_sf




Table 4-576: por_mxp_p0-5_pa2setaddr_ﬂex_sf attributes
Bits   Name                       Description                                                                            Type Reset
[63:0] pa2setaddr_ﬂex_p#{index}_sf FLEXIBLE: PA to SET/TAG ADDR conversion and vice versa conﬁg ﬁeld for HNF             RW    64'b0
                                   connected to port p#{index}



           4.3.14 RN-D register descriptions
           This section lists the RN-D registers.


           4.3.14.1 por_rnd_node_info
           Provides component identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h0
           Type
                  RO

          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-561: por_rnd_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-577: por_rnd_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component node ID                                   RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h000D



          4.3.14.2 por_rnd_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-562: por_rnd_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-578: por_rnd_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'h0



           4.3.14.3 por_rnd_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-563: por_rnd_secure_register_groups_override

                          63                                                                                                32

                                                                   Reserved

                          31                                                                                4   3   2   1   0

                                                             Reserved

                                                                                                  qos_ctrl                    cfg_ctl
                                                                                                   mpam_ctrl                port_ctrl



Table 4-579: por_rnd_secure_register_groups_override attributes
Bits     Name             Description                                                                                            Type   Reset
[63:4]   Reserved         Reserved                                                                                               RO     -
[3]      qos_ctrl         Allows Non-secure access to Secure QoS control registers                                               RW     1'b0
[2]      mpam_ctrl        Allows Non-secure access to Secure AXI port MPAM override register                                     RW     1'b0
[1]      port_ctrl        Allows Non-secure access to Secure AXI port control registers                                          RW     1'b0
[0]      cfg_ctl          Allows Non-secure access to Secure conﬁguration control register                                       RW     1'b0



           4.3.14.4 por_rnd_unit_info
           Provides component identiﬁcation information for RN-D.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h900
           Type
                     RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-564: por_rnd_unit_info

                          63                          54 53                           44 43 42 41 40 39                      32

                                num_atomic_bufs                a4s_logicalid_base                            ax_data_width

                                                                               a4s_num                 ax_datapoison_en
                                                                                                     force_rdb_prealloc
                          31 30 29                            20 19                         10   9                           0

                                        num_rd_bufs                     num_rd_reqs                       num_wr_reqs

                               ax_data_width



Table 4-580: por_rnd_unit_info attributes
Bits      Name                       Description                                                        Type    Reset
[63:54]   num_atomic_bufs            Number of atomic data buﬀers                                       RO      Conﬁguration dependent
[53:44]   a4s_logicalid_base         AXI4Stream interfaces logical ID base                              RO      Conﬁguration dependent
[43:42]   a4s_num                    Number of AXI4Stream interfaces present                            RO      Conﬁguration dependent
[41]      force_rdb_prealloc         Force read data buﬀer preallocation                                RO      Conﬁguration dependent

                                     1'b1                     Yes
                                     1'b0                     No
[40]      ax_datapoison_en           Data Poison enable on ACE-Lite/AXI4 interface                      RO      Conﬁguration dependent

                                     1'b1           Enabled
                                     1'b0           Not enabled
[39:30]   ax_data_width              AXI interface data width in bits                                   RO      Conﬁguration dependent
[29:20]   num_rd_bufs                Number of read data buﬀers                                         RO      Conﬁguration dependent
[19:10]   num_rd_reqs                Number of outstanding read requests                                RO      Conﬁguration dependent
[9:0]     num_wr_reqs                Number of outstanding write requests                               RO      Conﬁguration dependent



           4.3.14.5 por_rnd_unit_info2
           Provides additonal component identiﬁcation information for RN-D.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h908
           Type
                  RO



           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-565: por_rnd_unit_info2

                          63                                                                                      34 33 32

                                                               Reserved

                                                                                             legacy_decoup_rd                num_rd_re
                                                                                                                             q_max_per
                                                                                                                             _slice
                          31                   23 22 21 20                   13 12 11              6   5                0

                                                             pab_logicalid                                  id_width

                num_rd_req_max_pe                                                            num_prealloc_bufs
                          r_slice                                                   pab_en
                                      ax_mpam_en        ax_loopback_en



Table 4-581: por_rnd_unit_info2 attributes
Bits     Name                         Description                                                      Type Reset
[63:34] Reserved                      Reserved                                                         RO     -
[33]     legacy_decoup_rd             Legacy decoupled read mode, no read burst propagation            RO     Conﬁguration dependent
[32:23] num_rd_req_max_per_slice      Number of read request entires per slice                         RO     Conﬁguration dependent
[22]     ax_mpam_en                   MPAM enable on ACE-Lite/AXI4 interface                           RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[21]     ax_loopback_en               LoopBack enable on ACE-Lite/AXI4 interface                       RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[20:13] pab_logicalid                 PUB AUB bridge Logical ID                                        RO     Conﬁguration dependent
[12]     pab_en                       PUB AUB bridge enable                                            RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[11:6]   num_prealloc_bufs            Number of Pre-allocated Read Data Buﬀers                         RO     Conﬁguration dependent
[5:0]    id_width                     AXI ID width for ACE-Lite subordinate ports                      RO     Conﬁguration dependent




4.3.14.6 por_rnd_cfg_ctl
Functions as the conﬁguration control register. Speciﬁes the current mode.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'hA00
Type
       RW
Reset value
     See individual bit resets
Secure group override
     por_rnd_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-566: por_rnd_cfg_ctl

            63                          53 52    50 49      47 46      43 42 41       39 38 37                    32

                      Reserved                                  chip_id

                       remote_wrdc_timeout                                                          max_wrt_outstd
                                local_wrdc_timeout                                                  _chitxn_cnt
                             en_subcacheline_rdonce_conv_to_cxra                           dis_awid_to_hni_hnp_cx
                                                                                           ra
                                                                                      Reserved
            31      28 27 26 25                          16 15 14   12 11 10      8   7   6   5   4   3   2   1   0




  max_wrt_outs                                                                                             qpc_en
  td_chitxn_cn                                                                                           wfc
             t                                                                                        dis_wr_stream
              Reserved                                                                              force_prealloc_
           max_rrt_outstd_chitxn_cnt                                                                rdb
                                               Reserved                                          qpc15_entry_rsv_e
                                           wrt_crdgnt_weight                                     n
                                            rdata_64byt_nointv_en                              pcie_mstr_present
                                                     rrt_crdgnt_weight                      dis_port_token
                                                                                          dis_tunneled_req_throttl
                                                                                          ing




Table 4-582: por_rnd_cfg_ctl attributes
Bits     Name                                    Description                                                            Type Reset
[63:53] Reserved                                 Reserved                                                               RO     -
[52:50] remote_wrdc_timeout                      Conﬁgurable write data cancel timeout value for remote traﬃc.          RW     3'b011

                                                 3'b000        ~2000 cycles
                                                 3'b001        ~4000 cycles
                                                 3'b010        ~8000 cylces
                                                 3'b011        ~16000 cycles (default)
                                                 3'b100        ~32000 cycles (all other values rsvd)
[49:47] local_wrdc_timeout                       Conﬁgurable write data cancel timeout value for local traﬃc.           RW     3'b010

                                                 3'b000        ~2000 cycles
                                                 3'b001        ~4000 cycles
                                                 3'b010        ~8000 cylces
                                                 3'b011        ~16000 cycles (default)
                                                 3'b100        ~32000 cycles (all other values rsvd)
[46:43] chip_id                                  Conﬁgurable ChipID for this RNX instance. Must be correctly set        RW     4'b0000
                                                 for proper handling of remote traﬃc to HNI/HNP. Only supports
                                                 values 0..3. Two MSB's are reserved.
[42]     en_subcacheline_rdonce_conv_to_cxra If set, enables the conversion of sub-cacheline RdOnce to RdNoSnp RW              1'b0
                                             for CXRA targets
[41:39] Reserved                                 Reserved                                                               RO     -
[38]     dis_awid_to_hni_hnp_cxra                If set, disables compressed AWID to HNI and CXRA, also disables        RW     1'b0
                                                 compressed AWID based ordering. Set this bit if uniq-ID write
                                                 performance is needed.
[37:28] max_wrt_outstd_chitxn_cnt                Maximum number of outstanding writes allowed on CHI-side               RW     Conﬁguration
                                                                                                                               dependent
[27:26] Reserved                                 Reserved                                                               RO     -
[25:16] max_rrt_outstd_chitxn_cnt                Maximum number of outstanding reads allowed on CHI-side                RW     Conﬁguration
                                                                                                                               dependent
[15]     Reserved                                Reserved                                                               RO     -
[14:12] wrt_crdgnt_weight                        Determines weight of credit grant allocated to retried writes in       RW     3'b001
                                                 presence of pending retried reads
[11]     rdata_64byt_nointv_en                   Enables no interleaving property on normal memory read data            RW     1'b1
                                                 within 64B granule when set
[10:8]   rrt_crdgnt_weight                       Determines weight of credit grant allocated to retried reads in        RW     3'b100
                                                 presence of pending retried writes
[7]      dis_tunneled_req_throttling             Disables retry based throttling of tunneled write requests             RW     1'b0
[6]      dis_port_token                          If set, disables per port reservation in the tracker(rd and wr)        RW     1'b1
[5]      pcie_mstr_present                       Indicates PCIe manager is present; must be set if PCIe manager is      RW     1'b0
                                                 present upstream of RN-I or RN-D




Bits   Name                                 Description                                                         Type Reset
[4]    qpc15_entry_rsv_en                   Enables QPC15 entry reservation                                     RW     1'b0
                                            1'b1
                                                   Reserves tracker entry for QoS15 requests
                                            1'b0
                                                   Does not reserve tracker entry for QoS15 requests

                                            NOTE: Only valid and applicable when por_rnd_qpc_en is set
[3]    force_prealloc_rdb                   When set, all reads from the RN-D are sent with a preallocated read RW     Conﬁguration
                                            data buﬀer                                                                 dependent
[2]    dis_wr_stream                        Disables streaming of ordered writes when set                       RW     1'b0
[1]    wfc                                  When set, enables waiting for completion (COMP) before              RW     1'b0
                                            dispatching dependent transaction (TXN)
[0]    qpc_en                               When set, enables QPC-based scheduling using two QoS priority       RW     1'b1
                                            classes (QoS15 and non-QoS15)



          4.3.14.7 por_rnd_aux_ctl
          Functions as the auxiliary control register for RN-D.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA08
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. This register can be modiﬁed only with prior written
               permission from Arm.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-567: por_rnd_aux_ctl

                       63                                                                                     36 35 34 33 32

                                                           Reserved

                                                                                dis_readonce_rd_burst                           clstr_int
                                                                                dis_hnf_logical_tgt_2hop                        lv_mask
                                                                                                                              dis_pci_cxr
                                                                                                                              a_logical_t
                                                                                                                              gt_2hop
                       31         27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0




               clstr_intlv_m                                                                                    cg_disabl
                          ask                                                                                   e
                     dis_pcie_to_lcn                                                                         ar_byp_en
                        dis_ncwr_stream                                                                    park_port_arb
                     dis_be_all_ones_hint                                                                  _ptr
                 dis_subcacheline_rdonce_co                                                             Reserved
                                           nv                                                         upstrm_datcheck_e
                               dis_hnp_rd_burst                                                       n
                            dis_pci_cxra_rd_burst                                                  dis_stash_wr_stream
                                    dis_hnp_wr_stream                                            dis_hni_wr_stream
                   dis_size_optimization_for_32B_incr                                         dis_pci_cxra_wr_stream
                              dis_pcrdgnt_bank_starv_prot                                  dis_misc_wr_stream
                                   dis_ra_2hop_serial_wr_opt                             en_wrstream_data_dispatch_on
                                               dis_rdata_bypass                          _prior_completions
                                                   dis_rreq_bypass                    dis_wr_stream_on_tgttype_misma
                                               dis_compack_on_writes                  tch
                                                                                    never_send_wr_full_op
                                                                                 dis_tnl_burst_early_dealloc_opt
                                                                               dis_data_chunking



Table 4-583: por_rnd_aux_ctl attributes
Bits    Name                                              Description                                                         Type Reset
[63:40] Reserved                                          Reserved                                                            RO   -




Bits    Name                                               Description                                                   Type Reset
[39]    sys_dis_data_interleaving,                         System optimized disable read DATA interleaving for           RW   1'b0
                                                           all ports. Disables all read data interleaving, including
                                                           atomic read data being returned for all AXI ports. Read
                                                           burst preservation is enabled similar to normal mode,
                                                           but this requires certain system level restrictions:
                                                           1.   Cannot set SYS_DIS_DATA_INTERLEAVING for
                                                                multi-chip systems. Support for remote HN-P is a
                                                                future feature.
                                                           2.   When setting SYS_DIS_DATA_INTERLEAVING
                                                                for an RN-I/RN-D it is required for that RN-I/RN-
                                                                D to target only one HN-P with read bursts. It is
                                                                also required for the path to a single remote HN-
                                                                P, when remote support is available, to only go
                                                                through a single CCG and for the ccg_rni to also
                                                                have SYS_DIS_DATA_INTERLEAVING set.
                                                           3.   The AXI subordinate downstream of HN-P must
                                                                not interleave read burst data.
                                                           4.   Must have
                                                                NUM_RD_REQ_PARAM==NUM_RD_BUF_PARAM
                                                                and NUM_RD_REQ_PRAM<=256, otherwise this
                                                                bit has no eﬀect.
                                                           5.   The sum of the maximum number of beats of
                                                                a cracked burst per each port must ﬁt wholly
                                                                within an arslice - breaking this rule will result in
                                                                a hang. Must comprehend DIS_PORT_TOKEN
                                                                AND QPC15_ENTRY_RSV settings, which will limit
                                                                number of available entries
[38:36] Reserved                                           Reserved                                                      RO   -
[35]    dis_readonce_rd_burst                              If set, disables read burst for ReadOnce from AXI.            RW   1'b0
[34]    dis_hnf_logical_tgt_2hop                           If set, disables tunneling/2hop for case where physical     RW     1'b0
                                                           target is pci_cxra and logical target is hnf, otherwise may
                                                           tunneling/2hop to RA if interleaving granularity settings
                                                           allow.
[33]    dis_pci_cxra_logical_tgt_2hop                      If set, disables tunneling/2hop for case where physical       RW   1'b0
                                                           and logical target is pci_cxra, otherwise tunneling/2hop
                                                           to RA.
[32:27] clstr_intlv_mask                                   Encoded static mask for max interleave granularity       RW        6'b000000
                                                           supported. When this setting is less than or equal to
                                                           rnsam's programmed interleave granularity for a write to
                                                           pci_cxra, tunneling/2hop ﬂow will be used.

                                                           6'b111111                  64B
                                                           6'b111110                  128B
                                                           6'b111100                  256B
                                                           6'b111000                  512B
                                                           6'b110000                  1024B
                                                           6'b100000                  2048B
                                                           6'b000000                  4096B
                                                           Others                     Reserved
[26]    dis_pcie_to_lcn                                    If set, all pcie traﬃc sent directly to HNF/CCG, bypasses RW       1'b1
                                                           LCN. Only has eﬀect when pcie_mstr_present
[25]    dis_ncwr_stream                                    Disables streaming of ordered non-cacheable writes            RW   1'b0
                                                           when set

Bits   Name                                                Description                                                  Type Reset
[24]   dis_be_all_ones_hint                                If set, disables hint to HNF which signals all BE=1's on     RW     1'b0
                                                           writes
[23]   dis_subcacheline_rdonce_conv                        If set, disables the conversion of sub-cacheline RdOnce      RW     1'b0
                                                           to RdNoSnp across all targets
[22]   dis_hnp_rd_burst                                    If set, disables read burst to HNP on CHI request ﬂits .     RW     1'b0
                                                           Read burst on CHI is supported only in non-decoupled
                                                           RDB conﬁguration.
[21]   dis_pci_cxra_rd_burst                               If set, disables read burst to PCI-CXRA on CHI request       RW     1'b0
                                                           ﬂits . Read burst on CHI is supported only in non-
                                                           decoupled RDB conﬁguration.
[20]   dis_hnp_wr_stream                                   Disables streaming of ordered writes to HNP when set         RW     1'b0
[19]   dis_size_optimization_for_32B_incr                  If set, disables the size related optimization for a 32B     RW     1'b0
                                                           INCR burst (rh-2512). Only applies to writes.
[18]   dis_pcrdgnt_bank_starv_prot                         If set, disables across arslice starvation protection        RW     1'b0
[17]   dis_ra_2hop_serial_wr_opt                           If set, disables 2 hop indication to ra for serilized writes; RW    1'b0
                                                           will indicate 3 hop
[16]   dis_rdata_bypass                                    If set, disables read data bypass path                       RW     1'b0
[15]   dis_rreq_bypass                                     If set, disables read request bypass path                    RW     1'b0
[14]   dis_compack_on_writes                               If set, disables comp_ack on streaming writes. WrData is RW         1'b1
                                                           used for ordering writes
[13]   dis_data_chunking                                   If set, disables the data chunking feature                   RW     1'b0
[12]   dis_tnl_burst_early_dealloc_opt                     If set, disables the optimization related to early        RW        1'b0
                                                           deallocation of tunnelled writes for intermediate txns of
                                                           burst
[11]   never_send_wr_full_op                               If set, RNI will never send WR FULL op. All write ops        RW     1'b0
                                                           will be of PTL type
[10]   dis_wr_stream_on_tgttype_mismatch                   If set, serializes ﬁrst write when moving from one           RW     1'b0
                                                           tgttype to another
[9]    en_wrstream_data_dispatch_on_prior_completions If set, data dispatch for streaming writes waits for              RW     1'b0
                                                      completion of all older writes
[8]    dis_misc_wr_stream                                  Disables streaming of ordered writes with following          RW     1'b0
                                                           attributes when set : Device memory or EWA=0 or
                                                           Excl=1
[7]    dis_pci_cxra_wr_stream                              Disables streaming of ordered writes to PCI-CXRA             RW     1'b0
                                                           when set
[6]    dis_hni_wr_stream                                   Disables streaming of ordered writes to HNI when set         RW     1'b0
[5]    dis_stash_wr_stream                                 Disables streaming of ordered WrUniqStash when set           RW     1'b0
[4]    upstrm_datcheck_en                                  Upstream supports Datacheck                                  RW     Conﬁguration
                                                                                                                               dependent
[3]    Reserved                                            Reserved                                                     RO     -
[2]    park_port_arb_ptr                                   Parks the AXI port arbitration pointer for Burst             RW     1'b0
[1]    ar_byp_en                                           AR bypass enable; enables bypass path in the AR              RW     1'b1
                                                           pipeline
[0]    cg_disable                                          Disables clock gating when set                               RW     1'b0




          4.3.14.8 por_rnd_s0-2_port_control
          There are 3 iterations of this register. The index ranges from 0 to 2. Controls port S#{index} AXI/
          ACE subordinate interface settings.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA10 + #{index*8}
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnd_secure_register_groups_override.port_ctrl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-568: por_rnd_s0-2_port_control

                        63                                                                                            32

                                                                   Reserved

                        31 30 29 28 27 26                  19 18                   11 10                              0

                                                                                           s#{index}_lpid_mask

            Reserved                                                       s#{index}_rd_token
            s#{index}_i                          s#{index}_wr_token
            ts_mstr_pre               s#{index}_dis_data_interleaving
                   sent            s#{index}_sends_ar_unq_id
             s#{index}_tab
             lewalk_mstr_p
                    resent



Table 4-584: por_rnd_s0-2_port_control attributes
Bits    Name                                Description                                                     Type Reset
[63:31] Reserved                            Reserved                                                        RO    -




Bits     Name                              Description                                                        Type Reset
[30]     s#{index}_its_mstr_present        Must be set if translation table walk manager present such as      RW    1'b0
                                           TCU or GIC for non-PCIE case. This aﬀects RND AW channel
                                           only.
[29]     s#{index}_tablewalk_mstr_present Must be set if translation table walk manager present such as       RW    1'b0
                                          TCU or GIC. This aﬀects RND AR channel only.
[28]     s#{index}_sends_ar_unq_id         If set, indicates AR transactions on Port#{index} are always       RW    1'b0
                                           Unique ID. This bit for a port must be set to 1 to enable Read
                                           Burst on the CHI side of RND.
[27]     s#{index}_dis_data_interleaving   If set, disables read DATA interleaving on RDATAS#{index}          RW    1'b0
                                           channel. This applies only to RDATA generated as a response
                                           to requests on AR channel . This does not apply to RDATA
                                           generated as a response to Atomic request on AW channel. I.e.
                                           RDATA of an Atomic op, on AW channel, may interleave with
                                           RDATA of an AR channel request
[26:19] s#{index}_wr_token                 Port S#{index} reserved token count for AW                         RW    8'b0000_0000
                                           channel This must be less than the number of Wr
                                           requests(RNID_NUM_WR_REQ_PARAM) on AW achnnel
[18:11] s#{index}_rd_token                 Port S#{index} reserved token count for AR channel      RW               8'b0000_0000
                                           per slice This should be less than the number of Rd
                                           requests(RNID_NUM_RD_REQ_PARAM) per slice on AR achnnel
[10:0]   s#{index}_lpid_mask               Port S#{index} LPID mask LPID[0]: Equal to the result of           RW    11'b000_0000_0000
                                           UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] =
                                           |(AXID & mask)); speciﬁes which AXID bit is reﬂected in the
                                           LSB of LPID LPID[2:1]: Equal to port ID[1:0]; the MSB of LPID
                                           contains port ID



            4.3.14.9 por_rnd_s0-2_mpam_control
            There are 3 iterations of this register. The index ranges from 0 to 2. Controls port S#{index} AXI/
            ACE subordinate interface MPAM override values

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA28 + #{index*8}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rnd_secure_register_groups_override.mpam_ctrl

            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-569: por_rnd_s0-2_mpam_control

                        63                                                                                                32

                                                                    Reserved

                        31                 25 24 23                17 16                       8   7     5   4   3    1   0

                              Reserved                Reserved

                       s#{index}_mpam_pmg                                                                                  s#{index}
                                                        s#{index}_mpam_partid                                              _mpam_ove
                                                                                          Reserved                         rride_en
                                                                                                                      Reserved
                                                                                                                 s#{index}_mpam_ns



Table 4-585: por_rnd_s0-2_mpam_control attributes
Bits     Name                          Description                                                                             Type Reset
[63:25] Reserved                       Reserved                                                                                RO      -
[24]     s#{index}_mpam_pmg            Port S#{index} MPAM_PMG value                                                           RW      1'b0
[23:17] Reserved                       Reserved                                                                                RO      -
[16:8]   s#{index}_mpam_partid         Port S#{index} MPAM_PARTID value                                                        RW      9'b0
[7:5]    Reserved                      Reserved                                                                                RO      -
[4]      s#{index}_mpam_ns             Port S#{index} MPAM_NS value                                                            RW      1'b0
[3:1]    Reserved                      Reserved                                                                                RO      -
[0]      s#{index}_mpam_override_en Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from RW                 1'b0
                                    MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM
                                    is set to 0, MPAM override value is always used irrespective of this bit value



            4.3.14.10         por_rnd_s0-2_qos_control
            There are 3 iterations of this register. The index ranges from 0 to 2. Controls QoS settings for port
            S#{index} AXI/ACE subordinate interface.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA80 + #{index*32}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rnd_secure_register_groups_override.qos_ctrl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-570: por_rnd_s0-2_qos_control

                         63                                                                                                    32

                                                                    Reserved

                         31                     24 23     20 19       16 15                    8   7   6   5   4   3   2   1   0

                              Reserved                                          Reserved

                      s#{index}_ar_qos_override                                                                              s#{index}
                                s#{index}_aw_qos_override                                                                    _aw_lat_e
                                                                       s#{index}_ar_pqv_mode                                 n
                                                                         s#{index}_aw_pqv_mode                             s#{index}_a
                                                                            s#{index}_ar_reg_mode                          r_lat_en
                                                                                                                        s#{index}_aw_
                                                                                                                        qos_override_
                                                                                                                        en
                                                                                                                     s#{index}_ar_qo
                                                                                                                     s_override_en
                                                                                                                   s#{index}_aw_reg_
                                                                                                                   mode



Table 4-586: por_rnd_s0-2_qos_control attributes
Bits     Name                            Description                                                                                Type Reset
[63:24] Reserved                         Reserved                                                                                   RO   -
[23:20] s#{index}_ar_qos_override        AR QoS override value for port S#{index}                                                   RW   4'b0000
[19:16] s#{index}_aw_qos_override        AW QoS override value for port S#{index}                                                   RW   4'b0000
[15:8]   Reserved                        Reserved                                                                                   RO   -
[7]      s#{index}_ar_pqv_mode           Conﬁgures the QoS regulator mode for read transactions during period mode                  RW   1'b0

                                         1'b0     Normal mode; QoS value is stable when the manager is idle
                                         1'b1     Quiesce high mode; QoS value tends to the maximum value when
                                                  the manager is idle
[6]      s#{index}_aw_pqv_mode           Conﬁgures the QoS regulator mode for write transactions during period mode                 RW   1'b0

                                         1'b0     Normal mode; QoS value is stable when the manager is idle
                                         1'b1     Quiesce high mode; QoS value tends to the maximum value when
                                                  the manager is idle


Bits   Name                            Description                                                                      Type Reset
[5]    s#{index}_ar_reg_mode           Conﬁgures the QoS regulator mode for read transactions                           RW     1'b0

                                       1'b0      Latency mode
                                       1'b1      Period mode; used for bandwidth regulation
[4]    s#{index}_aw_reg_mode           Conﬁgures the QoS regulator mode for write transactions                          RW     1'b0

                                       1'b0      Latency mode
                                       1'b1      Period mode; used for bandwidth regulation
[3]    s#{index}_ar_qos_override_en    Enables port S#{index} AR QoS override; when set, allows QoS value on inbound RW        1'b0
                                       AR transactions to be overridden
[2]    s#{index}_aw_qos_override_en Enables port S#{index} AW QoS override; when set, allows QoS value on               RW     1'b0
                                    inbound AW transactions to be overridden
[1]    s#{index}_ar_lat_en             Enables port S#{index} AR QoS regulation when set                                RW     1'b0
[0]    s#{index}_aw_lat_en             Enables port S#{index} AW QoS regulation when set                                RW     1'b0



          4.3.14.11          por_rnd_s0-2_qos_lat_tgt
          There are 3 iterations of this register. The index ranges from 0 to 2. Controls QoS target latency (in
          cycles) for regulations of port S#{index} read and write transactions.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA88 + #{index*32}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnd_secure_register_groups_override.qos_ctrl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.



           Figure 4-571: por_rnd_s0-2_qos_lat_tgt

                        63                                                                                              32

                                                                   Reserved

                        31        28 27                               16 15       12 11                                  0

                         Reserved          s#{index}_ar_lat_tgt           Reserved        s#{index}_aw_lat_tgt




Table 4-587: por_rnd_s0-2_qos_lat_tgt attributes
Bits     Name                   Description                                                                                  Type Reset
[63:28] Reserved                Reserved                                                                                     RO   -
[27:16] s#{index}_ar_lat_tgt    Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation          RW   12'h000
[15:12] Reserved                Reserved                                                                                     RO   -
[11:0]   s#{index}_aw_lat_tgt   Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation          RW   12'h000



           4.3.14.12            por_rnd_s0-2_qos_lat_scale
           There are 3 iterations of this register. The index ranges from 0 to 2. Controls the QoS target
           latency scale factor for port S#{index} read and write transactions. This register represents powers
           of two from the range 2^(-5) to 2^(-12); it is used to match a 16-bit integrator.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA90 + #{index*32}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnd_secure_register_groups_override.qos_ctrl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.


          Figure 4-572: por_rnd_s0-2_qos_lat_scale

                        63                                                                                                  32

                                                                  Reserved

                        31                                                             11 10   8   7              3   2      0

                                                 Reserved                                              Reserved

                                                               s#{index}_ar_lat_scale                                       s#{index}_a
                                                                                                                            w_lat_scale



Table 4-588: por_rnd_s0-2_qos_lat_scale attributes
Bits         Name                                   Description                                                            Type     Reset
[63:11]      Reserved                               Reserved                                                               RO       -
[10:8]       s#{index}_ar_lat_scale                 Port S#{index} AR QoS scale factor                                     RW       3'h0

                                                    3'b000                   2^(-5)
                                                    3'b001                   2^(-6)
                                                    3'b010                   2^(-7)
                                                    3'b011                   2^(-8)
                                                    3'b100                   2^(-9)
                                                    3'b101                   2^(-10)
                                                    3'b110                   2^(-11)
                                                    3'b111                   2^(-12)
[7:3]        Reserved                               Reserved                                                               RO       -
[2:0]        s#{index}_aw_lat_scale                 Port S#{index} AW QoS scale factor                                     RW       3'h0

                                                    3'b000                   2^(-5)
                                                    3'b001                   2^(-6)
                                                    3'b010                   2^(-7)
                                                    3'b011                   2^(-8)
                                                    3'b100                   2^(-9)
                                                    3'b101                   2^(-10)
                                                    3'b110                   2^(-11)
                                                    3'b111                   2^(-12)



          4.3.14.13           por_rnd_s0-2_qos_lat_range
          There are 3 iterations of this register. The index ranges from 0 to 2. Controls the minimum and
          maximum QoS values generated by the QoS latency regulator for port S#{index} read and write
          transactions.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64



          Address oﬀset
               16'hA98 + #{index*32}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnd_secure_register_groups_override.qos_ctrl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-573: por_rnd_s0-2_qos_lat_range

                      63                                                                                            32

                                                                  Reserved

                      31       28 27      24 23       20 19         16 15     12 11        8   7         4   3      0

                       Reserved               Reserved                 Reserved                Reserved

              s#{index}_ar_lat_max_                                                                         s#{index}_aw
                                qos                                                                         _lat_min_qos
                               s#{index}_ar_lat_min_qos                                 s#{index}_aw_lat_max_qos



Table 4-589: por_rnd_s0-2_qos_lat_range attributes
Bits       Name                                     Description                                                     Type     Reset
[63:28]    Reserved                                 Reserved                                                        RO       -
[27:24]    s#{index}_ar_lat_max_qos                 Port S#{index} AR QoS maximum value                             RW       4'h0
[23:20]    Reserved                                 Reserved                                                        RO       -
[19:16]    s#{index}_ar_lat_min_qos                 Port S#{index} AR QoS minimum value                             RW       4'h0
[15:12]    Reserved                                 Reserved                                                        RO       -
[11:8]     s#{index}_aw_lat_max_qos                 Port S#{index} AW QoS maximum value                             RW       4'h0
[7:4]      Reserved                                 Reserved                                                        RO       -
[3:0]      s#{index}_aw_lat_min_qos                 Port S#{index} AW QoS minimum value                             RW       4'h0



          4.3.14.14         por_rnd_pmu_event_sel
          Speciﬁes the PMU event to be counted.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-574: por_rnd_pmu_event_sel

                      63                                                                                            32

                                                                Reserved

                      31 30 29            24 23 22 21             16 15 14 13              8   7   6   5            0

                            pmu_event3_id           pmu_event2_id           pmu_event1_id              pmu_event0_id

              Reserved                                                                             Reserved
                                     Reserved                            Reserved



Table 4-590: por_rnd_pmu_event_sel attributes
Bits      Name              Description                                                                                  Type   Reset
[63:30]   Reserved          Reserved                                                                                     RO     -
[29:24]   pmu_event3_id     RN-D PMU Event 3 ID; see pmu_event0_id for encodings                                         RW     6'b0
[23:22]   Reserved          Reserved                                                                                     RO     -
[21:16]   pmu_event2_id     RN-D PMU Event 2 ID; see pmu_event0_id for encodings                                         RW     6'b0
[15:14]   Reserved          Reserved                                                                                     RO     -
[13:8]    pmu_event1_id     RN-D PMU Event 1 ID; see pmu_event0_id for encodings                                         RW     6'b0
[7:6]     Reserved          Reserved                                                                                     RO     -




Bits    Name              Description                                                                             Type    Reset
[5:0]   pmu_event0_id     RN-D PMU Event 0 ID                                                                     RW      6'b0

                          6'h00      No event
                          6'h01      Port S0 RDataBeats
                          6'h02      Port S1 RDataBeats
                          6'h03      Port S2 RDataBeats
                          6'h04      RXDAT ﬂits received
                          6'h05      TXDAT ﬂits sent
                          6'h06      Total TXREQ ﬂits sent
                          6'h07      Retried TXREQ ﬂits sent
                          6'h08      RRT occupancy count overﬂow_slice0
                          6'h09      WRT occupancy count overﬂow
                          6'h0A      Replayed TXREQ ﬂits
                          6'h0B      WriteCancel sent
                          6'h0C      Port S0 WDataBeats
                          6'h0D      Port S1 WDataBeats
                          6'h0E      Port S2 WDataBeats
                          6'h0F      RRT allocation
                          6'h10      WRT allocation
                          6'h11      PADB occupancy count overﬂow
                          6'h12      RPDB occupancy count overﬂow
                          6'h13      RRT occupancy count overﬂow_slice1
                          6'h14      RRT occupancy count overﬂow_slice2
                          6'h15      RRT occupancy count overﬂow_slice3
                          6'h16      WRT request throttled
                          6'h17      RNI backpressure CHI LDB full
                          6'h18      RRT normal rd req occupancy count overﬂow_slice0
                          6'h19      RRT normal rd req occupancy count overﬂow_slice1
                          6'h1A      RRT normal rd req occupancy count overﬂow_slice2
                          6'h1B      RRT normal rd req occupancy count overﬂow_slice3
                          6'h1C      RRT PCIe RD burst req occupancy count overﬂow_slice0
                          6'h1D      RRT PCIe RD burst req occupancy count overﬂow_slice1
                          6'h1E      RRT PCIe RD burst req occupancy count overﬂow_slice2
                          6'h1F      RRT PCIe RD burst req occupancy count overﬂow_slice3
                          6'h20      RRT PCIe RD burst allocation
                          6'h21      Compressed AWID ordering
                          6'h22      Atomic data buﬀer allocation
                          6'h23      Atomic data buﬀer occupancy



        4.3.14.15        por_rnd_syscoreq_ctl
        Functions as the RN-D DVM domain control register. Provides a software alternative to hardware
        SYSCOREQ/SYSCOACK handshake. Works with por_rnd_syscoack_status.

        Conﬁgurations
        This register is available in all conﬁgurations.

        Attributes
        Width
             64


           Address oﬀset
                16'h1C00
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-575: por_rnd_syscoreq_ctl

                       63                                                                                            32

                                                                Reserved

                       31                                                                                3   2   1   0

                                                           Reserved

                                                                                        s2_dvmdomain_req               s0_dvmdom
                                                                                                                       ain_req
                                                                                                                     s1_dvmdomai
                                                                                                                     n_req



Table 4-591: por_rnd_syscoreq_ctl attributes
Bits     Name                       Description                                                                          Type   Reset
[63:3]   Reserved                   Reserved                                                                             RO     -
[2]      s2_dvmdomain_req           Controls DVM domain enable (SYSCOREQ) for port S2                                    RW     1'b0
[1]      s1_dvmdomain_req           Controls DVM domain enable (SYSCOREQ) for port S1                                    RW     1'b0
[0]      s0_dvmdomain_req           Controls DVM domain enable (SYSCOREQ) for port S0                                    RW     1'b0



           4.3.14.16        por_rnd_syscoack_status
           Functions as the RN-D DVM domain status register. Provides a software alternative to hardware
           SYSCOREQ/SYSCOACK handshake. Works with por_rnd_syscoreq_ctl.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1C08
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-576: por_rnd_syscoack_status

                      63                                                                                            32

                                                               Reserved

                      31                                                                                3   2   1   0

                                                          Reserved

                                                                                       s2_dvmdomain_ack               s0_dvmdom
                                                                                                                      ain_ack
                                                                                                                    s1_dvmdomai
                                                                                                                    n_ack



Table 4-592: por_rnd_syscoack_status attributes
Bits     Name                       Description                                                                         Type   Reset
[63:3]   Reserved                   Reserved                                                                            RO     -
[2]      s2_dvmdomain_ack           Provides DVM domain status (SYSCOACK) for port S2                                   RO     1'b0
[1]      s1_dvmdomain_ack           Provides DVM domain status (SYSCOACK) for port S1                                   RO     1'b0
[0]      s0_dvmdomain_ack           Provides DVM domain status (SYSCOACK) for port S0                                   RO     1'b0



          4.3.15 RN‑I register descriptions
          This section lists the RN‑I registers.


          4.3.15.1 por_rni_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64


           Address oﬀset
                16'h0
           Type
                  RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-577: por_rni_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-593: por_rni_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component node ID                                   RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h000A



           4.3.15.2 por_rni_child_info
           Provides component child identiﬁcation information.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h80
           Type
                  RO


           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-578: por_rni_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-594: por_rni_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'h0



           4.3.15.3 por_rni_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.


           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-579: por_rni_secure_register_groups_override

                          63                                                                                                32

                                                                   Reserved

                          31                                                                                4   3   2   1   0

                                                             Reserved

                                                                                                  qos_ctrl                    cfg_ctl
                                                                                                   mpam_ctrl                port_ctrl



Table 4-595: por_rni_secure_register_groups_override attributes
Bits     Name             Description                                                                                            Type   Reset
[63:4]   Reserved         Reserved                                                                                               RO     -
[3]      qos_ctrl         Allows Non-secure access to Secure QoS control registers                                               RW     1'b0
[2]      mpam_ctrl        Allows Non-secure access to Secure AXI port MPAM override register                                     RW     1'b0
[1]      port_ctrl        Allows Non-secure access to Secure AXI port control registers                                          RW     1'b0
[0]      cfg_ctl          Allows Non-secure access to Secure conﬁguration control register                                       RW     1'b0



           4.3.15.4 por_rni_unit_info
           Provides component identiﬁcation information for RN-I.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h900
           Type
                     RO
           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.


           Figure 4-580: por_rni_unit_info

                          63                          54 53                           44 43 42 41 40 39                      32

                                num_atomic_bufs                a4s_logicalid_base                            ax_data_width

                                                                               a4s_num                 ax_datapoison_en
                                                                                                     force_rdb_prealloc
                          31 30 29                            20 19                         10   9                           0

                                        num_rd_bufs                     num_rd_reqs                       num_wr_reqs

                               ax_data_width



Table 4-596: por_rni_unit_info attributes
Bits      Name                       Description                                                        Type    Reset
[63:54]   num_atomic_bufs            Number of atomic data buﬀers                                       RO      Conﬁguration dependent
[53:44]   a4s_logicalid_base         AXI4Stream interfaces logical ID base                              RO      Conﬁguration dependent
[43:42]   a4s_num                    Number of AXI4Stream interfaces present                            RO      Conﬁguration dependent
[41]      force_rdb_prealloc         Force read data buﬀer preallocation                                RO      Conﬁguration dependent

                                     1'b1                     Yes
                                     1'b0                     No
[40]      ax_datapoison_en           Data Poison enable on ACE-Lite/AXI4 interface                      RO      Conﬁguration dependent

                                     1'b1           Enabled
                                     1'b0           Not enabled
[39:30]   ax_data_width              AXI interface data width in bits                                   RO      Conﬁguration dependent
[29:20]   num_rd_bufs                Number of read data buﬀers                                         RO      Conﬁguration dependent
[19:10]   num_rd_reqs                Number of outstanding read requests                                RO      Conﬁguration dependent
[9:0]     num_wr_reqs                Number of outstanding write requests                               RO      Conﬁguration dependent



           4.3.15.5 por_rni_unit_info2
           Provides additonal component identiﬁcation information for RN-I.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h908
           Type
                  RO



           Reset value
                See individual bit resets
           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-581: por_rni_unit_info2

                          63                                                                                      34 33 32

                                                               Reserved

                                                                                             legacy_decoup_rd                num_rd_re
                                                                                                                             q_max_per
                                                                                                                             _slice
                          31                   23 22 21 20                   13 12 11              6   5                0

                                                             pab_logicalid                                  id_width

                num_rd_req_max_pe                                                            num_prealloc_bufs
                          r_slice                                                   pab_en
                                      ax_mpam_en        ax_loopback_en



Table 4-597: por_rni_unit_info2 attributes
Bits     Name                         Description                                                      Type Reset
[63:34] Reserved                      Reserved                                                         RO     -
[33]     legacy_decoup_rd             Legacy decoupled read mode, no read burst propagation            RO     Conﬁguration dependent
[32:23] num_rd_req_max_per_slice      Number of read request entires per slice                         RO     Conﬁguration dependent
[22]     ax_mpam_en                   MPAM enable on ACE-Lite/AXI4 interface                           RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[21]     ax_loopback_en               LoopBack enable on ACE-Lite/AXI4 interface                       RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[20:13] pab_logicalid                 PUB AUB bridge Logical ID                                        RO     Conﬁguration dependent
[12]     pab_en                       PUB AUB bridge enable                                            RO     Conﬁguration dependent

                                      1'b1           Enabled
                                      1'b0           Not enabled
[11:6]   num_prealloc_bufs            Number of Pre-allocated Read Data Buﬀers                         RO     Conﬁguration dependent
[5:0]    id_width                     AXI ID width for ACE-Lite subordinate ports                      RO     Conﬁguration dependent




4.3.15.6 por_rni_cfg_ctl
Functions as the conﬁguration control register. Speciﬁes the current mode.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     16'hA00
Type
       RW
Reset value
     See individual bit resets
Secure group override
     por_rni_secure_register_groups_override.cfg_ctl
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-582: por_rni_cfg_ctl

            63                          53 52    50 49      47 46      43 42 41       39 38 37                    32

                      Reserved                                  chip_id

                       remote_wrdc_timeout                                                          max_wrt_outstd
                                local_wrdc_timeout                                                  _chitxn_cnt
                             en_subcacheline_rdonce_conv_to_cxra                           dis_awid_to_hni_hnp_cx
                                                                                           ra
                                                                                      Reserved
            31      28 27 26 25                          16 15 14   12 11 10      8   7   6   5   4   3   2   1   0




  max_wrt_outs                                                                                             qpc_en
  td_chitxn_cn                                                                                           wfc
             t                                                                                        dis_wr_stream
              Reserved                                                                              force_prealloc_
           max_rrt_outstd_chitxn_cnt                                                                rdb
                                               Reserved                                          qpc15_entry_rsv_e
                                           wrt_crdgnt_weight                                     n
                                            rdata_64byt_nointv_en                              pcie_mstr_present
                                                     rrt_crdgnt_weight                      dis_port_token
                                                                                          dis_tunneled_req_throttl
                                                                                          ing




Table 4-598: por_rni_cfg_ctl attributes
Bits     Name                                    Description                                                            Type Reset
[63:53] Reserved                                 Reserved                                                               RO     -
[52:50] remote_wrdc_timeout                      Conﬁgurable write data cancel timeout value for remote traﬃc.          RW     3'b011

                                                 3'b000        ~2000 cycles
                                                 3'b001        ~4000 cycles
                                                 3'b010        ~8000 cylces
                                                 3'b011        ~16000 cycles (default)
                                                 3'b100        ~32000 cycles (all other values rsvd)
[49:47] local_wrdc_timeout                       Conﬁgurable write data cancel timeout value for local traﬃc.           RW     3'b010

                                                 3'b000        ~2000 cycles
                                                 3'b001        ~4000 cycles
                                                 3'b010        ~8000 cylces
                                                 3'b011        ~16000 cycles (default)
                                                 3'b100        ~32000 cycles (all other values rsvd)
[46:43] chip_id                                  Conﬁgurable ChipID for this RNX instance. Must be correctly set        RW     4'b0000
                                                 for proper handling of remote traﬃc to HNI/HNP. Only supports
                                                 values 0..3. Two MSB's is reserved.
[42]     en_subcacheline_rdonce_conv_to_cxra If set, enables the conversion of sub-cacheline RdOnce to RdNoSnp RW              1'b0
                                             for CXRA targets
[41:39] Reserved                                 Reserved                                                               RO     -
[38]     dis_awid_to_hni_hnp_cxra                If set, disables compressed AWID to HNI, HNP and CXRA, also            RW     1'b0
                                                 disables compressed AWID based ordering. Set this bit if uniq-ID
                                                 write performance is needed.
[37:28] max_wrt_outstd_chitxn_cnt                Maximum number of outstanding writes allowed on CHI-side               RW     Conﬁguration
                                                                                                                               dependent
[27:26] Reserved                                 Reserved                                                               RO     -
[25:16] max_rrt_outstd_chitxn_cnt                Maximum number of outstanding reads allowed on CHI-side                RW     Conﬁguration
                                                                                                                               dependent
[15]     Reserved                                Reserved                                                               RO     -
[14:12] wrt_crdgnt_weight                        Determines weight of credit grant allocated to retried writes in       RW     3'b001
                                                 presence of pending retried reads
[11]     rdata_64byt_nointv_en                   Enables no interleaving property on normal memory read data            RW     1'b1
                                                 within 64B granule when set
[10:8]   rrt_crdgnt_weight                       Determines weight of credit grant allocated to retried reads in        RW     3'b100
                                                 presence of pending retried writes
[7]      dis_tunneled_req_throttling             Disables retry based throttling of tunneled write requests             RW     1'b0
[6]      dis_port_token                          If set, disables per port reservation in the tracker(rd and wr)        RW     1'b1
[5]      pcie_mstr_present                       Indicates PCIe manager is present; must be set if PCIe manager is      RW     1'b0
                                                 present upstream of RN-I or RN-D




Bits   Name                                 Description                                                             Type Reset
[4]    qpc15_entry_rsv_en                   Enables QPC15 entry reservation                                         RW   1'b0
                                            1'b1
                                                   Reserves tracker entry for QoS15 requests
                                            1'b0
                                                   Does not reserve tracker entry for QoS15 requests

                                            NOTE: Only valid and applicable when por_rnd_qpc_en is set
[3]    force_prealloc_rdb                   When set, all reads from the RN-I are sent with a preallocated read     RW   Conﬁguration
                                            data buﬀer                                                                   dependent
[2]    dis_wr_stream                        Disables streaming of ordered writes when set                           RW   1'b0
[1]    wfc                                  When set, enables waiting for completion (COMP) before                  RW   1'b0
                                            dispatching dependent transaction (TXN)
[0]    qpc_en                               When set, enables QPC-based scheduling using two QoS priority           RW   1'b1
                                            classes (QoS15 and non-QoS15)



          4.3.15.7 por_rni_aux_ctl
          Functions as the auxiliary control register for RN-I.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA08
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. This register can be modiﬁed only with prior written
               permission from Arm.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-583: por_rni_aux_ctl

                       63                                                                                     36 35 34 33 32

                                                           Reserved

                                                                                dis_readonce_rd_burst                           clstr_int
                                                                                dis_hnf_logical_tgt_2hop                        lv_mask
                                                                                                                              dis_pci_cxr
                                                                                                                              a_logical_t
                                                                                                                              gt_2hop
                       31         27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0




               clstr_intlv_m                                                                                    cg_disabl
                          ask                                                                                   e
                     dis_pcie_to_lcn                                                                         ar_byp_en
                        dis_ncwr_stream                                                                    park_port_arb
                     dis_be_all_ones_hint                                                                  _ptr
                 dis_subcacheline_rdonce_co                                                             Reserved
                                           nv                                                         upstrm_datcheck_e
                               dis_hnp_rd_burst                                                       n
                            dis_pci_cxra_rd_burst                                                  dis_stash_wr_stream
                                    dis_hnp_wr_stream                                            dis_hni_wr_stream
                   dis_size_optimization_for_32B_incr                                         dis_pci_cxra_wr_stream
                              dis_pcrdgnt_bank_starv_prot                                  dis_misc_wr_stream
                                   dis_ra_2hop_serial_wr_opt                             en_wrstream_data_dispatch_on
                                               dis_rdata_bypass                          _prior_completions
                                                   dis_rreq_bypass                    dis_wr_stream_on_tgttype_misma
                                               dis_compack_on_writes                  tch
                                                                                    never_send_wr_full_op
                                                                                 dis_tnl_burst_early_dealloc_opt
                                                                               dis_data_chunking



Table 4-599: por_rni_aux_ctl attributes
Bits    Name                                              Description                                                         Type Reset
[63:40] Reserved                                          Reserved                                                            RO   -




Bits    Name                                               Description                                                   Type Reset
[39]    sys_dis_data_interleaving,                         System optimized disable read DATA interleaving for           RW   1'b0
                                                           all ports. Disables all read data interleaving, including
                                                           atomic read data being returned for all AXI ports. Read
                                                           burst preservation is enabled similar to normal mode,
                                                           but this requires certain system level restrictions:
                                                           1.   Cannot set SYS_DIS_DATA_INTERLEAVING for
                                                                multi-chip systems. Support for remote HN-P is a
                                                                future feature.
                                                           2.   When setting SYS_DIS_DATA_INTERLEAVING
                                                                for an RN-I/RN-D it is required for that RN-I/RN-
                                                                D to target only one HN-P with read bursts. It is
                                                                also required for the path to a single remote HN-
                                                                P, when remote support is available, to only go
                                                                through a single CCG and for the ccg_rni to also
                                                                have SYS_DIS_DATA_INTERLEAVING set.
                                                           3.   The AXI subordinate downstream of HN-P must
                                                                not interleave read burst data.
                                                           4.   Must have
                                                                NUM_RD_REQ_PARAM==NUM_RD_BUF_PARAM
                                                                and NUM_RD_REQ_PRAM<=256, otherwise this
                                                                bit has no eﬀect.
                                                           5.   The sum of the maximum number of beats of
                                                                a cracked burst per each port must ﬁt wholly
                                                                within an arslice - breaking this rule will result in
                                                                a hang. Must comprehend DIS_PORT_TOKEN
                                                                AND QPC15_ENTRY_RSV settings, which will limit
                                                                number of available entries
[38:36] Reserved                                           Reserved                                                      RO   -
[35]    dis_readonce_rd_burst                              If set, disables read burst for ReadOnce from AXI.            RW   1'b0
[34]    dis_hnf_logical_tgt_2hop                           If set, disables tunneling/2hop for case where physical     RW     1'b0
                                                           target is pci_cxra and logical target is hnf, otherwise may
                                                           tunneling/2hop to RA if interleaving granularity settings
                                                           allow.
[33]    dis_pci_cxra_logical_tgt_2hop                      If set, disables tunneling/2hop for case where physical       RW   1'b0
                                                           and logical target is pci_cxra, otherwise tunneling/2hop
                                                           to RA.
[32:27] clstr_intlv_mask                                   Encoded static mask for max interleave granularity       RW        6'b000000
                                                           supported. When this setting is less than or equal to
                                                           rnsam's programmed interleave granularity for a write to
                                                           pci_cxra, tunneling/2hop ﬂow will be used.

                                                           6'b111111                  64B
                                                           6'b111110                  128B
                                                           6'b111100                  256B
                                                           6'b111000                  512B
                                                           6'b110000                  1024B
                                                           6'b100000                  2048B
                                                           6'b000000                  4096B
                                                           Others                     Reserved
[26]    dis_pcie_to_lcn                                    If set, all pcie traﬃc sent directly to HNF/CCG, bypasses RW       1'b1
                                                           LCN. Only has eﬀect when pcie_mstr_present
[25]    dis_ncwr_stream                                    Disables streaming of ordered non-cacheable writes            RW   1'b0
                                                           when set

Bits   Name                                                Description                                                   Type Reset
[24]   dis_be_all_ones_hint                                If set, disables hint to HNF which signals all BE=1's on      RW    1'b0
                                                           writes
[23]   dis_subcacheline_rdonce_conv                        If set, disables the conversion of sub-cacheline RdOnce       RW    1'b0
                                                           to RdNoSnp across all targets
[22]   dis_hnp_rd_burst                                    If set, disables read burst to HNP on CHI request ﬂits .      RW    1'b0
                                                           Read burst on CHI is supported only in non-decoupled
                                                           RDB conﬁguration.
[21]   dis_pci_cxra_rd_burst                               If set, disables read burst to PCI-CXRA on CHI request        RW    1'b0
                                                           ﬂits . Read burst on CHI is supported only in non-
                                                           decoupled RDB conﬁguration.
[20]   dis_hnp_wr_stream                                   Disables streaming of ordered writes to HNP when set          RW    1'b0
[19]   dis_size_optimization_for_32B_incr                  If set, disables the size related optimization for a 32B      RW    1'b0
                                                           INCR burst (rh-2512). Only applies to writes.
[18]   dis_pcrdgnt_bank_starv_prot                         If set, disables across arslice starvation protection         RW    1'b0
[17]   dis_ra_2hop_serial_wr_opt                           If set, disables 2 hop indication to ra for serilized writes; RW    1'b0
                                                           will indicate 3 hop
[16]   dis_rdata_bypass                                    If set, disables read data bypass path                        RW    1'b0
[15]   dis_rreq_bypass                                     If set, disables read request bypass path                     RW    1'b0
[14]   dis_compack_on_writes                               If set, disables comp_ack on streaming writes. WrData is RW         1'b1
                                                           used for ordering writes
[13]   dis_data_chunking                                   If set, disables the data chunking feature                    RW    1'b0
[12]   dis_tnl_burst_early_dealloc_opt                     If set, disables the optimization related to early        RW        1'b0
                                                           deallocation of tunnelled writes for intermediate txns of
                                                           burst
[11]   never_send_wr_full_op                               If set, RNI will never send WR FULL op. All write ops         RW    1'b0
                                                           will be of PTL type
[10]   dis_wr_stream_on_tgttype_mismatch                   If set, serializes ﬁrst write when moving from one            RW    1'b0
                                                           tgttype to another
[9]    en_wrstream_data_dispatch_on_prior_completions If set, data dispatch for streaming writes waits for               RW    1'b0
                                                      completion of all older writes
[8]    dis_misc_wr_stream                                  Disables streaming of ordered writes with following           RW    1'b0
                                                           attributes when set : Device memory or EWA=0 or
                                                           Excl=1
[7]    dis_pci_cxra_wr_stream                              Disables streaming of ordered writes to PCI-CXRA              RW    1'b0
                                                           when set
[6]    dis_hni_wr_stream                                   Disables streaming of ordered writes to HNI when set          RW    1'b0
[5]    dis_stash_wr_stream                                 Disables streaming of ordered WrUniqStash when set            RW    1'b0
[4]    upstrm_datcheck_en                                  Upstream supports Datacheck                                   RW    Conﬁguration
                                                                                                                               dependent
[3]    Reserved                                            Reserved                                                      RO    -
[2]    park_port_arb_ptr                                   Parks the AXI port arbitration pointer for Burst              RW    1'b0
[1]    ar_byp_en                                           AR bypass enable; enables bypass path in the AR               RW    1'b1
                                                           pipeline
[0]    cg_disable                                          Disables clock gating when set                                RW    1'b0




           4.3.15.8 por_rni_s0-2_port_control
           There are 3 iterations of this register. The index ranges from 0 to 2. Controls port S#{index} AXI/
           ACE subordinate interface settings.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA10 + #{index*8}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rni_secure_register_groups_override.port_ctrl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-584: por_rni_s0-2_port_control

                        63                                                                                             32

                                                                   Reserved

                        31 30 29 28 27 26                  19 18                   11 10                               0

                                                                                           s#{index}_lpid_mask

             Reserved                                                      s#{index}_rd_token
             s#{index}_i                         s#{index}_wr_token
             ts_mstr_pre              s#{index}_dis_data_interleaving
                    sent           s#{index}_sends_ar_unq_id
              s#{index}_tab
              lewalk_mstr_p
                     resent



Table 4-600: por_rni_s0-2_port_control attributes
Bits    Name                                Description                                                     Type Reset
[63:31] Reserved                            Reserved                                                        RO     -




Bits     Name                              Description                                                        Type Reset
[30]     s#{index}_its_mstr_present        Must be set if translation table walk manager present such as      RW    1'b0
                                           TCU or GIC for non-PCIE case. This aﬀects RND AW channel
                                           only.
[29]     s#{index}_tablewalk_mstr_present Must be set if translation table walk manager present such as       RW    1'b0
                                          TCU or GIC. This aﬀects RND AR channel only.
[28]     s#{index}_sends_ar_unq_id         If set, indicates AR transactions on Port#{index} are always       RW    1'b0
                                           Unique ID. This bit for a port must be set to 1 to enable Read
                                           Burst on the CHI side of RND.
[27]     s#{index}_dis_data_interleaving   If set, disables read DATA interleaving on RDATAS#{index}          RW    1'b0
                                           channel. This applies only to RDATA generated as a response
                                           to requests on AR channel . This does not apply to RDATA
                                           generated as a response to Atomic request on AW channel. I.e.
                                           RDATA of an Atomic op, on AW channel, may interleave with
                                           RDATA of an AR channel request
[26:19] s#{index}_wr_token                 Port S#{index} reserved token count for AW channel This must       RW    8'b0000_0000
                                           be less than the number of Wr requests(RNID_NUM_XRT_REQ)
                                           on AW achnnel
[18:11] s#{index}_rd_token                 Port S#{index} reserved token count for AR channel                 RW    8'b0000_0000
                                           per slice This should be less than the number of Rd
                                           requests(RNID_NUM_XRT_SLICE_REQ) per slice on AR achnnel
[10:0]   s#{index}_lpid_mask               Port S#{index} LPID mask LPID[0]: Equal to the result of           RW    11'b000_0000_0000
                                           UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] =
                                           |(AXID & mask)); speciﬁes which AXID bit is reﬂected in the
                                           LSB of LPID LPID[2:1]: Equal to port ID[1:0]; the MSB of LPID
                                           contains port ID



            4.3.15.9 por_rni_s0-2_mpam_control
            There are 3 iterations of this register. The index ranges from 0 to 2. Controls port S#{index} AXI/
            ACE subordinate interface MPAM override values

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA28 + #{index*8}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rni_secure_register_groups_override.mpam_ctrl

            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-585: por_rni_s0-2_mpam_control

                        63                                                                                                32

                                                                    Reserved

                        31                 25 24 23                17 16                       8   7     5   4   3    1   0

                              Reserved                Reserved

                       s#{index}_mpam_pmg                                                                                  s#{index}
                                                        s#{index}_mpam_partid                                              _mpam_ove
                                                                                          Reserved                         rride_en
                                                                                                                      Reserved
                                                                                                                 s#{index}_mpam_ns



Table 4-601: por_rni_s0-2_mpam_control attributes
Bits     Name                          Description                                                                             Type Reset
[63:25] Reserved                       Reserved                                                                                RO      -
[24]     s#{index}_mpam_pmg            Port S#{index} MPAM_PMG value                                                           RW      1'b0
[23:17] Reserved                       Reserved                                                                                RO      -
[16:8]   s#{index}_mpam_partid         Port S#{index} MPAM_PARTID value                                                        RW      9'b0
[7:5]    Reserved                      Reserved                                                                                RO      -
[4]      s#{index}_mpam_ns             Port S#{index} MPAM_NS value                                                            RW      1'b0
[3:1]    Reserved                      Reserved                                                                                RO      -
[0]      s#{index}_mpam_override_en Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from RW                 1'b0
                                    MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM
                                    is set to 0, MPAM override value is always used irrespective of this bit value



            4.3.15.10         por_rni_s0-2_qos_control
            There are 3 iterations of this register. The index ranges from 0 to 2. Controls QoS settings for port
            S#{index} AXI/ACE subordinate interface.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'hA80 + #{index*32}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rni_secure_register_groups_override.qos_ctrl
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-586: por_rni_s0-2_qos_control

                         63                                                                                                     32

                                                                    Reserved

                         31                     24 23     20 19       16 15                    8   7   6   5   4   3   2    1   0

                              Reserved                                          Reserved

                      s#{index}_ar_qos_override                                                                              s#{index}
                                s#{index}_aw_qos_override                                                                    _aw_lat_e
                                                                       s#{index}_ar_pqv_mode                                 n
                                                                         s#{index}_aw_pqv_mode                             s#{index}_a
                                                                            s#{index}_ar_reg_mode                          r_lat_en
                                                                                                                        s#{index}_aw_
                                                                                                                        qos_override_
                                                                                                                        en
                                                                                                                     s#{index}_ar_qo
                                                                                                                     s_override_en
                                                                                                                   s#{index}_aw_reg_
                                                                                                                   mode



Table 4-602: por_rni_s0-2_qos_control attributes
Bits     Name                            Description                                                                                 Type Reset
[63:24] Reserved                         Reserved                                                                                    RO   -
[23:20] s#{index}_ar_qos_override        AR QoS override value for port S#{index}                                                    RW   4'b0000
[19:16] s#{index}_aw_qos_override        AW QoS override value for port S#{index}                                                    RW   4'b0000
[15:8]   Reserved                        Reserved                                                                                    RO   -
[7]      s#{index}_ar_pqv_mode           Conﬁgures the QoS regulator mode for read transactions during period mode                   RW   1'b0

                                         1'b0     Normal mode; QoS value is stable when the manager is idle
                                         1'b1     Quiesce high mode; QoS value tends to the maximum value when
                                                  the manager is idle
[6]      s#{index}_aw_pqv_mode           Conﬁgures the QoS regulator mode for write transactions during period mode                  RW   1'b0

                                         1'b0     Normal mode; QoS value is stable when the manager is idle
                                         1'b1     Quiesce high mode; QoS value tends to the maximum value when
                                                  the manager is idle


Bits   Name                            Description                                                                      Type Reset
[5]    s#{index}_ar_reg_mode           Conﬁgures the QoS regulator mode for read transactions                           RW     1'b0

                                       1'b0      Latency mode
                                       1'b1      Period mode; used for bandwidth regulation
[4]    s#{index}_aw_reg_mode           Conﬁgures the QoS regulator mode for write transactions                          RW     1'b0

                                       1'b0      Latency mode
                                       1'b1      Period mode; used for bandwidth regulation
[3]    s#{index}_ar_qos_override_en    Enables port S#{index} AR QoS override; when set, allows QoS value on inbound RW        1'b0
                                       AR transactions to be overridden
[2]    s#{index}_aw_qos_override_en Enables port S#{index} AW QoS override; when set, allows QoS value on               RW     1'b0
                                    inbound AW transactions to be overridden
[1]    s#{index}_ar_lat_en             Enables port S#{index} AR QoS regulation when set                                RW     1'b0
[0]    s#{index}_aw_lat_en             Enables port S#{index} AW QoS regulation when set                                RW     1'b0



          4.3.15.11          por_rni_s0-2_qos_lat_tgt
          There are 3 iterations of this register. The index ranges from 0 to 2. Controls QoS target latency (in
          cycles) for regulations of port S#{index} read and write transactions.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hA88 + #{index*32}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rni_secure_register_groups_override.qos_ctrl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.



           Figure 4-587: por_rni_s0-2_qos_lat_tgt

                        63                                                                                            32

                                                                   Reserved

                        31        28 27                               16 15       12 11                               0

                         Reserved          s#{index}_ar_lat_tgt           Reserved        s#{index}_aw_lat_tgt




Table 4-603: por_rni_s0-2_qos_lat_tgt attributes
Bits     Name                   Description                                                                                Type Reset
[63:28] Reserved                Reserved                                                                                   RO   -
[27:16] s#{index}_ar_lat_tgt    Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation        RW   12'h000
[15:12] Reserved                Reserved                                                                                   RO   -
[11:0]   s#{index}_aw_lat_tgt   Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation        RW   12'h000



           4.3.15.12            por_rni_s0-2_qos_lat_scale
           There are 3 iterations of this register. The index ranges from 0 to 2. Controls the QoS target
           latency scale factor for port S#{index} read and write transactions. This register represents powers
           of two from the range 2^(-5) to 2^(-12); it is used to match a 16-bit integrator.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA90 + #{index*32}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rni_secure_register_groups_override.qos_ctrl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.


           Figure 4-588: por_rni_s0-2_qos_lat_scale

                        63                                                                                                    32

                                                                  Reserved

                        31                                                             11 10   8   7              3   2       0

                                                 Reserved                                              Reserved

                                                               s#{index}_ar_lat_scale                                        s#{index}_a
                                                                                                                             w_lat_scale



Table 4-604: por_rni_s0-2_qos_lat_scale attributes
Bits         Name                                   Description                                                             Type     Reset
[63:11]      Reserved                               Reserved                                                                RO       -
[10:8]       s#{index}_ar_lat_scale                 Port S#{index} AR QoS scale factor                                      RW       3'h0

                                                    3'b000                   2^(-5)
                                                    3'b001                   2^(-6)
                                                    3'b010                   2^(-7)
                                                    3'b011                   2^(-8)
                                                    3'b100                   2^(-9)
                                                    3'b101                   2^(-10)
                                                    3'b110                   2^(-11)
                                                    3'b111                   2^(-12)
[7:3]        Reserved                               Reserved                                                                RO       -
[2:0]        s#{index}_aw_lat_scale                 Port S#{index} AW QoS scale factor                                      RW       3'h0

                                                    3'b000                   2^(-5)
                                                    3'b001                   2^(-6)
                                                    3'b010                   2^(-7)
                                                    3'b011                   2^(-8)
                                                    3'b100                   2^(-9)
                                                    3'b101                   2^(-10)
                                                    3'b110                   2^(-11)
                                                    3'b111                   2^(-12)



           4.3.15.13          por_rni_s0-2_qos_lat_range
           There are 3 iterations of this register. The index ranges from 0 to 2. Controls the minimum and
           maximum QoS values generated by the QoS latency regulator for port S#{index} read and write
           transactions.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64



          Address oﬀset
               16'hA98 + #{index*32}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rni_secure_register_groups_override.qos_ctrl
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-589: por_rni_s0-2_qos_lat_range

                       63                                                                                             32

                                                                   Reserved

                       31       28 27      24 23       20 19         16 15     12 11        8   7         4   3       0

                        Reserved               Reserved                 Reserved                Reserved

              s#{index}_ar_lat_max_                                                                          s#{index}_aw
                                qos                                                                          _lat_min_qos
                               s#{index}_ar_lat_min_qos                                  s#{index}_aw_lat_max_qos



Table 4-605: por_rni_s0-2_qos_lat_range attributes
Bits        Name                                     Description                                                      Type    Reset
[63:28]     Reserved                                 Reserved                                                         RO      -
[27:24]     s#{index}_ar_lat_max_qos                 Port S#{index} AR QoS maximum value                              RW      4'h0
[23:20]     Reserved                                 Reserved                                                         RO      -
[19:16]     s#{index}_ar_lat_min_qos                 Port S#{index} AR QoS minimum value                              RW      4'h0
[15:12]     Reserved                                 Reserved                                                         RO      -
[11:8]      s#{index}_aw_lat_max_qos                 Port S#{index} AW QoS maximum value                              RW      4'h0
[7:4]       Reserved                                 Reserved                                                         RO      -
[3:0]       s#{index}_aw_lat_min_qos                 Port S#{index} AW QoS minimum value                              RW      4'h0



          4.3.15.14          por_rni_pmu_event_sel
          Speciﬁes the PMU event to be counted.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-590: por_rni_pmu_event_sel

                      63                                                                                            32

                                                                Reserved

                      31 30 29            24 23 22 21             16 15 14 13              8   7   6   5            0

                            pmu_event3_id           pmu_event2_id           pmu_event1_id              pmu_event0_id

              Reserved                                                                             Reserved
                                     Reserved                            Reserved



Table 4-606: por_rni_pmu_event_sel attributes
Bits      Name              Description                                                                                  Type   Reset
[63:30]   Reserved          Reserved                                                                                     RO     -
[29:24]   pmu_event3_id     RN-I PMU Event 3 ID; see pmu_event0_id for encodings                                         RW     6'b0
[23:22]   Reserved          Reserved                                                                                     RO     -
[21:16]   pmu_event2_id     RN-I PMU Event 2 ID; see pmu_event0_id for encodings                                         RW     6'b0
[15:14]   Reserved          Reserved                                                                                     RO     -
[13:8]    pmu_event1_id     RN-I PMU Event 1 ID; see pmu_event0_id for encodings                                         RW     6'b0
[7:6]     Reserved          Reserved                                                                                     RO     -




Bits    Name              Description                                                                             Type    Reset
[5:0]   pmu_event0_id     RN-I PMU Event 0 ID                                                                     RW      6'b0

                          6'h00      No event
                          6'h01      Port S0 RDataBeats
                          6'h02      Port S1 RDataBeats
                          6'h03      Port S2 RDataBeats
                          6'h04      RXDAT ﬂits received
                          6'h05      TXDAT ﬂits sent
                          6'h06      Total TXREQ ﬂits sent
                          6'h07      Retried TXREQ ﬂits sent
                          6'h08      RRT occupancy count overﬂow_slice0
                          6'h09      WRT occupancy count overﬂow
                          6'h0A      Replayed TXREQ ﬂits
                          6'h0B      WriteCancel sent
                          6'h0C      Port S0 WDataBeats
                          6'h0D      Port S1 WDataBeats
                          6'h0E      Port S2 WDataBeats
                          6'h0F      RRT allocation
                          6'h10      WRT allocation
                          6'h11      PADB occupancy count overﬂow
                          6'h12      RPDB occupancy count overﬂow
                          6'h13      RRT occupancy count overﬂow_slice1
                          6'h14      RRT occupancy count overﬂow_slice2
                          6'h15      RRT occupancy count overﬂow_slice3
                          6'h16      WRT request throttled
                          6'h17      RNI backpressure CHI LDB full
                          6'h18      RRT normal rd req occupancy count overﬂow_slice0
                          6'h19      RRT normal rd req occupancy count overﬂow_slice1
                          6'h1A      RRT normal rd req occupancy count overﬂow_slice2
                          6'h1B      RRT normal rd req occupancy count overﬂow_slice3
                          6'h1C      RRT PCIe RD burst req occupancy count overﬂow_slice0
                          6'h1D      RRT PCIe RD burst req occupancy count overﬂow_slice1
                          6'h1E      RRT PCIe RD burst req occupancy count overﬂow_slice2
                          6'h1F      RRT PCIe RD burst req occupancy count overﬂow_slice3
                          6'h20      RRT PCIe RD burst allocation
                          6'h21      Compressed AWID ordering
                          6'h22      Atomic data buﬀer allocation
                          6'h23      Atomic data buﬀer occupancy



        4.3.16 RN SAM register descriptions
        This section lists the RN SAM registers.


        4.3.16.1 por_rnsam_node_info
        Provides component identiﬁcation information.

        Conﬁgurations
        This register is available in all conﬁgurations.



            Attributes
            Width
                 64
            Address oﬀset
                 16'h0
            Type
                       RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-591: por_rnsam_node_info

                            63                                          48 47                                           32

                                              Reserved                                       logical_id

                            31                                          16 15                                           0

                                              node_id                                        node_type




Table 4-607: por_rnsam_node_info attributes
Bits      Name          Description                                                                       Type Reset
[63:48]   Reserved      Reserved                                                                          RO   -
[47:32]   logical_id    Component logical ID NOTE: RN SAM logical ID is always set to 16'b0.              RO   16'h0
[31:16]   node_id       Component node ID                                                                 RO   Conﬁguration dependent
[15:0]    node_type     CMN-700 node type identiﬁer                                                       RO   16'h000F



            4.3.16.2 por_rnsam_child_info
            Provides component child identiﬁcation information.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64



          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-592: por_rnsam_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-608: por_rnsam_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



          4.3.16.3 por_rnsam_secure_register_groups_override
          Allows Non-secure access to predeﬁned groups of Secure registers.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h980
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-593: por_rnsam_secure_register_groups_override

                      63                                                                                           32

                                                                Reserved

                      31                                                                                       1   0

                                                              Reserved

                                                                                                                        mem_range



Table 4-609: por_rnsam_secure_register_groups_override attributes
Bits     Name              Description                                                                             Type       Reset
[63:1]   Reserved          Reserved                                                                                RO         -
[0]      mem_range         Allows Non-secure access to Secure mem_ranges registers                                 RW         1'b0



          4.3.16.4 por_rnsam_unit_info
          Provides component identiﬁcation information for RN SAM.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h900
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.


            Figure 4-594: por_rnsam_unit_info

                        63                57 56 55                     48 47                     40 39                     32

                               Reserved              num_qos_regions            Reserved

                                                  flexible_targetid_en                                            num_non_hash_gro
                                                                                                                  up
                        31 30 29 28 27 26 25 24 23                     16 15                 9   8   7                     0

                                                                               num_htg                      num_hnf

             nonhash_r                                                                               Reserved
             ange_comp                                     num_sys_cache_group
                   _en                         htg_np2_hash_en
                 Reserved                   htg_hier_hash_en
              rnsam_prefetc               htg_axid_hash_en
                       h_en
                      Reserved
               htg_range_comp_en



Table 4-610: por_rnsam_unit_info attributes
Bits     Name                       Description                                                              Type Reset
[63:57] Reserved                    Reserved                                                                 RO    -
[56]     ﬂexible_targetid_en        ﬂexible target enable to preserve backward compatability                 RO    Conﬁguration dependent
[55:48] num_qos_regions             Number of QOS regions                                                    RO    Conﬁguration dependent
[47:40] Reserved                    Reserved                                                                 RO    -
[39:32] num_non_hash_group          Number of non-hashed groups supported                                    RO    Conﬁguration dependent
[31]     nonhash_range_comp_en      Deﬁne start and end address for each HTG region                          RO    Conﬁguration dependent
[30]     Reserved                   Reserved                                                                 RO    -
[29]     rnsam_prefetch_en          RNSAM prefetch enabled                                                   RO    Conﬁguration dependent
[28]     Reserved                   Reserved                                                                 RO    -
[27]     htg_range_comp_en          Deﬁne start and end address for each HTG region                          RO    Conﬁguration dependent
[26]     htg_axid_hash_en           Enable AXID based hashing scheme                                         RO    Conﬁguration dependent
[25]     htg_hier_hash_en           Enable Hierarchical hashing scheme                                       RO    Conﬁguration dependent
[24]     htg_np2_hash_en            Enable non-power of two hash scheme                                      RO    Conﬁguration dependent
[23:16] num_sys_cache_group         Number of system cache groups supported                                  RO    0
                                    This register ﬁeld value has deprecated its reset value is always 0
[15:9]   num_htg                    Number of Hashed target groups                                           RO    Conﬁguration dependent
[8]      Reserved                   Reserved                                                                 RO    -
[7:0]    num_hnf                    Number of hashed targets supported                                       RO    Conﬁguration dependent



            4.3.16.5 por_rnsam_unit_info1
            Provides component identiﬁcation information for RN SAM.

            Conﬁgurations
            This register is available in all conﬁgurations.



          Attributes
          Width
               64
          Address oﬀset
               16'h908
          Type
                   RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-595: por_rnsam_unit_info1

                        63                                                          43 42       39 38 37 36           32

                                                  Reserved

                                                                    rnsam_customs_regs                             rnsam_pftgt_n
                                                         rnsam_pftgt_default_hashed_group_en                       um_htg
                                                                                                            Reserved
                        31 30                24 23 22          18 17 16                10   9          5    4         0




              Reserved                                                                                      htg_rcomp_lsb
               rnsam_pftgt_num_n                                                                nonhash_rcomp_lsb
                          onhash                                                 rnsam_num_cpa_groups
                                      Reserved                       Reserved
                                  rnsam_pftgt_num_scg



Table 4-611: por_rnsam_unit_info1 attributes
Bits   Name                                     Description                                                         Type Reset
[63:43] Reserved                                Reserved                                                            RO     -
[42:39] rnsam_customs_regs                      Number of customer speciﬁc registers for customer implemented       RO     Conﬁguration
                                                logic                                                                      dependent
[38]   rnsam_pftgt_default_hashed_group_en Enable default hashed group for prefetch transactions. To support RO            Conﬁguration
                                           backward compatible, set this parameter                                         dependent
[37]   Reserved                                 Reserved                                                            RO     -
[36:32] rnsam_pftgt_num_htg                     Number of prefetch HTG regions supported per System Cache           RO     Conﬁguration
                                                Group by the RNSAM                                                         dependent
[31]   Reserved                                 Reserved                                                            RO     -
[30:24] rnsam_pftgt_num_nonhash                 Number of prefetch non-hashed regions supported per System          RO     Conﬁguration
                                                Cache Group by the RNSAM                                                   dependent
[23]   Reserved                                 Reserved                                                            RO     -



Bits    Name                                  Description                                                        Type Reset
[22:18] rnsam_pftgt_num_scg                   Number of system cache groups enabled for prefetch targets         RO    Conﬁguration
                                                                                                                       dependent
[17]    Reserved                              Reserved                                                           RO    -
[16:10] rnsam_num_cpa_groups                  Number of CPA groups                                               RO    Conﬁguration
                                                                                                                       dependent
[9:5]   nonhash_rcomp_lsb                     NONHASH RCOMP LSB bit position deﬁning minimum region              RO    Conﬁguration
                                              size                                                                     dependent
[4:0]   htg_rcomp_lsb                         HTG RCOMP LSB bit position deﬁning minimum region size             RO    Conﬁguration
                                                                                                                       dependent



           4.3.16.6 non_hash_mem_region_reg0-63
           There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures non-hashed
           memory regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-23) : 16'hC00 + #{8 * index}
                index(24-63) : 16'h2000 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-596: non_hash_mem_region_reg0-63

                           63 62                  56 55        52 51                                                            32

                                                       Reserved                   region#{index}_base_addr

                Reserved                  region#{index}_size
                           31                                             16 15                    8   7   6   5   4   2    1   0

                                    region#{index}_base_addr                        Reserved

                                                                             region#{index}_secure                            region#{i
                                                                                              Reserved                        ndex}_val
                                                                                                                              id
                                                                                                                            Reserved
                                                                                                                       region#{index}_
                                                                                                                       target_type



Table 4-612: non_hash_mem_region_reg0-63 attributes
Bits     Name                          Description                                                                                   Type Reset
[63]     Reserved                      Reserved                                                                                      RO   -
[62:56] region#{index}_size            Memory region #{index} size CONSTRAINT: Memory region must be a power of two,                 RW   7'h0
                                       from minimum size supported to maximum memory size (2^address width).
[55:52] Reserved                       Reserved                                                                                      RO   -
[51:16] region#{index}_base_addr       Bits [51:16] of base address of the range, LSB bit is deﬁned by the parameter                 RW   36'h0
                                       POR_RNSAM_NONHASH_RCOMP_LSB_PARAM
[15:8]   Reserved                      Reserved                                                                                      RO   -
[7:6]    region#{index}_secure         Indicates Secure type                                                                         RW   2'b10

                                       2'b00           Trusted device.
                                       2'b01           Trusted device attached memory range only
                                       2'b10           Untrusted device
                                       2'b11           Reserved
[5]      Reserved                      Reserved                                                                                      RO   -
[4:2]    region#{index}_target_type Indicates node type                                                                              RW   3'b000
                                       3'b000
                                                HN-F
                                       3'b001
                                                HN-I
                                       3'b010
                                                CXRA
                                       3'b011
                                                HN-P
                                       3'b100
                                                PCI-CXRA
                                       3'b101
                                                HN-S
                                       Others
                                                Reserved

                                       CONSTRAINT: Only applicable for RN-I


Bits   Name                         Description                                                                            Type Reset
[1]    Reserved                     Reserved                                                                               RO    -
[0]    region#{index}_valid         Memory region #{index} valid                                                           RW    1'b0
                                    1'b0
                                           not valid
                                    1'b1
                                           valid for memory region comparison



          4.3.16.7 non_hash_mem_region_cfg2_reg0-63
          There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures non-hashed
          memory region end address

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-23) : 16'hCC0 + #{8 * index}
               index(24-151) : 16'h2400 + #{8 * index}
          Type
                  RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-597: non_hash_mem_region_cfg2_reg0-63

                       63                                52 51                                                       32

                                     Reserved                          nonhash_region#{index}_end_addr

                       31                                            16 15                                           0

                              nonhash_region#{index}_end_addr                              Reserved




Table 4-613: non_hash_mem_region_cfg2_reg0-63 attributes
Bits     Name                             Description                                                                       Type Reset
[63:52] Reserved                          Reserved                                                                          RO      -
[51:16] nonhash_region#{index}_end_addr Bits [51:16] of end address of the range, LSB bit is deﬁned by the parameter        RW      36'h0
                                        POR_RNSAM_NONHASH_RCOMP_LSB_PARAM
[15:0]   Reserved                         Reserved                                                                          RO      -



           4.3.16.8 non_hash_tgt_nodeid0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures non-hashed
           target node IDs #{4*index} to #{4*index + 3}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-15) : 16'hD80 + #{8 * index}
                index(16-47) : 16'h2800 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-598: non_hash_tgt_nodeid0-15

                         63                                            47 46                               36 35 34   32

                                           Reserved                            nodeid_#{4*index + 3}

                                                                                                 Reserved             nodeid_#{4*
                                                                                                                      index + 2}
                         31                 24 23 22                             12 11 10                             0

                                                       nodeid_#{4*index + 1}                nodeid_#{4*index}

                nodeid_#{4*index                  Reserved                            Reserved
                            + 2}




Table 4-614: non_hash_tgt_nodeid0-15 attributes
Bits      Name                           Description                                                Type    Reset
[63:47]   Reserved                       Reserved                                                   RO      -
[46:36]   nodeid_#{4*index + 3}          Non-hashed target node ID #{4*index + 3}                   RW      11'b00000000000
[35]      Reserved                       Reserved                                                   RO      -
[34:24]   nodeid_#{4*index + 2}          Non-hashed target node ID #{4*index + 2}                   RW      11'b00000000000
[23]      Reserved                       Reserved                                                   RO      -
[22:12]   nodeid_#{4*index + 1}          Non-hashed target node ID #{4*index + 1}                   RW      11'b00000000000
[11]      Reserved                       Reserved                                                   RO      -
[10:0]    nodeid_#{4*index}              Non-hashed target node ID #{4*index}                       RW      11'b00000000000



          4.3.16.9 cml_port_aggr_mode_ctrl_reg
          Conﬁgures the CCIX port aggregation modes for all non-hashed memory regions.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h11A0
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.




          Figure 4-599: cml_port_aggr_mode_ctrl_reg

                       63         60 59              55 54 53         49 48 47            43 42 41           37 36 35        32

                        Reserved

                     region9_pag_grpid                                                                             region5_pag_
                                region9_pag_en                                                                     grpid
                                    region8_pag_grpid                                                       region6_pag_en
                                               region8_pag_en                                        region6_pag_grpid
                                                                                             region7_pag_en
                                                                                      region7_pag_grpid
                       31 30 29              25 24 23           19 18 17            13 12 11         7   6   5           1   0




            region5_p                                                                                                 region0_p
             ag_grpid                                                                                                 ag_en
             region5_pag                                                                                       region0_pag_grp
                     _en                                                                                       id
              region4_pag_grpid                                                                        region1_pag_en
                         region4_pag_en                                                         region1_pag_grpid
                             region3_pag_grpid                                          region2_pag_en
                                        region3_pag_en                           region2_pag_grpid



Table 4-615: cml_port_aggr_mode_ctrl_reg attributes
Bits      Name                            Description                                                                             Type   Reset
[63:60]   Reserved                        Reserved                                                                                RO     -
[59:55]   region9_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[54]      region9_pag_en                  Enables the CPA mode for non-hashed memory region 9                                     RW     1'b0
[53:49]   region8_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[48]      region8_pag_en                  Enables the CPA mode for non-hashed memory region 8                                     RW     1'b0
[47:43]   region7_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[42]      region7_pag_en                  Enables the CPA mode for non-hashed memory region 7                                     RW     1'b0
[41:37]   region6_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[36]      region6_pag_en                  Enables the CPA mode for non-hashed memory region 6                                     RW     1'b0
[35:31]   region5_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[30]      region5_pag_en                  Enables the CPA mode for non-hashed memory region 5                                     RW     1'b0
[29:25]   region4_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[24]      region4_pag_en                  Enables the CPA mode for non-hashed memory region 4                                     RW     1'b0
[23:19]   region3_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[18]      region3_pag_en                  Enables the CPA mode for non-hashed memory region 3                                     RW     1'b0
[17:13]   region2_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[12]      region2_pag_en                  Enables the CPA mode for non-hashed memory region 2                                     RW     1'b0
[11:7]    region1_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[6]       region1_pag_en                  Enables the CPA mode for non-hashed memory region 1                                     RW     1'b0
[5:1]     region0_pag_grpid               Speciﬁes CCIX port aggregation group ID                                                 RW     5'h0
[0]       region0_pag_en                  Enables the CPA mode for non-hashed memory region 0                                     RW     1'b0




4.3.16.10        cml_port_aggr_mode_ctrl_reg1-6
There are 6 iterations of this register. The index ranges from 1 to 6. Conﬁgures the CCIX port
aggregation modes for all non-hashed memory regions.

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     index(0-3) : 16'h11A0 + #{8 * index}
     index(4-6) : 16'h2A00 + #{8 * index}
Type
       RW
Reset value
     See individual bit resets
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.




           Figure 4-600: cml_port_aggr_mode_ctrl_reg1-6

                        63         60 59         55 54 53         49 48 47            43 42 41           37 36 35        32

                        Reserved

                    region#{index*10 +                                                                         region#{inde
                          9}_pag_grpid                                                                         x*10 +
                 region#{index*10 + 9}_pag_en                                                                  5}_pag_grpid
                      region#{index*10 + 8}_pag_grpid                                                   region#{index*10
                                 region#{index*10 + 8}_pag_en                                           + 6}_pag_en
                                                                                                 region#{index*10 +
                                                                                                 6}_pag_grpid
                                                                                         region#{index*10 + 7}_pag_en
                                                                                  region#{index*10 + 7}_pag_grpid
                        31 30 29           25 24 23         19 18 17            13 12 11         7   6   5           1   0




             region#{i                                                                                            region#{i
             ndex*10 +                                                                                            ndex*10}_
             5}_pag_gr                                                                                            pag_en
                    pid                                                                                    region#{index*1
              region#{ind                                                                                  0}_pag_grpid
                  ex*10 +                                                                          region#{index*10 +
                5}_pag_en                                                                          1}_pag_en
                region#{index*10                                                            region#{index*10 +
                   + 4}_pag_grpid                                                           1}_pag_grpid
                      region#{index*10 +                                            region#{index*10 + 2}_pag_en
                                4}_pag_en                                    region#{index*10 + 2}_pag_grpid
                              region#{index*10 +
                                     3}_pag_grpid
                           region#{index*10 + 3}_pag_en



Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes
Bits     Name                                 Description                                                                     Type Reset
[63:60] Reserved                              Reserved                                                                        RO   -
[59:55] region#{index*10 + 9}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[54]     region#{index*10 + 9}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 9}               RW   1'b0
[53:49] region#{index*10 + 8}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[48]     region#{index*10 + 8}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 8}               RW   1'b0
[47:43] region#{index*10 + 7}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[42]     region#{index*10 + 7}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 7}               RW   1'b0
[41:37] region#{index*10 + 6}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[36]     region#{index*10 + 6}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 6}               RW   1'b0
[35:31] region#{index*10 + 5}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[30]     region#{index*10 + 5}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 5}               RW   1'b0
[29:25] region#{index*10 + 4}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[24]     region#{index*10 + 4}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 4}               RW   1'b0
[23:19] region#{index*10 + 3}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[18]     region#{index*10 + 3}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 3}               RW   1'b0
[17:13] region#{index*10 + 2}_pag_grpid       Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[12]     region#{index*10 + 2}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 2}               RW   1'b0
[11:7]   region#{index*10 + 1}_pag_grpid      Speciﬁes CCIX port aggregation group ID                                         RW   5'h0
[6]      region#{index*10 + 1}_pag_en         Enables the CPA mode for non-hashed memory region #{index*10 + 1}               RW   1'b0

Bits    Name                                 Description                                                                        Type Reset
[5:1]   region#{index*10}_pag_grpid          Speciﬁes CCIX port aggregation group ID                                            RW   5'h0
[0]     region#{index*10}_pag_en             Enables the CPA mode for non-hashed memory region #{index*10}                      RW   1'b0



          4.3.16.11             sys_cache_grp_region0-3
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures hashed memory
          regions

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hE00 + #{8*index}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-601: sys_cache_grp_region0-3

                        63 62                56 55         52 51                                                           32

                                                 Reserved                    region#{index}_base_addr

             Reserved                  region#{index}_size
                        31                                           16 15                    8   7   6   5   4   2    1   0

                                 region#{index}_base_addr                      Reserved

                                                                        region#{index}_secure                            region#{i
                                                                                         Reserved                        ndex}_val
                                                                                                                         id
                                                                                                                       region#{ind
                                                                                                                       ex}_nonhash
                                                                                                                       _reg_en
                                                                                                                  region#{index}_
                                                                                                                  target_type


Table 4-617: sys_cache_grp_region0-3 attributes
Bits     Name                             Description                                       Type Reset
[63]     Reserved                         Reserved                                          RO    -
[62:56] region#{index}_size               Memory region #{index} size CONSTRAINT:           RW    7'b0000000
                                          Memory region must be a power of two, from
                                          minimum size supported to maximum memory
                                          size (2^address width).
[55:52] Reserved                          Reserved                                          RO    -
[51:16] region#{index}_base_addr          Bits [51:16] of base address of the range,        RW    36'b00000000000000000000000000
                                          LSB bit is deﬁned by the parameter
                                          POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:8]   Reserved                         Reserved                                          RO    -
[7:6]    region#{index}_secure            Indicates Secure type                             RW    2'b10

                                          2'b00      Trusted device.
                                          2'b01      Trusted device attached memory
                                                     range only
                                          2'b10      Untrusted device
                                          2'b11      Reserved
[5]      Reserved                         Reserved                                          RO    -
[4:2]    region#{index}_target_type       Indicates node type                               RW    3'b000
                                          3'b000
                                                   HN-F
                                          3'b001
                                                   HN-I
                                          3'b010
                                                   CXRA
                                          3'b011
                                                   HN-P
                                          3'b100
                                                   PCI-CXRA
                                          3'b101
                                                   HN-S
                                          Others
                                                   Reserved

                                          CONSTRAINT: Only applicable for RN-I
[1]      region#{index}_nonhash_reg_en Enables hashed region #{index} to select non-        RW    1'b0
                                       hashed node
[0]      region#{index}_valid             Memory region #{index} valid                      RW    1'b0
                                          1'b0
                                                   not valid
                                          1'b1
                                                   valid for memory region comparison




4.3.16.12            hashed_tgt_grp_cfg1_region4-31
There are 28 iterations of this register. The index ranges from 4 to 31. Conﬁgures hashed memory
regions

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     index(0-7) : 16'hE00 + #{8 * index}
     index(8-31) : 16'h3000 + #{8 * index}
Type
       RW
Reset value
     See individual bit resets
Secure group override
     por_rnsam_secure_register_groups_override.mem_range
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-602: hashed_tgt_grp_cfg1_region4-31

             63 62                56 55       52 51                                                             32

                                      Reserved                htg_region#{index}_base_addr

  Reserved                  htg_region#{index}_size
             31                                           16 15                    8   7   6   5   4   2    1   0

                     htg_region#{index}_base_addr                   Reserved

                                                        htg_region#{index}_secure                             htg_regio
                                                                             Reserved                         n#{index}
                                                                                                              _valid
                                                                                                            htg_region#
                                                                                                            {index}_non
                                                                                                            hash_reg_en
                                                                                                       htg_region#{ind
                                                                                                       ex}_target_type




Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes
Bits     Name                                  Description                                                               Type Reset
[63]     Reserved                              Reserved                                                                  RO    -
[62:56] htg_region#{index}_size                Memory region #{index} size CONSTRAINT: Memory region must be a           RW    7'b0000000
                                               power of two, from minimum size supported to maximum memory size
                                               (2^address width).
[55:52] Reserved                               Reserved                                                                  RO    -
[51:16] htg_region#{index}_base_addr           Bits [51:16] of base address of the range, LSB bit is deﬁned by the       RW    36'h0
                                               parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:8]   Reserved                              Reserved                                                                  RO    -
[7:6]    htg_region#{index}_secure             Indicates Secure type                                                     RW    2'b10

                                               2'b00       Trusted device.
                                               2'b01       Trusted device attached memory range only
                                               2'b10       Untrusted device
                                               2'b11       Reserved
[5]      Reserved                              Reserved                                                                  RO    -
[4:2]    htg_region#{index}_target_type        Indicates node type                                                       RW    3'b000
                                               3'b000
                                                        HN-F
                                               3'b001
                                                        HN-I
                                               3'b010
                                                        CXRA
                                               3'b011
                                                        HN-P
                                               3'b100
                                                        PCI-CXRA
                                               3'b101
                                                        HN-S
                                               Others
                                                        Reserved

                                               CONSTRAINT: Only applicable for RN-I
[1]      htg_region#{index}_nonhash_reg_en Enables hashed region #{index} to select non-hashed node                      RW    1'b0
[0]      htg_region#{index}_valid              Memory region #{index} valid                                              RW    1'b0
                                               1'b0
                                                        not valid
                                               1'b1
                                                        valid for memory region comparison




           4.3.16.13          hashed_tgt_grp_cfg2_region0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed memory
           regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h3100 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-603: hashed_tgt_grp_cfg2_region0-31

                         63                             52 51                                                       32

                                    Reserved                                region#{index}_end_addr

                         31                                         16 15                                           0

                                 region#{index}_end_addr                                  Reserved




Table 4-619: hashed_tgt_grp_cfg2_region0-31 attributes
Bits     Name                    Description                                                                               Type Reset
[63:52] Reserved                 Reserved                                                                                  RO    -
[51:16] region#{index}_end_addr Bits [51:16] of end address of the range, LSB bit is deﬁned by the parameter               RW    36'h0
                                POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:0]   Reserved                Reserved                                                                                  RO    -




          4.3.16.14               sys_cache_grp_secondary_reg0-3
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures secondary hashed
          memory regions

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-7) : 16'hE40 + #{8 * index}
               index(8-31) : 16'h3200 + #{8 * index}
          Type
                  RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-604: sys_cache_grp_secondary_reg0-3

                         63 62                  56 55       52 51                                                           32

                                                    Reserved              region#{index}_scndry_base_addr

              Reserved                    region#{index}_scndry_size
                         31                                             16 15                             5    4   2    1   0

                                 region#{index}_scndry_base_addr                      Reserved

                                                                       region#{index}_scndry_target_type                      region#{i
                                                                                                                              ndex}_scn
                                                                                                                              dry_valid
                                                                                                                            Reserved



Table 4-620: sys_cache_grp_secondary_reg0-3 attributes
Bits   Name                                   Description                                                                        Type Reset
[63]   Reserved                               Reserved                                                                           RO   -




Bits     Name                              Description                                                                  Type Reset
[62:56] region#{index}_scndry_size         Secondary memory region #{index} size CONSTRAINT: Memory region              RW    5'b00000
                                           must be a power of two, from minimum size supported to maximum
                                           memory size (2^address width).
[55:52] Reserved                           Reserved                                                                     RO    -
[51:16] region#{index}_scndry_base_addr    Bits [51:16] of base address of the range, LSB bit is deﬁned by the          RW    36'h0
                                           parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:5]   Reserved                          Reserved                                                                     RO    -
[4:2]    region#{index}_scndry_target_type Indicates node type                                                          RW    3'b000
                                           3'b000
                                                    HN-F
                                           3'b001
                                                    HN-I
                                           3'b010
                                                    CXRA
                                           3'b011
                                                    HN-P
                                           3'b100
                                                    PCI-CXRA
                                           3'b101
                                                    HN-S
                                           Others
                                                    Reserved

                                           CONSTRAINT: Only applicable for RN-I
[1]      Reserved                          Reserved                                                                     RO    -
[0]      region#{index}_scndry_valid       Secondary memory region #{index} valid                                       RW    1'b0
                                           1'b0
                                                    not valid
                                           1'b1
                                                    valid for memory region comparison



            4.3.16.15          hashed_target_grp_secondary_cfg1_reg4-31
            There are 28 iterations of this register. The index ranges from 4 to 31. Conﬁgures secondary
            hashed memory regions

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64


           Address oﬀset
                index(0-7) : 16'hE40 + #{8 * index}
                index(8-31) : 16'h3200 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-605: hashed_target_grp_secondary_cfg1_reg4-31

                           63 62                56 55         52 51                                                          32

                                                    Reserved              htg_scndry_region#{index}_base_addr

                Reserved                  htg_scndry_region#{index}_size
                           31                                              16 15                          5    4    2    1   0

                                                                                       Reserved

                 htg_scndry_region#{index}                                                                                     htg_scndr
                                _base_addr                                                                                     y_region#
                                                                      htg_scndry_region#{index}_target_type                    {index}_v
                                                                                                                               alid
                                                                                                                             Reserved



Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes
Bits     Name                                      Description                                                                    Type Reset
[63]     Reserved                                  Reserved                                                                       RO   -
[62:56] htg_scndry_region#{index}_size             Secondary memory region #{index} size CONSTRAINT: Memory region                RW   5'b00000
                                                   must be a power of two, from minimum size supported to maximum
                                                   memory size (2^address width).
[55:52] Reserved                                   Reserved                                                                       RO   -
[51:16] htg_scndry_region#{index}_base_addr        Bits [51:16] of base address of the range, LSB bit is deﬁned by the            RW   36'h0
                                                   parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:5]   Reserved                                  Reserved                                                                       RO   -




Bits    Name                                   Description                                                             Type Reset
[4:2]   htg_scndry_region#{index}_target_type Indicates node type                                                      RW    3'b000
                                               3'b000
                                                        HN-F
                                               3'b001
                                                        HN-I
                                               3'b010
                                                        CXRA
                                               3'b011
                                                        HN-P
                                               3'b100
                                                        PCI-CXRA
                                               3'b101
                                                        HN-S
                                               Others
                                                        Reserved

                                               CONSTRAINT: Only applicable for RN-I
[1]     Reserved                               Reserved                                                                RO    -
[0]     htg_scndry_region#{index}_valid        Secondary memory region #{index} valid                                  RW    1'b0
                                               1'b0
                                                        not valid
                                               1'b1
                                                        valid for memory region comparison



           4.3.16.16          hashed_target_grp_secondary_cfg2_reg0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed memory
           regions

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h3300 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets

           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-606: hashed_target_grp_secondary_cfg2_reg0-31

                         63                               52 51                                                        32

                                      Reserved                        htg_scndry_region#{index}_end_addr

                         31                                           16 15                                            0

                              htg_scndry_region#{index}_end_addr                            Reserved




Table 4-622: hashed_target_grp_secondary_cfg2_reg0-31 attributes
Bits     Name                                  Description                                  Type Reset
[63:52] Reserved                               Reserved                                     RO    -
[51:16] htg_scndry_region#{index}_end_addr Bits [51:16] of end address of the range,        RW    36'b00000000000000000000000000
                                           LSB bit is deﬁned by the parameter
                                           POR_RNSAM_HTG_RCOMP_LSB_PARAM
[15:0]   Reserved                              Reserved                                     RO    -



           4.3.16.17            hashed_target_grp_hash_cntl_reg0-31
           There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures HTG hash type

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h3400 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets



            Secure group override
                 por_rnsam_secure_register_groups_override.mem_range
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-607: hashed_target_grp_hash_cntl_reg0-31

                         63                                                                                                   32

                                                                      Reserved

                         31    29 28      25 24 23 22 21                 16 15 14 13             8   7   6   5   3   2    1   0




                 Reserved                                                                                             htg_regio
                htg_region#{index}                                                                                    n#{index}
                _hier_cluster_mask                                                                                    _axid_has
                htg_region#{index}_tgtid                                                                              h_en
                                    _sel                                                                            htg_region#
                                    Reserved                                                                        {index}_non
                    htg_region#{index}_hier_hash_nodes                                                              powerof2_ha
                                                                  Reserved                                          sh_en
                                                                                                                 htg_region#{i
                                                                                                                 ndex}_hierarc
                                                                                                                 hical_hash_en
                                                                                                            htg_region#{index
                                                                                                            }_hier_enable_add
                                                                                                            ress_striping
                                                                                                      Reserved
                                                                                            htg_region#{index}_hier_hash_clu
                                                                                            sters



Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes
Bits     Name                                              Description                                                             Type Reset
[63:29] Reserved                                           Reserved                                                                RO   -
[28:25] htg_region#{index}_hier_cluster_mask               Hierarchical hashing: Enable cluster masking to achieve                 RW   4'b1111
                                                           diﬀerent interleave granularity across clusters.

                                                           4'b0000       64 byte interleave granularity across clusters
                                                           4'b0110       4096 byte interleave granularity across clusters
                                                           4'b1111       Cluster interleaving disabled
                                                           Others        Reserved
[24]     htg_region#{index}_tgtid_sel                      Select the TgtID's from HNF or HNP trgt tables                          RW   1'b0

                                                           1'b0       Default, selects from HNF table
                                                           1'b1       Selects from HNP table
[23:22] Reserved                                           Reserved                                                                RO   -
[21:16] htg_region#{index}_hier_hash_nodes                 Hierarchical hashing mode, deﬁne number of nodes in each                RW   6'h0
                                                           cluster
[15:14] Reserved                                           Reserved                                                                RO   -
[13:8]   htg_region#{index}_hier_hash_clusters             Hierarchical hashing mode, deﬁne number of clusters groups              RW   6'h0

Bits    Name                                            Description                                                      Type Reset
[7:6]   Reserved                                        Reserved                                                         RO     -
[5:3]   htg_region#{index}_hier_enable_address_striping Hierarchical hashing: conﬁgure number of address bits needs to RW       3'b0
                                                        shuttered (removed) at second hierarchy hash (LSB bit is based
                                                        on cluster mask).

                                                        3'b000        No address shuttering
                                                        3'b001        One addr bit shuttered (2 clusters)
                                                        3'b010        Two addr bit shuttered (4 clusters)
                                                        3'b011        Three addr bit shuttered (8 clusters)
                                                        3'b100        Four addr bit shuttered (16 clusters)
                                                        3'b101        Five addr bit shuttered (32 clusters)
                                                        Others        Reserved
[2]     htg_region#{index}_hierarchical_hash_en         Hierarchical Hashing mode enable conﬁgure bit                    RW     1'b0
[1]     htg_region#{index}_nonpowerof2_hash_en          Non power of two Hashing mode enable cconﬁgure bit               RW     1'b0
[0]     htg_region#{index}_axid_hash_en                 AXID based Hashing mode enable conﬁgure bit                      RW     1'b0



           4.3.16.18         sys_cache_group_hn_count
           Indicates number of HN-F/HN-P's in hashed target groups 0 to 7.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hEA0
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-608: sys_cache_group_hn_count

                      63                  56 55                   48 47                   40 39                      32

                           htg7_num_hn            htg6_num_hn             htg5_num_hn               htg4_num_hn

                      31                  24 23                   16 15                    8   7                     0

                           scg3_num_hnf           scg2_num_hnf            scg1_num_hnf             scg0_num_hnf




Table 4-624: sys_cache_group_hn_count attributes
Bits         Name                         Description                                                           Type       Reset
[63:56]      htg7_num_hn                  HN count for hashed target group 7                                    RW         8'h00
[55:48]      htg6_num_hn                  HN count for hashed target group 6                                    RW         8'h00
[47:40]      htg5_num_hn                  HN count for hashed target group 5                                    RW         8'h00
[39:32]      htg4_num_hn                  HN count for hashed target group 4                                    RW         8'h00
[31:24]      scg3_num_hnf                 HN count for hashed target group 3                                    RW         8'h00
[23:16]      scg2_num_hnf                 HN count for hashed target group 2                                    RW         8'h00
[15:8]       scg1_num_hnf                 HN count for hashed target group 1                                    RW         8'h00
[7:0]        scg0_num_hnf                 HN count for hashed target group 0                                    RW         8'h00



          4.3.16.19         hashed_target_group_hn_count_reg1-3
          There are 3 iterations of this register. The index ranges from 1 to 3. Indicates number of HN-F/HN-
          P's in hashed target groups #{index*8} to #{index*8 + 7}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-1) : 16'hEA0 + #{8 * index}
               index(2-3) : 16'h3700 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.



          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-609: hashed_target_group_hn_count_reg1-3

                      63                 56 55                     48 47                  40 39                    32




                 htg#{index*8 +                                                                      htg#{index*8 +
                      7}_num_hn                                                                      4}_num_hn
                           htg#{index*8 + 6}_num_hn                              htg#{index*8 + 5}_num_hn
                      31                 24 23                     16 15                  8   7                    0




                 htg#{index*8 +                                                                      htg#{index*8}_nu
                      3}_num_hn                                                                      m_hn
                           htg#{index*8 + 2}_num_hn                              htg#{index*8 + 1}_num_hn



Table 4-625: hashed_target_group_hn_count_reg1-3 attributes
Bits       Name                                      Description                                                  Type      Reset
[63:56]    htg#{index*8 + 7}_num_hn                  HN count for hashed target group 7                           RW        8'h00
[55:48]    htg#{index*8 + 6}_num_hn                  HN count for hashed target group 6                           RW        8'h00
[47:40]    htg#{index*8 + 5}_num_hn                  HN count for hashed target group 5                           RW        8'h00
[39:32]    htg#{index*8 + 4}_num_hn                  HN count for hashed target group 4                           RW        8'h00
[31:24]    htg#{index*8 + 3}_num_hn                  HN count for hashed target group 3                           RW        8'h00
[23:16]    htg#{index*8 + 2}_num_hn                  HN count for hashed target group 2                           RW        8'h00
[15:8]     htg#{index*8 + 1}_num_hn                  HN count for hashed target group 1                           RW        8'h00
[7:0]      htg#{index*8}_num_hn                      HN count for hashed target group 0                           RW        8'h00



          4.3.16.20        sys_cache_grp_nonhash_nodeid
          Conﬁgures non-hashed node IDs for hashed target groups 1 to 5. NOTE: Only applicable in the
          non-hashed mode.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hEC0
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-610: sys_cache_grp_nonhash_nodeid

                        63              59 58                          48 47 46                                36 35 34   32

                             Reserved              htg5_nodeid                           htg4_nodeid

                                                                              Reserved                 Reserved           scg3_nodeid
                        31                      24 23 22                           12 11 10                               0

                               scg3_nodeid                      scg2_nodeid                          scg1_nodeid

                                                     Reserved                             Reserved



Table 4-626: sys_cache_grp_nonhash_nodeid attributes
Bits      Name                  Description                                                             Type      Reset
[63:59]   Reserved              Reserved                                                                RO        -
[58:48]   htg5_nodeid           Non-hashed node ID for Hashed target group 5                            RW        11'b00000000000
[47]      Reserved              Reserved                                                                RO        -
[46:36]   htg4_nodeid           Non-hashed node ID for Hashed target group 4                            RW        11'b00000000000
[35]      Reserved              Reserved                                                                RO        -
[34:24]   scg3_nodeid           Non-hashed node ID for Hashed target group 3                            RW        11'b00000000000
[23]      Reserved              Reserved                                                                RO        -
[22:12]   scg2_nodeid           Non-hashed node ID for Hashed target group 2                            RW        11'b00000000000
[11]      Reserved              Reserved                                                                RO        -
[10:0]    scg1_nodeid           Non-hashed node ID for Hashed target group 1                            RW        11'b00000000000



          4.3.16.21             hashed_target_grp_nonhash_nodeid_reg1-6
          There are 6 iterations of this register. The index ranges from 1 to 6. Conﬁgures non-hashed node
          IDs for hashed target groups #{index*5 + 1} to #{index*5 + 5}. NOTE: Only applicable in the non-
          hashed mode.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-5) : 16'hEC0 + #{8 * index}
                    index(6-9) : 16'h3800 + #{8 * (index-6)}
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-611: hashed_target_grp_nonhash_nodeid_reg1-6

                         63              59 58                         48 47 46                               36 35 34   32

                              Reserved

                          htg#{index*5 + 5}_nodeid                                                                 htg#{index*
                                                                Reserved                                           5 +
                                                                                                                   3}_nodeid
                                                                                                              Reserved
                                                                                               htg#{index*5 + 4}_nodeid
                         31                      24 23 22                          12 11 10                                  0




                    htg#{index*5 +                                                                            htg#{index*5 +
                         3}_nodeid                                                                            1}_nonhash_nodeid
                                          Reserved                                    Reserved
                                                                       htg#{index*5 + 2}_nodeid



Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes
Bits     Name                                    Description                                                      Type Reset
[63:59] Reserved                                 Reserved                                                         RO     -
[58:48] htg#{index*5 + 5}_nodeid                 Non-hashed node ID for Hashed target group #{index*5 + 5}        RW     11'b00000000000
[47]     Reserved                                Reserved                                                         RO     -
[46:36] htg#{index*5 + 4}_nodeid                 Non-hashed node ID for Hashed target group #{index*5 + 4}        RW     11'b00000000000
[35]     Reserved                                Reserved                                                         RO     -
[34:24] htg#{index*5 + 3}_nodeid                 Non-hashed node ID for Hashed target group #{index*5 + 3}        RW     11'b00000000000
[23]     Reserved                                Reserved                                                         RO     -
[22:12] htg#{index*5 + 2}_nodeid                 Non-hashed node ID for Hashed target group #{index*5 + 2}        RW     11'b00000000000
[11]     Reserved                                Reserved                                                         RO     -
[10:0]   htg#{index*5 + 1}_nonhash_nodeid        Non-hashed node ID for Hashed target group #{index*5 + 1}        RW     11'b00000000000




          4.3.16.22         sys_cache_grp_hn_nodeid_reg0-15
          There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures HNF node IDs
          for hashed target groups. Controls target HNF node IDs #{index*4} to #{index*4 + 3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-31) : 16'hF00 + #{8 * index}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-612: sys_cache_grp_hn_nodeid_reg0-15

                       63                                            47 46                               36 35 34   32

                                         Reserved                            nodeid_#{index*4 + 3}

                                                                                               Reserved             nodeid_#{in
                                                                                                                    dex*4 + 2}
                       31                 24 23 22                             12 11 10                             0

                                                     nodeid_#{index*4 + 1}                nodeid_#{index*4}

              nodeid_#{index*4                  Reserved                            Reserved
                          + 2}



Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes
Bits       Name                            Description                                          Type       Reset
[63:47]    Reserved                        Reserved                                             RO         -
[46:36]    nodeid_#{index*4 + 3}           HNF target node ID #{index*4 + 3}                    RW         11'b00000000000
[35]       Reserved                        Reserved                                             RO         -
[34:24]    nodeid_#{index*4 + 2}           HNF target node ID #{index*4 + 2}                    RW         11'b00000000000
[23]       Reserved                        Reserved                                             RO         -
[22:12]    nodeid_#{index*4 + 1}           HNF target node ID #{index*4 + 1}                    RW         11'b00000000000


Bits       Name                              Description                                          Type       Reset
[11]       Reserved                          Reserved                                             RO         -
[10:0]     nodeid_#{index*4}                 HNF target node ID #{index*4}                        RW         11'b00000000000



          4.3.16.23            hashed_target_grp_hnf_nodeid_reg16-31
          There are 16 iterations of this register. The index ranges from 16 to 31. Conﬁgures HNF node IDs
          for hashed target groups. Controls target HNF node IDs #{index*4} to #{index*4 + 3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-31) : 16'hF00 + #{8 * index}
               index(32-63) : 16'h3500 + #{8 * index}
          Type
                  RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-613: hashed_target_grp_hnf_nodeid_reg16-31

                       63                                              47 46                               36 35 34   32

                                           Reserved                            nodeid_#{index*4 + 3}

                                                                                                 Reserved             nodeid_#{in
                                                                                                                      dex*4 + 2}
                       31                   24 23 22                             12 11 10                             0

                                                       nodeid_#{index*4 + 1}                nodeid_#{index*4}

             nodeid_#{index*4                     Reserved                            Reserved
                         + 2}



Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes
Bits       Name                              Description                                          Type       Reset
[63:47]    Reserved                          Reserved                                             RO         -

Bits      Name                              Description                                          Type       Reset
[46:36]   nodeid_#{index*4 + 3}             HNF target node ID #{index*4 + 3}                    RW         11'b00000000000
[35]      Reserved                          Reserved                                             RO         -
[34:24]   nodeid_#{index*4 + 2}             HNF target node ID #{index*4 + 2}                    RW         11'b00000000000
[23]      Reserved                          Reserved                                             RO         -
[22:12]   nodeid_#{index*4 + 1}             HNF target node ID #{index*4 + 1}                    RW         11'b00000000000
[11]      Reserved                          Reserved                                             RO         -
[10:0]    nodeid_#{index*4}                 HNF target node ID #{index*4}                        RW         11'b00000000000



          4.3.16.24           hashed_target_grp_hnp_nodeid_reg0-15
          There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures HNP node IDs
          for hashed target groups. Controls target HNP node IDs #{index*4} to #{index*4 + 3}.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-31) : 16'h3600 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-614: hashed_target_grp_hnp_nodeid_reg0-15

                      63                                              47 46                               36 35 34   32

                                          Reserved                            nodeid_#{index*4 + 3}

                                                                                                Reserved             nodeid_#{in
                                                                                                                     dex*4 + 2}
                      31                   24 23 22                             12 11 10                             0

                                                      nodeid_#{index*4 + 1}                nodeid_#{index*4}

             nodeid_#{index*4                    Reserved                            Reserved
                         + 2}


Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes
Bits      Name                              Description                                          Type     Reset
[63:47]   Reserved                          Reserved                                             RO       -
[46:36]   nodeid_#{index*4 + 3}             HNP target node ID #{index*4 + 3}                    RW       11'b00000000000
[35]      Reserved                          Reserved                                             RO       -
[34:24]   nodeid_#{index*4 + 2}             HNP target node ID #{index*4 + 2}                    RW       11'b00000000000
[23]      Reserved                          Reserved                                             RO       -
[22:12]   nodeid_#{index*4 + 1}             HNP target node ID #{index*4 + 1}                    RW       11'b00000000000
[11]      Reserved                          Reserved                                             RO       -
[10:0]    nodeid_#{index*4}                 HNP target node ID #{index*4}                        RW       11'b00000000000



          4.3.16.25           sys_cache_grp_cal_mode_reg
          Conﬁgures the HN CAL mode support for all hashed target groups.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1120
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-615: sys_cache_grp_cal_mode_reg

                        63                              52 51 50 49 48 47                                  36 35 34 33 32

                                      Reserved                                      Reserved

                              scg3_hnf_cal_bit_override                                                                   scg2_hnf_
                                                   Reserved                                                               cal_mode_
                                            scg3_hnf_cal_type                                                             en
                                           scg3_hnf_cal_mode_en                                                         scg2_hnf_ca
                                                                                                                        l_type
                                                                                                                     Reserved
                                                                                                                   scg2_hnf_cal_bi
                                                                                                                   t_override
                        31                              20 19 18 17 16 15                                  4   3   2    1   0

                                      Reserved                                      Reserved

                              scg1_hnf_cal_bit_override                                                                   scg0_hnf_
                                                   Reserved                                                               cal_mode_
                                            scg1_hnf_cal_type                                                             en
                                           scg1_hnf_cal_mode_en                                                         scg0_hnf_ca
                                                                                                                        l_type
                                                                                                                     Reserved
                                                                                                                   scg0_hnf_cal_bi
                                                                                                                   t_override



Table 4-631: sys_cache_grp_cal_mode_reg attributes
Bits      Name                          Description                                                                             Type   Reset
[63:52]   Reserved                      Reserved                                                                                RO     -
[51]      scg3_hnf_cal_bit_override     Conﬁguration to choose LSB/MSB bit to override Device ID for HTG 3                      RW     1'b0

                                        1'b0       Hash MSB bit to override Device ID
                                        1'b1       Hash LSB bit to override Device ID
[50]      Reserved                      Reserved                                                                                RO     -
[49]      scg3_hnf_cal_type             Enables type of HN CAL for HTG 3                                                        RW     1'b0

                                        1'b0               CAL2 mode
                                        1'b1               CAL4 mode
[48]      scg3_hnf_cal_mode_en          Enables support for HN CAL for HTG 3                                                    RW     1'b0
[47:36]   Reserved                      Reserved                                                                                RO     -
[35]      scg2_hnf_cal_bit_override     Conﬁguration to choose LSB/MSB bit to override Device ID for HTG 2                      RW     1'b0

                                        1'b0       Hash MSB bit to override Device ID
                                        1'b1       Hash LSB bit to override Device ID
[34]      Reserved                      Reserved                                                                                RO     -
[33]      scg2_hnf_cal_type             Enables type of HN CAL for HTG 2                                                        RW     1'b0

                                        1'b0               CAL2 mode
                                        1'b1               CAL4 mode
[32]      scg2_hnf_cal_mode_en          Enables support for HN CAL for HTG 2                                                    RW     1'b0
[31:20]   Reserved                      Reserved                                                                                RO     -
[19]      scg1_hnf_cal_bit_override     Conﬁguration to choose LSB/MSB bit to override Device ID for HTG 1                      RW     1'b0

                                        1'b0       Hash MSB bit to override Device ID
                                        1'b1       Hash LSB bit to override Device ID

Bits     Name                         Description                                                                       Type   Reset
[18]     Reserved                     Reserved                                                                          RO     -
[17]     scg1_hnf_cal_type            Enables type of HN CAL for HTG 1                                                  RW     1'b0

                                      1'b0                CAL2 mode
                                      1'b1                CAL4 mode
[16]     scg1_hnf_cal_mode_en         Enables support for HN CAL for HTG 1                                              RW     1'b0
[15:4]   Reserved                     Reserved                                                                          RO     -
[3]      scg0_hnf_cal_bit_override    Conﬁguration to choose LSB/MSB bit to override Device ID for HTG 0                RW     1'b0

                                      1'b0       Hash MSB bit to override Device ID
                                      1'b1       Hash LSB bit to override Device ID
[2]      Reserved                     Reserved                                                                          RO     -
[1]      scg0_hnf_cal_type            Enables type of HN CAL for HTG 0                                                  RW     1'b0

                                      1'b0                CAL2 mode
                                      1'b1                CAL4 mode
[0]      scg0_hnf_cal_mode_en         Enables support for HN CAL for HTG 0                                              RW     1'b0



           4.3.16.26         hashed_target_grp_cal_mode_reg1-7
           There are 7 iterations of this register. The index ranges from 1 to 7. Conﬁgures the HN CAL mode
           support for all hashed target groups.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-3) : 16'h1120 + #{8 * index}
                index(4-7) : 16'h3780 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-616: hashed_target_grp_cal_mode_reg1-7

                       63                                   52 51 50 49 48 47                                36 35 34 33 32

                                      Reserved                                        Reserved

                                           htg#{index*4 +                                                                    htg#{inde
                                   3}_hn_cal_bit_override                                                                    x*4 + 2}_
                                                    Reserved                                                                 hn_cal_mo
                                 htg#{index*4 + 3}_hn_cal_type                                                               de_en
                                htg#{index*4 + 3}_hn_cal_mode_en                                                          htg#{index*
                                                                                                                          4 + 2}_hn_c
                                                                                                                          al_type
                                                                                                                       Reserved
                                                                                                                     htg#{index*4 +
                                                                                                                     2}_hn_cal_bit_o
                                                                                                                     verride
                       31                                   20 19 18 17 16 15                                4   3   2    1   0

                                      Reserved                                        Reserved

                                           htg#{index*4 +                                                                   htg#{inde
                                   1}_hn_cal_bit_override                                                                   x*4}_hn_c
                                                    Reserved                                                                al_mode_e
                                 htg#{index*4 + 1}_hn_cal_type                                                              n
                                htg#{index*4 + 1}_hn_cal_mode_en                                                          htg#{index*
                                                                                                                          4}_hn_cal_t
                                                                                                                          ype
                                                                                                                       Reserved
                                                                                                                     htg#{index*4}_h
                                                                                                                     n_cal_bit_overr
                                                                                                                     ide



Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes
Bits   Name                                   Description                                                                          Type Reset
[63:52] Reserved                              Reserved                                                                             RO    -
[51] htg#{index*4 + 3}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG                     RW    1'b0

                                              1'b0       Hash MSB bit to override Device ID
                                              1'b1       Hash LSB bit to override Device ID
[50]   Reserved                               Reserved                                                                             RO    -
[49]   htg#{index*4 + 3}_hn_cal_type          Enables type of HN CAL for HTG #{index*4 + 3}                                        RW    1'b0

                                              1'b0               CAL2 mode
                                              1'b1               CAL4 mode
[48]   htg#{index*4 + 3}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 3}                                          RW    1'b0
[47:36] Reserved                              Reserved                                                                             RO    -
[35] htg#{index*4 + 2}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG                     RW    1'b0

                                              1'b0       Hash MSB bit to override Device ID
                                              1'b1       Hash LSB bit to override Device ID
[34]   Reserved                               Reserved                                                                             RO    -


Bits     Name                                  Description                                                                    Type Reset
[33]     htg#{index*4 + 2}_hn_cal_type         Enables type of HN CAL for HTG #{index*4 + 2}                                  RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[32]     htg#{index*4 + 2}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 2}                                   RW    1'b0
[31:20] Reserved                               Reserved                                                                       RO    -
[19] htg#{index*4 + 1}_hn_cal_bit_override Conﬁguration to choose LSB/MSB bit to override Device ID for HTG               RW    1'b0

                                               1'b0       Hash MSB bit to override Device ID
                                               1'b1       Hash LSB bit to override Device ID
[18]     Reserved                              Reserved                                                                       RO    -
[17]     htg#{index*4 + 1}_hn_cal_type         Enables type of HN CAL for HTG #{index*4 + 1}                                  RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[16]     htg#{index*4 + 1}_hn_cal_mode_en Enables support for HN CAL for HTG #{index*4 + 1}                                   RW    1'b0
[15:4]   Reserved                              Reserved                                                                       RO    -
[3]      htg#{index*4}_hn_cal_bit_override     Conﬁguration to choose LSB/MSB bit to override Device ID for HTG               RW    1'b0
                                               #{index*4}

                                               1'b0       Hash MSB bit to override Device ID
                                               1'b1       Hash LSB bit to override Device ID
[2]      Reserved                              Reserved                                                                       RO    -
[1]      htg#{index*4}_hn_cal_type             Enables type of HN CAL for HTG #{index*4}                                      RW    1'b0

                                               1'b0              CAL2 mode
                                               1'b1              CAL4 mode
[0]      htg#{index*4}_hn_cal_mode_en          Enables support for HN CAL for HTG #{index*4}                                  RW    1'b0



            4.3.16.27             sys_cache_grp_hn_cpa_en_reg
            Conﬁgures CCIX port aggregation mode for hashed HNF node IDs

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h1180
            Type
                    RW

          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-617: sys_cache_grp_hn_cpa_en_reg

                       63                                                                                          32

                                                               hash_cpa_en

                       31                                                                                          0

                                                               hash_cpa_en




Table 4-633: sys_cache_grp_hn_cpa_en_reg attributes
Bits     Name               Description                                                  Type     Reset
[63:0]   hash_cpa_en        Enable CPA for each hashed HNF node ID                       RW       64'h0000000000000000



          4.3.16.28         hashed_target_grp_hnf_cpa_en_reg1-1
          There are 1 iterations of this register. The index ranges from 1 to 1. Conﬁgures CCIX port
          aggregation mode for hashed HNF node IDs

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-1) : 16'h1180 + #{8 * index}
               index(2-3) : 16'h3720 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-618: hashed_target_grp_hnf_cpa_en_reg1-1

                       63                                                                                          32

                                                        htg_hnf_cpa_en#{index}

                       31                                                                                          0

                                                        htg_hnf_cpa_en#{index}




Table 4-634: hashed_target_grp_hnf_cpa_en_reg1-1 attributes
Bits     Name                         Description                                            Type    Reset
[63:0]   htg_hnf_cpa_en#{index}       Enable CPA for each hashed HNF node ID                 RW      64'h0000000000000000



           4.3.16.29         hashed_target_grp_cpag_perhnf_reg0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures CPAG ID for
           each hashed HNF node IDs

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-15) : 16'h3900 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




          Figure 4-619: hashed_target_grp_cpag_perhnf_reg0-15

                      63    61 60         56 55    53 52          48 47    45 44          40 39      37 36          32




               Reserved                                                                                         htg_cpag_hnf#
             htg_cpag_hnf#{index*                                                                               {index*8 + 4}
                           8 + 7}                                                                Reserved
                                     Reserved                                          htg_cpag_hnf#{index*8 + 5}
                             htg_cpag_hnf#{index*8 + 6}                    Reserved
                      31    29 28         24 23    21 20          16 15    13 12           8   7     5   4          0




               Reserved                                                                                         htg_cpag_hnf#
             htg_cpag_hnf#{index*                                                                               {index*8 + 0}
                           8 + 3}                                                                Reserved
                                     Reserved                                          htg_cpag_hnf#{index*8 + 1}
                             htg_cpag_hnf#{index*8 + 2}                    Reserved



Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes
Bits       Name                                    Description                                                       Type     Reset
[63:61]    Reserved                                Reserved                                                          RO       -
[60:56]    htg_cpag_hnf#{index*8 + 7}              CPAG associated to the HNF#{index*8 + 7}                          RW       5'b0
[55:53]    Reserved                                Reserved                                                          RO       -
[52:48]    htg_cpag_hnf#{index*8 + 6}              CPAG associated to the HNF#{index*8 + 6}                          RW       5'b0
[47:45]    Reserved                                Reserved                                                          RO       -
[44:40]    htg_cpag_hnf#{index*8 + 5}              CPAG associated to the HNF#{index*8 + 5}                          RW       5'b0
[39:37]    Reserved                                Reserved                                                          RO       -
[36:32]    htg_cpag_hnf#{index*8 + 4}              CPAG associated to the HNF#{index*8 + 4}                          RW       5'b0
[31:29]    Reserved                                Reserved                                                          RO       -
[28:24]    htg_cpag_hnf#{index*8 + 3}              CPAG associated to the HNF#{index*8 + 3}                          RW       5'b0
[23:21]    Reserved                                Reserved                                                          RO       -
[20:16]    htg_cpag_hnf#{index*8 + 2}              CPAG associated to the HNF#{index*8 + 2}                          RW       5'b0
[15:13]    Reserved                                Reserved                                                          RO       -
[12:8]     htg_cpag_hnf#{index*8 + 1}              CPAG associated to the HNF#{index*8 + 1}                          RW       5'b0
[7:5]      Reserved                                Reserved                                                          RO       -
[4:0]      htg_cpag_hnf#{index*8 + 0}              CPAG associated to the HNF#{index*8 + 0}                          RW       5'b0



          4.3.16.30         sys_cache_grp_hn_cpa_grp_reg
          Conﬁgures CCIX port aggregation group ID for each System Cache Group

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1190
          Type
                   RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-620: sys_cache_grp_hn_cpa_grp_reg

                        63                       54 53 52          48 47                         38 37 36           32

                                Reserved                                        Reserved

                        enable_multi_cpa_grp_scg3                                                                cpa_grp_scg2
                                             cpa_grp_scg3                                                 enable_multi_cpa_grp
                                                                                                          _scg2
                        31                       22 21 20          16 15                          6   5   4         0

                                Reserved                                        Reserved

                        enable_multi_cpa_grp_scg1                                                                cpa_grp_scg0
                                             cpa_grp_scg1                                                 enable_multi_cpa_grp
                                                                                                          _scg0



Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes
Bits    Name                       Description                                                                            Type Reset
[63:54] Reserved                   Reserved                                                                               RO     -
[53]    enable_multi_cpa_grp_scg3 Enables multiple CPA groups to be conﬁgured to SCG3                                     RW     1'b0
                                   1'b0
                                           Default/Legacy mode: single CPA group ID is conﬁgured in cpa_grp_scg
                                   1'b1
                                           multi_cpag mode: multiple CPA group ID's are conﬁgured to SCG3.
[52:48] cpa_grp_scg3               Speciﬁes CCIX port aggregation group ID for Hashed Target Group 3                      RW     5'h0
[47:38] Reserved                   Reserved                                                                               RO     -
[37]    enable_multi_cpa_grp_scg2 Enables multiple CPA groups to be conﬁgured to SCG2                                     RW     1'b0

                                   1'b0     Default/Legacy mode: single CPA group ID is conﬁgured in cpa_grp_scg
                                   1'b1     multi_cpag mode: multiple CPA group ID's are conﬁgured to SCG2.
[36:32] cpa_grp_scg2               Speciﬁes CCIX port aggregation group ID for Hashed target Group 2                      RW     5'h0
[31:22] Reserved                   Reserved                                                                               RO     -




Bits     Name                      Description                                                                            Type Reset
[21]     enable_multi_cpa_grp_scg1 Enables multiple CPA groups to be conﬁgured to SCG1                                    RW    1'b0

                                   1'b0     Default/Legacy mode: single CPA group ID is conﬁgured in cpa_grp_scg
                                   1'b1     multi_cpag mode: multiple CPA group ID's are conﬁgured to SCG1.
[20:16] cpa_grp_scg1               Speciﬁes CCIX port aggregation group ID for Hashed target Group 1                      RW    5'h0
[15:6]   Reserved                  Reserved                                                                               RO    -
[5]      enable_multi_cpa_grp_scg0 Enables multiple CPA groups to be conﬁgured to SCG0                                    RW    1'b0

                                   1'b0     Default/Legacy mode: single CPA group ID is conﬁgured in cpa_grp_scg
                                   1'b1     multi_cpag mode: multiple CPA group ID's are conﬁgured to SCG0.
[4:0]    cpa_grp_scg0              Speciﬁes CCIX port aggregation group ID for hashed target Group 0                      RW    5'h0



           4.3.16.31         hashed_target_grp_cpa_grp_reg1-7
           There are 7 iterations of this register. The index ranges from 1 to 7. Conﬁgures CCIX port
           aggregation group ID for each System Cache Group

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-1) : 16'h1190 + #{8 * index}
                index(2-9) : 16'h3740 + #{8 * index}
           Type
                    RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-621: hashed_target_grp_cpa_grp_reg1-7

                         63                          54 53 52         48 47                        38 37 36          32

                                 Reserved                                         Reserved

                    enable_multi_cpa_grp_htg#{inde                                                                cpa_grp_htg#{
                                           x*4 + 3}                                                               index*4 + 2}
                                 cpa_grp_htg#{index*4 + 3}                                                 enable_multi_cpa_grp
                                                                                                           _htg#{index*4 + 2}
                         31                          22 21 20         16 15                        6   5   4         0

                                 Reserved                                         Reserved

                    enable_multi_cpa_grp_htg#{inde                                                                cpa_grp_htg#{
                                           x*4 + 1}                                                               index*4}
                                 cpa_grp_htg#{index*4 + 1}                                                 enable_multi_cpa_grp
                                                                                                           _htg#{index*4}



Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes
Bits     Name                                 Description                                                                  Type Reset
[63:54] Reserved                              Reserved                                                                     RO     -
[53]     enable_multi_cpa_grp_htg#{index*4    Enables multiple CPA groups to be conﬁgured to HTG                           RW     1'b0
         + 3}
                                              1'b0      Default/Legacy mode: single CPA group ID is conﬁgured in
                                                        cpa_grp_htg
                                              1'b1      multi_cpag mode: multiple CPA group ID's are conﬁgured to
                                                        HTG.
[52:48] cpa_grp_htg#{index*4 + 3}             Speciﬁes CCIX port aggregation group ID for Hashed Target Group #{index*4 RW        5'h0
                                              + 3}
[47:38] Reserved                              Reserved                                                                     RO     -
[37]     enable_multi_cpa_grp_htg#{index*4    Enables multiple CPA groups to be conﬁgured to HTG                           RW     1'b0
         + 2}
                                              1'b0      Default/Legacy mode: single CPA group ID is conﬁgured in
                                                        cpa_grp_htg
                                              1'b1      multi_cpag mode: multiple CPA group ID's are conﬁgured to
                                                        HTG.
[36:32] cpa_grp_htg#{index*4 + 2}             Speciﬁes CCIX port aggregation group ID for Hashed target Group #{index*4 RW        5'h0
                                              + 2}
[31:22] Reserved                              Reserved                                                                     RO     -
[21]     enable_multi_cpa_grp_htg#{index*4    Enables multiple CPA groups to be conﬁgured to HTG                           RW     1'b0
         + 1}
                                              1'b0      Default/Legacy mode: single CPA group ID is conﬁgured in
                                                        cpa_grp_htg
                                              1'b1      multi_cpag mode: multiple CPA group ID's are conﬁgured to
                                                        HTG.
[20:16] cpa_grp_htg#{index*4 + 1}             Speciﬁes CCIX port aggregation group ID for Hashed target Group #{index*4 RW        5'h0
                                              + 1}
[15:6]   Reserved                             Reserved                                                                     RO     -
[5]      enable_multi_cpa_grp_htg#{index*4}   Enables multiple CPA groups to be conﬁgured to HTG                           RW     1'b0

                                              1'b0      Default/Legacy mode: single CPA group ID is conﬁgured in
                                                        cpa_grp_htg
                                              1'b1      multi_cpag mode: multiple CPA group ID's are conﬁgured to
                                                        HTG.

Bits     Name                                  Description                                                                   Type Reset
[4:0]    cpa_grp_htg#{index*4}                 Speciﬁes CCIX port aggregation group ID for hashed target Group #{index*4} RW       5'h0



            4.3.16.32            hashed_target_grp_hnf_lcn_bound_cfg_reg0-1
            There are 2 iterations of this register. The index ranges from 0 to 1. Conﬁgures cache lines routed
            to the HNF as LCN bound or Home bound 1'b0: cache lines routed to Home bound 1'b1: cache
            lines routed to LCN bound

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-3) : 16'h37C0 + #{8 * index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-622: hashed_target_grp_hnf_lcn_bound_cfg_reg0-1

                        63                                                                                            32

                                                             lcn_bound_en#{index}

                        31                                                                                            0

                                                             lcn_bound_en#{index}




Table 4-638: hashed_target_grp_hnf_lcn_bound_cfg_reg0-1 attributes
Bits      Name                           Description                                          Type     Reset
[63:0]    lcn_bound_en#{index}           Marks the Hashed HNF index as a LCN                  RW       64'h0000000000000000




            4.3.16.33          hashed_target_grp_hnf_target_type_override_cfg_reg0-1
            There are 2 iterations of this register. The index ranges from 0 to 1. Conﬁgures the target
            type for each targetID, RNI/D uses this information to enable tunneling vs streaming. When
            POR_RNSAM_COMPACT_HN_TABLES_EN_PARAM == 1, this indication is derived from cpa_en
            1'b0: HNF target 1'b1: CCG target

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-1) : 16'h37E0 + #{8 * index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-623: hashed_target_grp_hnf_target_type_override_cfg_reg0-1

                         63                                                                                             32

                                                    hnf_target_type_override#{index}

                         31                                                                                             0

                                                    hnf_target_type_override#{index}




Table 4-639: hashed_target_grp_hnf_target_type_override_cfg_reg0-1 attributes
Bits     Name                                  Description                                          Type    Reset
[63:0]   hnf_target_type_override#{index}      Overrides the HNF target type with the CCG           RW      64'h0000000000000000




4.3.16.34         hashed_target_grp_compact_cpag_ctrl0-31
There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures the CPAG
control for HTG#{index} valid only when POR_RNSAM_COMPACT_HN_TABLES_EN_PARAM == 1

Conﬁgurations
This register is available in all conﬁgurations.

Attributes
Width
     64
Address oﬀset
     index(0-31) : 16'h3A00 + #{8 * index}
Type
       RW
Reset value
     See individual bit resets
Usage constraints
     Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
     conﬁguration access targeting the device.

Bit descriptions
The following image shows the higher register bit assignments.

Figure 4-624: hashed_target_grp_compact_cpag_ctrl0-31

            63 62 61         57 56 55 54 53          49 48 47 46 45          41 40 39 38 37             33 32




   Reserved                                                                                                htg#{inde
   htg#{index}_cpag7                                                                                       x}_cpa_en
        htg#{index}_cpa_en7                                                                                4
                       Reserved                                                                     htg#{index}_cpa
                       htg#{index}_cpag6                                                            g4
                            htg#{index}_cpa_en6                                      Reserved
                                                                                 htg#{index}_cpa_en5
                                                                          htg#{index}_cpag5
                                                               Reserved
            31 30 29         25 24 23 22 21          17 16 15 14 13           9   8   7   6   5         1   0




   Reserved                                                                                                htg#{inde
   htg#{index}_cpag3                                                                                       x}_cpa_en
        htg#{index}_cpa_en3                                                                                0
                       Reserved                                                                     htg#{index}_cpa
                       htg#{index}_cpag2                                                            g0
                            htg#{index}_cpa_en2                                      Reserved
                                                                                 htg#{index}_cpa_en1
                                                                          htg#{index}_cpag1
                                                               Reserved




Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes
Bits           Name                                        Description                                    Type         Reset
[63:62]        Reserved                                    Reserved                                       RO           -
[61:57]        htg#{index}_cpag7                           cpag id for index7                             RW           5'b0
[56]           htg#{index}_cpa_en7                         cpa enable for index7                          RW           1'b0
[55:54]        Reserved                                    Reserved                                       RO           -
[53:49]        htg#{index}_cpag6                           cpag id for index6                             RW           5'b0
[48]           htg#{index}_cpa_en6                         cpa enable for index6                          RW           1'b0
[47:46]        Reserved                                    Reserved                                       RO           -
[45:41]        htg#{index}_cpag5                           cpag id for index5                             RW           5'b0
[40]           htg#{index}_cpa_en5                         cpa enable for index5                          RW           1'b0
[39:38]        Reserved                                    Reserved                                       RO           -
[37:33]        htg#{index}_cpag4                           cpag id for index4                             RW           5'b0
[32]           htg#{index}_cpa_en4                         cpa enable for index4                          RW           1'b0
[31:30]        Reserved                                    Reserved                                       RO           -
[29:25]        htg#{index}_cpag3                           cpag id for index0                             RW           5'b0
[24]           htg#{index}_cpa_en3                         cpa enable for index3                          RW           1'b0
[23:22]        Reserved                                    Reserved                                       RO           -
[21:17]        htg#{index}_cpag2                           cpag id for index2                             RW           5'b0
[16]           htg#{index}_cpa_en2                         cpa enable for index2                          RW           1'b0
[15:14]        Reserved                                    Reserved                                       RO           -
[13:9]         htg#{index}_cpag1                           cpag id for index1                             RW           5'b0
[8]            htg#{index}_cpa_en1                         cpa enable for index1                          RW           1'b0
[7:6]          Reserved                                    Reserved                                       RO           -
[5:1]          htg#{index}_cpag0                           cpag id for index0                             RW           5'b0
[0]            htg#{index}_cpa_en0                         cpa enable for index0                          RW           1'b0



          4.3.16.35        hashed_target_grp_compact_hash_ctrl0-31
          There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures the HNF
          hash selecetion and CPAG hash selection control information for HTG#{index} valid only when
          POR_RNSAM_COMPACT_HN_TABLES_EN_PARAM == 1

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-31) : 16'h3B00 + #{8 * index}

           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-625: hashed_target_grp_compact_hash_ctrl0-31

                        63                 57 56    54 53 52    50 49 48   46 45                         37 36    34 33 32

                             Reserved                                                 Reserved

                htg#{index}_cpa_hash_index                                                                      htg#{inde
                                     2_sel                                                                      x}_hnf_ha
                                       Reserved                                                                 sh_index5
                     htg#{index}_cpa_hash_index1_sel                                                            _sel
                                                 Reserved                                                     Reserved
                                                                                                         htg#{index}_hnf
                                                                                                         _hash_index6_se
                                                                                                         l
                                                                           htg#{index}_cpa_hash_index0_sel
                        31 30 29 28     26 25 24    22 21 20    18 17 16   14 13 12   10   9   8   7                    0




             htg#{index                                                                                          htg#{index}_hnf_
             }_hnf_hash                                                                                          base_index
             _index5_se                                                                  Reserved
                      l                                                            htg#{index}_hnf_hash_index0_sel
                   Reserved                                                   Reserved
               htg#{index}_hnf_h                                         htg#{index}_hnf_hash_index1_sel
                  ash_index4_sel                                    Reserved
                             Reserved                          htg#{index}_hnf_hash_index2_sel
                htg#{index}_hnf_hash_index
                                     3_sel
                                       Reserved



Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes
Bits    Name                               Description                                                                         Type Reset
[63:57] Reserved                           Reserved                                                                            RO    -
[56:54] htg#{index}_cpa_hash_index2_sel conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.            RW    3'b0

                                           3'b000        pass through from the SMP hnf_hash_index2.
                                           3'b001        SMP hash index2 + 1.
                                           3'b010        SMP hash index2 + 2.
                                           3'b011        SMP hash index2 + 3.
                                           3'b100        SMP hash index2 + 4.
                                           3'b101        SMP hash index2 + 5
                                           3'b110        SMP hash index2 + 6
                                           3'b111        Hardcoded value (1'b0)
[53]    Reserved                           Reserved                                                                            RO    -


Bits    Name                             Description                                                                       Type Reset
[52:50] htg#{index}_cpa_hash_index1_sel conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.        RW    3'b0

                                         3'b000        pass through from the SMP hnf_hash_index1.
                                         3'b001        SMP hash index1 + 1.
                                         3'b010        SMP hash index1 + 2.
                                         3'b011        SMP hash index1 + 3.
                                         3'b100        SMP hash index1 + 4.
                                         3'b101        SMP hash index1 + 5
                                         3'b110        SMP hash index1 + 6
                                         3'b111        Hardcoded value (1'b0)
[49]    Reserved                         Reserved                                                                          RO    -
[48:46] htg#{index}_cpa_hash_index0_sel conﬁgures the CPAG hash selection bits from the total hnfs hash across SMP.        RW    3'b0

                                         3'b000        pass through from the SMP hnf_hash_index0.
                                         3'b001        SMP hash index0 + 1.
                                         3'b010        SMP hash index0 + 2.
                                         3'b011        SMP hash index0 + 3.
                                         3'b100        SMP hash index0 + 4.
                                         3'b101        SMP hash index0 + 5
                                         3'b110        SMP hash index0 + 6
                                         3'b111        Hardcoded value (1'b0)
[45:37] Reserved                         Reserved                                                                          RO    -
[36:34] htg#{index}_hnf_hash_index6_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index6.
                                         3'b001        SMP hash index6 + 1.
                                         3'b010        SMP hash index6 + 2.
                                         3'b011        SMP hash index6 + 3.
                                         3'b100        SMP hash index6 + 4.
                                         3'b101        SMP hash index6 + 5
                                         3'b110        SMP hash index6 + 6
                                         3'b111        Hardcoded value (1'b0)
[33]    Reserved                         Reserved                                                                          RO    -
[32:30] htg#{index}_hnf_hash_index5_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index5.
                                         3'b001        SMP hash index5 + 1.
                                         3'b010        SMP hash index5 + 2.
                                         3'b011        SMP hash index5 + 3.
                                         3'b100        SMP hash index5 + 4.
                                         3'b101        SMP hash index5 + 5
                                         3'b110        SMP hash index5 + 6
                                         3'b111        Hardcoded value (1'b0)
[29]    Reserved                         Reserved                                                                          RO    -




[28:26] htg#{index}_hnf_hash_index4_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index4.
                                         3'b001        SMP hash index4 + 1.
                                         3'b010        SMP hash index4 + 2.
                                         3'b011        SMP hash index4 + 3.
                                         3'b100        SMP hash index4 + 4.
                                         3'b101        SMP hash index4 + 5
                                         3'b110        SMP hash index4 + 6
                                         3'b111        Hardcoded value (1'b0)
[25]    Reserved                         Reserved                                                                          RO    -
[24:22] htg#{index}_hnf_hash_index3_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index3.
                                         3'b001        SMP hash index3 + 1.
                                         3'b010        SMP hash index3 + 2.
                                         3'b011        SMP hash index3 + 3.
                                         3'b100        SMP hash index3 + 4.
                                         3'b101        SMP hash index3 + 5
                                         3'b110        SMP hash index3 + 6
                                         3'b111        Hardcoded value (1'b0)
[21]    Reserved                         Reserved                                                                          RO    -
[20:18] htg#{index}_hnf_hash_index2_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index2.
                                         3'b001        SMP hash index2 + 1.
                                         3'b010        SMP hash index2 + 2.
                                         3'b011        SMP hash index2 + 3.
                                         3'b100        SMP hash index2 + 4.
                                         3'b101        SMP hash index2 + 5
                                         3'b110        SMP hash index2 + 6
                                         3'b111        Hardcoded value (1'b0)
[17]    Reserved                         Reserved                                                                          RO    -
[16:14] htg#{index}_hnf_hash_index1_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index1.
                                         3'b001        SMP hash index1 + 1.
                                         3'b010        SMP hash index1 + 2.
                                         3'b011        SMP hash index1 + 3.
                                         3'b100        SMP hash index1 + 4.
                                         3'b101        SMP hash index1 + 5
                                         3'b110        SMP hash index1 + 6
                                         3'b111        Hardcoded value (1'b0)
[13]    Reserved                         Reserved                                                                          RO    -




[12:10] htg#{index}_hnf_hash_index0_sel conﬁgures the local hnfs hash selection bits from the total hnfs hash across SMP. RW     3'b0

                                         3'b000        pass through from the SMP hnf_hash_index0.
                                         3'b001        SMP hash index0 + 1.
                                         3'b010        SMP hash index0 + 2.
                                         3'b011        SMP hash index0 + 3.
                                         3'b100        SMP hash index0 + 4.
                                         3'b101        SMP hash index0 + 5
                                         3'b110        SMP hash index0 + 6
                                         3'b111        Hardcoded value (1'b0)
[9:8]   Reserved                         Reserved                                                                          RO    -
[7:0]   htg#{index}_hnf_base_index       base index to the HNF target ID table                                             RW    8'b0



           4.3.16.36          rnsam_hash_addr_mask_reg
           Conﬁgures the address mask that is applied before hashing the address bits.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hE80
           Type
                   RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-626: rnsam_hash_addr_mask_reg

                        63                              52 51                                                         32

                                     Reserved                                      addr_mask

                        31                                                                         6   5              0

                                                        addr_mask                                          Reserved




Table 4-642: rnsam_hash_addr_mask_reg attributes
Bits        Name              Description                                                 Type        Reset
[63:52]     Reserved          Reserved                                                    RO          -
[51:6]      addr_mask         Address mask applied before hashing                         RW          46'h3FFFFFFFFFFF
[5:0]       Reserved          Reserved                                                    RO          -



          4.3.16.37          rnsam_hash_axi_id_mask_reg
          Conﬁgures the AXI_ID mask that is applied before hashing the address bits.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hE88
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-627: rnsam_hash_axi_id_mask_reg

                        63                                                                                    34 33 32

                                                             Reserved

                                                                                                                     axi_id_mas
                                                                                                                     k
                        31                                                                                          0

                                                              axi_id_mask




Table 4-643: rnsam_hash_axi_id_mask_reg attributes
Bits        Name                 Description                                                   Type       Reset
[63:34]     Reserved             Reserved                                                      RO         -
[33:0]      axi_id_mask          AXI_ID mask applied before hashing                            RW         34'h3FFFFFFFF

          4.3.16.38          rnsam_region_cmp_addr_mask_reg
          Conﬁgures the address mask that is applied before region compare.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'hE90
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-628: rnsam_region_cmp_addr_mask_reg

                      63                               52 51                                                         32

                                   Reserved                                       addr_mask

                      31                                           16 15                                             0

                                         addr_mask                                       Reserved




Table 4-644: rnsam_region_cmp_addr_mask_reg attributes
Bits      Name             Description                                                                    Type   Reset
[63:52]   Reserved         Reserved                                                                       RO     -
[51:16]   addr_mask        Address mask applied before memory region compare                              RW     36'hFFFFFFFFF
[15:0]    Reserved         Reserved                                                                       RO     -




            4.3.16.39           cml_port_aggr_grp0-31_add_mask
            There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures the CCIX port
            aggregation address mask for group #{index}.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-5) : 16'h11C0 + #{8 * index}
                 index(6-37) : 16'h2B00 + #{8 * index}
            Type
                     RW
            Reset value
                 See individual bit resets
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-629: cml_port_aggr_grp0-31_add_mask

                          63                              52 51                                                       32

                                        Reserved                                     addr_mask

                          31                                                                         6   5               0

                                                          addr_mask                                      cpag_reserved




Table 4-645: cml_port_aggr_grp0-31_add_mask attributes
Bits     Name             Description                                                                          Type Reset
[63:52] Reserved          Reserved                                                                             RO    -
[51:6]   addr_mask        Address/AXID mask to be applied before hashing CONSTRAINT: ADDR MASK is              RW    46'h3FFFFFFFFFFF
                          [51:6] CONSTRAINT: AXID MASK is [31:0] = [37:6]
[5:0]    cpag_reserved reserved bits                                                                           RW    6'h0




          4.3.16.40         cml_cpag_base_indx_grp0-3
          There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures the CPAG base
          indexes.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-7) : 16'h2B00 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-630: cml_cpag_base_indx_grp0-3

                      63 62 61            56 55 54 53             48 47 46 45             40 39 38 37               32




              Reserved                                                                                         cpag_base_indx
              cpag_base_indx#{in                                                                               #{index*8 + 4}
                       dex*8 + 7}                                                              Reserved
                                   Reserved                                          cpag_base_indx#{index*8 + 5}
                         cpag_base_indx#{index*8 + 6}                    Reserved
                      31 30 29            24 23 22 21             16 15 14 13              8   7   6   5            0




              Reserved                                                                                         cpag_base_indx
              cpag_base_indx#{in                                                                               #{index*8 + 0}
                       dex*8 + 3}                                                              Reserved
                                   Reserved                                          cpag_base_indx#{index*8 + 1}
                         cpag_base_indx#{index*8 + 2}                    Reserved



Table 4-646: cml_cpag_base_indx_grp0-3 attributes
Bits      Name                                    Description                                                            Type   Reset
[63:62]   Reserved                                Reserved                                                               RO     -
[61:56]   cpag_base_indx#{index*8 + 7}            Conﬁgures the CPAG base index #{8*index + 7}                           RW     6'h3F
[55:54]   Reserved                                Reserved                                                               RO     -

Bits      Name                                    Description                                                       Type     Reset
[53:48]   cpag_base_indx#{index*8 + 6}            Conﬁgures the CPAG base index #{8*index + 6}                      RW       6'h3F
[47:46]   Reserved                                Reserved                                                          RO       -
[45:40]   cpag_base_indx#{index*8 + 5}            Conﬁgures the CPAG base index #{8*index + 5}                      RW       6'h3F
[39:38]   Reserved                                Reserved                                                          RO       -
[37:32]   cpag_base_indx#{index*8 + 4}            Conﬁgures the CPAG base index #{8*index + 4}                      RW       6'h3F
[31:30]   Reserved                                Reserved                                                          RO       -
[29:24]   cpag_base_indx#{index*8 + 3}            Conﬁgures the CPAG base index #{8*index + 3}                      RW       6'h3F
[23:22]   Reserved                                Reserved                                                          RO       -
[21:16]   cpag_base_indx#{index*8 + 2}            Conﬁgures the CPAG base index #{8*index + 2}                      RW       6'h3F
[15:14]   Reserved                                Reserved                                                          RO       -
[13:8]    cpag_base_indx#{index*8 + 1}            Conﬁgures the CPAG base index #{8*index + 1}                      RW       6'h3F
[7:6]     Reserved                                Reserved                                                          RO       -
[5:0]     cpag_base_indx#{index*8 + 0}            Conﬁgures the CPAG base index #{8*index + 0}                      RW       6'h3F



          4.3.16.41         cml_port_aggr_grp_reg0-12
          There are 13 iterations of this register. The index ranges from 0 to 12. Conﬁgures the CCIX port
          aggregation port Node IDs

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-2) : 16'h11F0 + #{8 * index}
               index(3-14) : 16'h2C00 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.



          Figure 4-631: cml_port_aggr_grp_reg0-12

                      63              59 58                            48 47 46                            36 35 34   32

                           Reserved           pag_tgtid#{index*5+4}               pag_tgtid#{index*5+3}

                                                                            Reserved                Reserved          pag_tgtid#{
                                                                                                                      index*5+2}
                      31                        24 23 22                            12 11 10                          0

                                                           pag_tgtid#{index*5+1}               pag_tgtid#{index*5}

             pag_tgtid#{index                        Reserved                            Reserved
                        *5+2}



Table 4-647: cml_port_aggr_grp_reg0-12 attributes
Bits       Name                                     Description                                                       Type     Reset
[63:59]    Reserved                                 Reserved                                                          RO       -
[58:48]    pag_tgtid#{index*5+4}                    Speciﬁes target ID #{index*5+4} for CPAG                          RW       11'b0
[47]       Reserved                                 Reserved                                                          RO       -
[46:36]    pag_tgtid#{index*5+3}                    Speciﬁes target ID #{index*5+3} for CPAG                          RW       11'b0
[35]       Reserved                                 Reserved                                                          RO       -
[34:24]    pag_tgtid#{index*5+2}                    Speciﬁes target ID #{index*5+2} for CPAG                          RW       11'b0
[23]       Reserved                                 Reserved                                                          RO       -
[22:12]    pag_tgtid#{index*5+1}                    Speciﬁes target ID #{index*5+1} for CPAG                          RW       11'b0
[11]       Reserved                                 Reserved                                                          RO       -
[10:0]     pag_tgtid#{index*5}                      Speciﬁes target ID #{index*5} for CPAG                            RW       11'b0



          4.3.16.42           cml_port_aggr_ctrl_reg
          Conﬁgures the CCIX port aggregation port IDs for group 2.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1208
          Type
                 RW
          Reset value
               See individual bit resets




           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-632: cml_port_aggr_ctrl_reg

                       63                            54 53 52 51 50    48 47               42 41 40 39 38       36 35           32

                                Reserved                                       Reserved                             Reserved

                                  cpag_port_type4                                                         num_cxg_pag3
                                 cpag_axid_hash_en4                                                  cpag_valid3
                                           cpag_valid4                                            cpag_axid_hash_en3
                                               num_cxg_pag4                                     cpag_port_type3
                       31 30 29 28 27 26     24 23               18 17 16 15 14    12 11               6    5   4   3   2       0

                                                     Reserved                              Reserved

              Reserved                                                                                                    num_cxg_pag
             cpag_port_typ                                                                                                0
                        e2                                                                                           cpag_valid0
             cpag_axid_hash_                                                                                      cpag_axid_hash_en
                          en2                                                                                     0
                    cpag_valid2                                                                                 cpag_port_type0
                        num_cxg_pag2                                            num_cxg_pag1
                                               cpag_port_type1             cpag_valid1
                                                                         cpag_axid_hash_en1



Table 4-648: cml_port_aggr_ctrl_reg attributes
Bits    Name                   Description                                                                                           Type Reset
[63:54] Reserved               Reserved                                                                                              RO    -
[53]    cpag_port_type4        Speciﬁes the port type                                                                                RW    1'b0

                               1'b0                  CXL port
                               1'b1                  CML SMP port
[52]    cpag_axid_hash_en4     Enable AXID based port aggregation, by default address based hashing is enabled                       RW    1'b0
[51]    cpag_valid4            Valid programming for CPAG4, Enabled by default (backward compatible)                                 RW    1'b1
[50:48] num_cxg_pag4           Speciﬁes the number of CXRAs in CPAG4                                                                 RW    3'b0

                               3'b000                  1 port
                               3'b001                  2 ports
                               3'b010                  4 ports
                               3'b011                  8 ports
                               3'b100                  16 ports
                               3'b101                  32 ports
                               3'b110                  3 ports (MOD-3 hash)
                               3'b111                  Reserved
[47:42] Reserved               Reserved                                                                                              RO    -
[41]    cpag_port_type3        Speciﬁes the port type                                                                                RW    1'b0

                               1'b0                  CXL port
                               1'b1                  CML SMP port


Bits     Name                  Description                                                                               Type Reset
[40]     cpag_axid_hash_en3    Enable AXID based port aggregation, by default address based hashing is enabled           RW     1'b0
[39]     cpag_valid3           Valid programming for CPAG + 3}, Enabled by default (backward compatible)                 RW     1'b1
[38:36] num_cxg_pag3           Speciﬁes the number of CXRAs in CPAG3                                                     RW     3'b0

                               3'b000               1 port
                               3'b001               2 ports
                               3'b010               4 ports
                               3'b011               8 ports
                               3'b100               16 ports
                               3'b101               32 ports
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[35:30] Reserved               Reserved                                                                                  RO     -
[29]     cpag_port_type2       Speciﬁes the port type                                                                    RW     1'b0

                               1'b0              CXL port
                               1'b1              CML SMP port
[28]     cpag_axid_hash_en2    Enable AXID based port aggregation, by default address based hashing is enabled           RW     1'b0
[27]     cpag_valid2           Valid programming for CPAG + 2}, Enabled by default (backward compatible)                 RW     1'b1
[26:24] num_cxg_pag2           Speciﬁes the number of CXRAs in CPAG2                                                     RW     3'b0

                               3'b000               1 port
                               3'b001               2 ports
                               3'b010               4 ports
                               3'b011               8 ports
                               3'b100               16 ports
                               3'b101               32 ports
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[23:18] Reserved               Reserved                                                                                  RO     -
[17]     cpag_port_type1       Speciﬁes the port type                                                                    RW     1'b0

                               1'b0              CXL port
                               1'b1              CML SMP port
[16]     cpag_axid_hash_en1    Enable AXID based port aggregation, by default address based hashing is enabled           RW     1'b0
[15]     cpag_valid1           Valid programming for CPAG + 1}, Enabled by default (backward compatible)                 RW     1'b1
[14:12] num_cxg_pag1           Speciﬁes the number of CXRAs in CPAG1                                                     RW     3'b0

                               3'b000               1 port
                               3'b001               2 ports
                               3'b010               4 ports
                               3'b011               8 ports
                               3'b100               16 ports
                               3'b101               32 ports
                               3'b110               3 ports (MOD-3 hash)
                               3'b111               Reserved
[11:6]   Reserved              Reserved                                                                                  RO     -




Bits    Name                  Description                                                                               Type Reset
[5]     cpag_port_type0       Speciﬁes the port type                                                                    RW     1'b0

                              1'b0              CXL port
                              1'b1              CML SMP port
[4]     cpag_axid_hash_en0    Enable AXID based port aggregation, by default address based hashing is enabled           RW     1'b0
[3]     cpag_valid0           Valid programming for CPAG, Enabled by default (backward compatible)                      RW     1'b1
[2:0]   num_cxg_pag0          Speciﬁes the number of CXRAs in CPAG0                                                     RW     3'b0

                              3'b000               1 port
                              3'b001               2 ports
                              3'b010               4 ports
                              3'b011               8 ports
                              3'b100               16 ports
                              3'b101               32 ports
                              3'b110               3 ports (MOD-3 hash)
                              3'b111               Reserved



          4.3.16.43          cml_port_aggr_ctrl_reg1-6
          There are 6 iterations of this register. The index ranges from 1 to 6. Conﬁgures the CCIX port
          aggregation port IDs for group 2.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-15) : 16'h1208 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-633: cml_port_aggr_ctrl_reg1-6

                       63                              54 53 52 51 50    48 47               42 41 40 39 38       36 35           32

                                   Reserved                                      Reserved                             Reserved

                      cpag_port_type#{index*5+4}                                                            num_cxg_pag#{index*5
                     cpag_axid_hash_en#{index*5+4}                                                          +3}
                               cpag_valid#{index*5+4}                                                  cpag_valid#{index*5+3}
                                   num_cxg_pag#{index*5+4}                                          cpag_axid_hash_en#{index*5
                                                                                                    +3}
                                                                                                  cpag_port_type#{index*5+3}
                       31 30 29 28 27 26       24 23               18 17 16 15 14    12 11               6    5   4   3   2       0

                                                       Reserved                              Reserved

                Reserved                                                                                        num_cxg_pag
               cpag_port_typ                                                                                    #{index*5}
               e#{index*5+2}                                                                               cpag_valid#{ind
               cpag_axid_hash_                                                                             ex*5}
                 en#{index*5+2}                                                                          cpag_axid_hash_en
                cpag_valid#{index                                                                        #{index*5}
                             *5+2}                                                                    cpag_port_type#{inde
                num_cxg_pag#{index*5+2                                                                x*5}
                                      }                                           num_cxg_pag#{index*5+1}
                                 cpag_port_type#{index*5+1}                  cpag_valid#{index*5+1}
                                                                           cpag_axid_hash_en#{index*5+1}



Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes
Bits    Name                               Description                                                                                  Type Reset
[63:54] Reserved                           Reserved                                                                                     RO   -
[53]    cpag_port_type#{index*5+4}         Speciﬁes the port type                                                                       RW   1'b0

                                           1'b0               CXL port
                                           1'b1               CML SMP port
[52]    cpag_axid_hash_en#{index*5+4} Enable AXID based port aggregation, by default address based hashing is enabled                   RW   1'b0
[51]    cpag_valid#{index*5+4}             Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward                      RW   1'b1
                                           compatible)
[50:48] num_cxg_pag#{index*5+4}            Speciﬁes the number of CXRAs in CPAG #{index*5 + 4}                                          RW   3'b0

                                           3'b000               1 port
                                           3'b001               2 ports
                                           3'b010               4 ports
                                           3'b011               8 ports
                                           3'b100               16 ports
                                           3'b101               32 ports
                                           3'b110               3 ports (MOD-3 hash)
                                           3'b111               Reserved
[47:42] Reserved                           Reserved                                                                                     RO   -
[41]    cpag_port_type#{index*5+3}         Speciﬁes the port type                                                                       RW   1'b0

                                           1'b0               CXL port
                                           1'b1               CML SMP port
[40]    cpag_axid_hash_en#{index*5+3} Enable AXID based port aggregation, by default address based hashing is enabled                   RW   1'b0
[39]    cpag_valid#{index*5+3}             Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward                      RW   1'b1
                                           compatible)



Bits     Name                              Description                                                                        Type Reset
[38:36] num_cxg_pag#{index*5+3}            Speciﬁes the number of CXRAs in CPAG #{index*5 + 3}                                RW    3'b0

                                           3'b000              1 port
                                           3'b001              2 ports
                                           3'b010              4 ports
                                           3'b011              8 ports
                                           3'b100              16 ports
                                           3'b101              32 ports
                                           3'b110              3 ports (MOD-3 hash)
                                           3'b111              Reserved
[35:30] Reserved                           Reserved                                                                           RO    -
[29]     cpag_port_type#{index*5+2}        Speciﬁes the port type                                                             RW    1'b0

                                           1'b0              CXL port
                                           1'b1              CML SMP port
[28]     cpag_axid_hash_en#{index*5+2} Enable AXID based port aggregation, by default address based hashing is enabled        RW    1'b0
[27]     cpag_valid#{index*5+2}            Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward            RW    1'b1
                                           compatible)
[26:24] num_cxg_pag#{index*5+2}            Speciﬁes the number of CXRAs in CPAG #{index*5 + 2}                                RW    3'b0

                                           3'b000              1 port
                                           3'b001              2 ports
                                           3'b010              4 ports
                                           3'b011              8 ports
                                           3'b100              16 ports
                                           3'b101              32 ports
                                           3'b110              3 ports (MOD-3 hash)
                                           3'b111              Reserved
[23:18] Reserved                           Reserved                                                                           RO    -
[17]     cpag_port_type#{index*5+1}        Speciﬁes the port type                                                             RW    1'b0

                                           1'b0              CXL port
                                           1'b1              CML SMP port
[16]     cpag_axid_hash_en#{index*5+1} Enable AXID based port aggregation, by default address based hashing is enabled        RW    1'b0
[15]     cpag_valid#{index*5+1}            Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward            RW    1'b1
                                           compatible)
[14:12] num_cxg_pag#{index*5+1}            Speciﬁes the number of CXRAs in CPAG #{index*5 + 1}                                RW    3'b0

                                           3'b000              1 port
                                           3'b001              2 ports
                                           3'b010              4 ports
                                           3'b011              8 ports
                                           3'b100              16 ports
                                           3'b101              32 ports
                                           3'b110              3 ports (MOD-3 hash)
                                           3'b111              Reserved
[11:6]   Reserved                          Reserved                                                                           RO    -
[5]      cpag_port_type#{index*5}          Speciﬁes the port type                                                             RW    1'b0

                                           1'b0              CXL port
                                           1'b1              CML SMP port

Bits    Name                            Description                                                                        Type Reset
[4]     cpag_axid_hash_en#{index*5}     Enable AXID based port aggregation, by default address based hashing is enabled    RW    1'b0
[3]     cpag_valid#{index*5}            Valid programming for CPAG #{index*5}, Enabled by default (backward                RW    1'b1
                                        compatible)
[2:0]   num_cxg_pag#{index*5}           Speciﬁes the number of CXRAs in CPAG #{index*5}                                    RW    3'b0

                                        3'b000              1 port
                                        3'b001              2 ports
                                        3'b010              4 ports
                                        3'b011              8 ports
                                        3'b100              16 ports
                                        3'b101              32 ports
                                        3'b110              3 ports (MOD-3 hash)
                                        3'b111              Reserved



           4.3.16.44           sys_cache_grp_sn_attr
           Conﬁgures attributes for SN node IDs for system cache groups.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hEB0
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




           Figure 4-634: sys_cache_grp_sn_attr

                        63                    55 54      52 51     49 48 47                      39 38    36 35    33 32

                               Reserved                                           Reserved

                          sn_mode_sys_cache_grp3                                                                      inv_top_a
                   sn_hash_addr_bits_sel_sys_cache_grp3                                                               ddress_bi
                          inv_top_address_bit_sys_cache_grp3                                                          t_sys_cac
                                                                                                                      he_grp2
                                                                                                                 sn_hash_addr_
                                                                                                                 bits_sel_sys_
                                                                                                                 cache_grp2
                                                                                                          sn_mode_sys_cache_gr
                                                                                                          p2
                        31                    23 22      20 19     17 16 15                      7   6    4   3    1   0

                               Reserved                                           Reserved

                          sn_mode_sys_cache_grp1                                                                      inv_top_a
                   sn_hash_addr_bits_sel_sys_cache_grp1                                                               ddress_bi
                          inv_top_address_bit_sys_cache_grp1                                                          t_sys_cac
                                                                                                                      he_grp0
                                                                                                                 sn_hash_addr_
                                                                                                                 bits_sel_sys_
                                                                                                                 cache_grp0
                                                                                                          sn_mode_sys_cache_gr
                                                                                                          p0



Table 4-650: sys_cache_grp_sn_attr attributes
Bits    Name                                  Description                                                                    Type Reset
[63:55] Reserved                              Reserved                                                                       RO    -
[54:52] sn_mode_sys_cache_grp3                SN selection mode                                                              RW    3'b0

                                              3'b000      1-SN mode (SN0)
                                              3'b001      3-SN mode (SN0, SN1, SN2)
                                              3'b010      6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                              3'b011      5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                              3'b100      2-SN mode (SN0, SN1) power of 2 hashing
                                              3'b101      4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                              3'b110      8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                              Others      Reserved
[51:49] sn_hash_addr_bits_sel_sys_cache_grp3 SN hash address select(Valid for 3SN, 5SN, 6SN)                                 RW    3'h0

                                              3'b000             [16:8] address bits (Default)
                                              3'b001             [17:9] address bits
                                              3'b010             [18:10] address bits
                                              3'b011             [19:11] address bits
                                              3'b100             [20:12] address bits
                                              3'b101             [21:13] address bits
                                              Others             Reserved
[48]    inv_top_address_bit_sys_cache_grp3    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if     RW    1'h0
                                              6-SN); only used when the address map does not have unique address bit
                                              combinations
[47:39] Reserved                              Reserved                                                                       RO    -




Bits     Name                                  Description                                                                  Type Reset
[38:36] sn_mode_sys_cache_grp2                 SN selection mode                                                            RW   3'b00

                                               3'b000     1-SN mode (SN0)
                                               3'b001     3-SN mode (SN0, SN1, SN2)
                                               3'b010     6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                               3'b011     5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                               3'b100     2-SN mode (SN0, SN1) power of 2 hashing
                                               3'b101     4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                               3'b110     8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                               Others     Reserved
[35:33] sn_hash_addr_bits_sel_sys_cache_grp2 SN hash address select(Valid for 3SN, 5SN, 6SN)                                RW   3'h0

                                               3'b000          [16:8] address bits (Default)
                                               3'b001          [17:9] address bits
                                               3'b010          [18:10] address bits
                                               3'b011          [19:11] address bits
                                               3'b100          [20:12] address bits
                                               3'b101          [21:13] address bits
                                               Others          Reserved
[32]     inv_top_address_bit_sys_cache_grp2    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                               6-SN); only used when the address map does not have unique address bit
                                               combinations
[31:23] Reserved                               Reserved                                                                     RO   -
[22:20] sn_mode_sys_cache_grp1                 SN selection mode                                                            RW   3'b0

                                               3'b000     1-SN mode (SN0)
                                               3'b001     3-SN mode (SN0, SN1, SN2)
                                               3'b010     6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                               3'b011     5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                               3'b100     2-SN mode (SN0, SN1) power of 2 hashing
                                               3'b101     4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                               3'b110     8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                               Others     Reserved
[19:17] sn_hash_addr_bits_sel_sys_cache_grp1 SN hash address select(Valid for 3SN, 5SN, 6SN)                                RW   3'h0

                                               3'b000          [16:8] address bits (Default)
                                               3'b001          [17:9] address bits
                                               3'b010          [18:10] address bits
                                               3'b011          [19:11] address bits
                                               3'b100          [20:12] address bits
                                               3'b101          [21:13] address bits
                                               Others          Reserved
[16]     inv_top_address_bit_sys_cache_grp1    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                               6-SN); only used when the address map does not have unique address bit
                                               combinations
[15:7]   Reserved                              Reserved                                                                     RO   -




Bits    Name                                  Description                                                                  Type Reset
[6:4]   sn_mode_sys_cache_grp0                SN selection mode                                                            RW   3'b0

                                              3'b000    1-SN mode (SN0)
                                              3'b001    3-SN mode (SN0, SN1, SN2)
                                              3'b010    6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                              3'b011    5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                              3'b100    2-SN mode (SN0, SN1) power of 2 hashing
                                              3'b101    4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                              3'b110    8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                        power of 2 hashing
                                              Others    Reserved
[3:1]   sn_hash_addr_bits_sel_sys_cache_grp0 SN hash address select(Valid for 3SN, 5SN, 6SN)                               RW   3'h0

                                              3'b000          [16:8] address bits (Default)
                                              3'b001          [17:9] address bits
                                              3'b010          [18:10] address bits
                                              3'b011          [19:11] address bits
                                              3'b100          [20:12] address bits
                                              3'b101          [21:13] address bits
                                              Others          Reserved
[0]     inv_top_address_bit_sys_cache_grp0    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                              6-SN); only used when the address map does not have unique address bit
                                              combinations



           4.3.16.45         sys_cache_grp_sn_attr1
           Conﬁgures attributes for SN node IDs for system cache groups.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hEB8
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.
           Figure 4-635: sys_cache_grp_sn_attr1

                        63                    55 54      52 51     49 48 47                      39 38    36 35    33 32

                               Reserved                                           Reserved

                          sn_mode_sys_cache_grp7                                                                      inv_top_a
                   sn_hash_addr_bits_sel_sys_cache_grp7                                                               ddress_bi
                          inv_top_address_bit_sys_cache_grp7                                                          t_sys_cac
                                                                                                                      he_grp6
                                                                                                                 sn_hash_addr_
                                                                                                                 bits_sel_sys_
                                                                                                                 cache_grp6
                                                                                                          sn_mode_sys_cache_gr
                                                                                                          p6
                        31                    23 22      20 19     17 16 15                      7   6    4   3    1   0

                               Reserved                                           Reserved

                          sn_mode_sys_cache_grp5                                                                      inv_top_a
                   sn_hash_addr_bits_sel_sys_cache_grp5                                                               ddress_bi
                          inv_top_address_bit_sys_cache_grp5                                                          t_sys_cac
                                                                                                                      he_grp4
                                                                                                                 sn_hash_addr_
                                                                                                                 bits_sel_sys_
                                                                                                                 cache_grp4
                                                                                                          sn_mode_sys_cache_gr
                                                                                                          p4



Table 4-651: sys_cache_grp_sn_attr1 attributes
Bits    Name                                  Description                                                                    Type Reset
[63:55] Reserved                              Reserved                                                                       RO    -
[54:52] sn_mode_sys_cache_grp7                SN selection mode                                                              RW    3'b0

                                              3'b000      1-SN mode (SN0)
                                              3'b001      3-SN mode (SN0, SN1, SN2)
                                              3'b010      6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                              3'b011      5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                              3'b100      2-SN mode (SN0, SN1) power of 2 hashing
                                              3'b101      4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                              3'b110      8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                              Others      Reserved
[51:49] sn_hash_addr_bits_sel_sys_cache_grp7 SN hash address select(Valid for 3SN, 5SN, 6SN)                                 RW    3'h0

                                              3'b000             [16:8] address bits (Default)
                                              3'b001             [17:9] address bits
                                              3'b010             [18:10] address bits
                                              3'b011             [19:11] address bits
                                              3'b100             [20:12] address bits
                                              3'b101             [21:13] address bits
                                              Others             Reserved
[48]    inv_top_address_bit_sys_cache_grp7    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if     RW    1'h0
                                              6-SN); only used when the address map does not have unique address bit
                                              combinations
[47:39] Reserved                              Reserved                                                                       RO    -




Bits     Name                                  Description                                                                  Type Reset
[38:36] sn_mode_sys_cache_grp6                 SN selection mode                                                            RW   3'b00

                                               3'b000     1-SN mode (SN0)
                                               3'b001     3-SN mode (SN0, SN1, SN2)
                                               3'b010     6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                               3'b011     5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                               3'b100     2-SN mode (SN0, SN1) power of 2 hashing
                                               3'b101     4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                               3'b110     8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                               Others     Reserved
[35:33] sn_hash_addr_bits_sel_sys_cache_grp6 SN hash address select(Valid for 3SN, 5SN, 6SN)                                RW   3'h0

                                               3'b000          [16:8] address bits (Default)
                                               3'b001          [17:9] address bits
                                               3'b010          [18:10] address bits
                                               3'b011          [19:11] address bits
                                               3'b100          [20:12] address bits
                                               3'b101          [21:13] address bits
                                               Others          Reserved
[32]     inv_top_address_bit_sys_cache_grp6    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                               6-SN); only used when the address map does not have unique address bit
                                               combinations
[31:23] Reserved                               Reserved                                                                     RO   -
[22:20] sn_mode_sys_cache_grp5                 SN selection mode                                                            RW   3'b0

                                               3'b000     1-SN mode (SN0)
                                               3'b001     3-SN mode (SN0, SN1, SN2)
                                               3'b010     6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                               3'b011     5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                               3'b100     2-SN mode (SN0, SN1) power of 2 hashing
                                               3'b101     4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                               3'b110     8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                          power of 2 hashing
                                               Others     Reserved
[19:17] sn_hash_addr_bits_sel_sys_cache_grp5 SN hash address select(Valid for 3SN, 5SN, 6SN)                                RW   3'h0

                                               3'b000          [16:8] address bits (Default)
                                               3'b001          [17:9] address bits
                                               3'b010          [18:10] address bits
                                               3'b011          [19:11] address bits
                                               3'b100          [20:12] address bits
                                               3'b101          [21:13] address bits
                                               Others          Reserved
[16]     inv_top_address_bit_sys_cache_grp5    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                               6-SN); only used when the address map does not have unique address bit
                                               combinations
[15:7]   Reserved                              Reserved                                                                     RO   -




Bits    Name                                  Description                                                                  Type Reset
[6:4]   sn_mode_sys_cache_grp4                SN selection mode                                                            RW   3'b0

                                              3'b000    1-SN mode (SN0)
                                              3'b001    3-SN mode (SN0, SN1, SN2)
                                              3'b010    6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5)
                                              3'b011    5-SN mode (SN0, SN1, SN2, SN3, SN4)
                                              3'b100    2-SN mode (SN0, SN1) power of 2 hashing
                                              3'b101    4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing
                                              3'b110    8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7)
                                                        power of 2 hashing
                                              Others    Reserved
[3:1]   sn_hash_addr_bits_sel_sys_cache_grp4 SN hash address select(Valid for 3SN, 5SN, 6SN)                               RW   3'h0

                                              3'b000          [16:8] address bits (Default)
                                              3'b001          [17:9] address bits
                                              3'b010          [18:10] address bits
                                              3'b011          [19:11] address bits
                                              3'b100          [20:12] address bits
                                              3'b101          [21:13] address bits
                                              Others          Reserved
[0]     inv_top_address_bit_sys_cache_grp4    Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if   RW   1'h0
                                              6-SN); only used when the address map does not have unique address bit
                                              combinations



           4.3.16.46         sys_cache_grp_sn_sam_cfg0-3
           There are 4 iterations of this register. The index ranges from 0 to 3. Conﬁgures top address bits
           for SN SAM system cache groups #{index*2} and #{index*2 + 1}. All top_address_bit ﬁelds must be
           between bits 47 and 28. top_address_bit2 > top_address_bit1 > top_address_bit0.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-7) : 16'h1140 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-636: sys_cache_grp_sn_sam_cfg0-3

                       63                                                 46 45             40 39 38 37              32

                                             Reserved

                                              scg#{index*2+1}_top_address_bit2                                  scg#{index*2+1
                                                                                                                }_top_address_
                                                                                                                bit1
                                                                                                    Reserved
                       31 30 29              24 23 22 21            16 15 14 13             8   7   6   5            0




               Reserved                                                                                         scg#{index*2}_
               scg#{index*2+1}_to                                                                               top_address_bi
                   p_address_bit0                                                                               t0
                                    Reserved                                                     Reserved
                        scg#{index*2}_top_address_bit2                                 scg#{index*2}_top_address_bit1
                                                                           Reserved



Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes
Bits      Name                                       Description                                                          Type   Reset
[63:46]   Reserved                                   Reserved                                                             RO     -
[45:40]   scg#{index*2+1}_top_address_bit2           Top address bit 2 for system cache group #{index*2+1}                RW     6'h00
[39:38]   Reserved                                   Reserved                                                             RO     -
[37:32]   scg#{index*2+1}_top_address_bit1           Top address bit 1 for system cache group #{index*2+1}                RW     6'h00
[31:30]   Reserved                                   Reserved                                                             RO     -
[29:24]   scg#{index*2+1}_top_address_bit0           Top address bit 0 for system cache group #{index*2+1}                RW     6'h00
[23:22]   Reserved                                   Reserved                                                             RO     -
[21:16]   scg#{index*2}_top_address_bit2             Top address bit 2 for system cache group #{index*2}                  RW     6'h00
[15:14]   Reserved                                   Reserved                                                             RO     -
[13:8]    scg#{index*2}_top_address_bit1             Top address bit 1 for system cache group #{index*2}                  RW     6'h00
[7:6]     Reserved                                   Reserved                                                             RO     -
[5:0]     scg#{index*2}_top_address_bit0             Top address bit 0 for system cache group #{index*2}                  RW     6'h00



           4.3.16.47         sam_qos_mem_region_reg0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures the QoS value
           for memory region #{index}

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64

            Address oﬀset
                 index(0-15) : 16'h1280 + #{8 * index}
            Type
                    RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rnsam_secure_register_groups_override.mem_range
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-637: sam_qos_mem_region_reg0-15

                         63 62                    56 55       52 51                                                               32

                                        size          Reserved                           base_addr

                              Reserved
                         31                                               16 15                    8   7         4   3   2    1   0

                                               base_addr                            Reserved               qos

                                                                                                      Reserved                      valid
                                                                                               sn_tgtid_override                  qos_overrid
                                                                                                                                  e



Table 4-653: sam_qos_mem_region_reg0-15 attributes
Bits     Name                 Description                                                                                              Type Reset
[63]     Reserved             Reserved                                                                                                 RO   -
[62:56] size                  Memory region size CONSTRAINT: Memory region must be a power of two, from minimum                        RW   5'b00000
                              size supported to maximum memory size (2^address width).
[55:52] Reserved              Reserved                                                                                                 RO   -
[51:16] base_addr             Bits [51:16] of base address of the range, LSB bit is deﬁned by the parameter                            RW   36'h0
                              POR_HNSAM_RCOMP_LSB_PARAM
[15:8]   Reserved             Reserved                                                                                                 RO   -
[7:4]    qos                  Indicates the QoS value to be used for this region                                                       RW   4'b0000
[3]      Reserved             Reserved                                                                                                 RO   -
[2]      sn_tgtid_override Override the SN targetId for address contained in the region of this register                               RW   1'b0
[1]      qos_override         QoS Memory region allow override                                                                         RW   1'b0

                              1'b0      Do not override the QoS value from the QoS regulator
                              1'b1      Override the QoS value with the programmed value in regionX_qos




Bits   Name                Description                                                                                      Type Reset
[0]    valid               QoS Memory region valid                                                                          RW   1'b0
                           1'b0
                                    not valid
                           1'b1
                                    valid for memory region comparison



          4.3.16.48           sam_qos_mem_region_cfg2_reg0-15
          There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures the QOS
          memory region #{index}

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               index(0-15) : 16'h1340 + #{8 * index}
          Type
                 RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-638: sam_qos_mem_region_cfg2_reg0-15

                      63                                   52 51                                                       32

                                       Reserved                                        end_addr

                      31                                               16 15                                           0

                                                end_addr                                     Reserved




Table 4-654: sam_qos_mem_region_cfg2_reg0-15 attributes
Bits     Name     Description                                                                                               Type Reset
[63:52] Reserved Reserved                                                                                                   RO    -
[51:16] end_addr Bits [51:16] of end address of the range, LSB bit is deﬁned by the parameter                               RW    36'h0
                 POR_HNSAM_RCOMP_LSB_PARAM
[15:0]   Reserved Reserved                                                                                                  RO    -



           4.3.16.49          sam_scg0-511/64_prefetch_nonhashed_
                              mem_region_cfg1_reg0-511%64
           There are 512 iterations of this register. The index ranges from 0 to 511. Conﬁgures the prefetch
           nonhash memory region #{index}

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-511) : 16'h4000 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-639: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64

                           63 62                56 55       52 51                                                               32

                                                    Reserved

                Reserved                                                              scg#{index/64}_prefetch_nonha
                                                                                      sh_reg#{index%64}_base_addr
                                          scg#{index/64}_prefetch_nonhash_reg#{index%64}_size
                           31                                           16 15                    8   7         4   3   2    1   0

                                                                                  Reserved

                 scg#{index/64}_prefetch_n                                                                                   scg#{inde
                 onhash_reg#{index%64}_bas                                                                                   x/64}_pre
                                    e_addr                                                                                   fetch_non
                               scg#{index/64}_prefetch_nonhash_reg#{index%64}_qos_value                                      hash_reg#
                                                                                                                             {index%64
                                                                                                                             }_region_
                                                                                                                             valid
                                                                                                                           scg#{index/
                                                                                                                           64}_prefetc
                                                                                                                           h_nonhash_r
                                                                                                                           eg#{index%6
                                                                                                                           4}_qos_over
                                                                                                                           ride_enable
                                                                                                                       Reserved



Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes
Bits     Name                                             Description                                                                Type Reset
[63]     Reserved                                         Reserved                                                                   RO   -
[62:56] scg#{index/64}_prefetch_nonhash_reg#{index Memory region size CONSTRAINT: Memory region must be                              RW   5'b00000
        %64}_size                                  a power of two, from minimum size supported to maximum
                                                   memory size (2^address width).
[55:52] Reserved                                          Reserved                                                                   RO   -
[51:16] scg#{index/64}_prefetch_nonhash_reg#{index Bits [51:16] of base address of the range, LSB bit is deﬁned by                   RW   36'h0
        %64}_base_addr                             the parameter POR_HNSAM_RCOMP_LSB_PARAM
[15:8]   Reserved                                         Reserved                                                                   RO   -
[7:4]    scg#{index/64}_prefetch_nonhash_reg#{index Indicates the QoS value to be used for this region                               RW   4'b0000
         %64}_qos_value
[3:2]    Reserved                                         Reserved                                                                   RO   -
[1]      scg#{index/64}_prefetch_nonhash_reg#{index Prefetch nonhash allow QOS override                                              RW   1'b0
         %64}_qos_override_enable
                                                    1'b0    Do not override the QoS value from the QoS
                                                            regulator
                                                    1'b1    Override the QoS value with the programmed value
                                                            in regionX_qos
[0]      scg#{index/64}_prefetch_nonhash_reg#{index Prefetch Nonhash region valid                                                    RW   1'b0
         %64}_region_valid
                                                    1'b0
                                                           not valid
                                                          1'b1
                                                                 valid for memory region comparison




           4.3.16.50          sam_scg0-511/64_prefetch_nonhashed_
                              mem_region_cfg2_reg0-511%64
           There are 512 iterations of this register. The index ranges from 0 to 511. Conﬁgures the Prefetch
           nonhash memory region #{index}

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-511) : 16'h5000 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-640: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64

                        63                              52 51                                                          32

                                    Reserved

                                                                                               scg#{index/64}_prefetch_nonha
                                                                                               sh_reg#{index%64}_end_addr
                        31                                          16 15              11 10                           0

                                                                            Reserved

                scg#{index/64}_prefetch_n                                                                  scg#{index/64}_prefe
                onhash_reg#{index%64}_end                                                                  tch_nonhash_reg#{ind
                                    _addr                                                                  ex%64}_tgtid



Table 4-656: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes
Bits    Name                                          Description                                                             Type Reset
[63:52] Reserved                                      Reserved                                                                RO    -
[51:16] scg#{index/64}_prefetch_nonhash_reg#{index Bits [51:16] of end address of the range, LSB bit is deﬁned by the         RW    36'h0
        %64}_end_addr                              parameter POR_HNSAM_RCOMP_LSB_PARAM

Bits     Name                                         Description                                                          Type Reset
[15:11] Reserved                                      Reserved                                                             RO    -
[10:0]   scg#{index/64}_prefetch_nonhash_reg#{index SN TgtID for the non-hashed region                                     RW    11'h0
         %64}_tgtid



            4.3.16.51         sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8
            There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures the prefetch
            hashed memory region #{index}

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-63) : 16'h6000 + #{8 * index}
            Type
                   RW
            Reset value
                 See individual bit resets
            Secure group override
                 por_rnsam_secure_register_groups_override.mem_range
            Usage constraints
                 Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                 conﬁguration access targeting the device.

            Bit descriptions
            The following image shows the higher register bit assignments.




            Figure 4-641: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8

                           63 62                56 55          52 51                                                      32

                                                    Reserved

                Reserved                                                              scg#{index/8}_prefetch_hashed
                                                                                      _reg#{index%8}_base_addr
                                          scg#{index/8}_prefetch_hashed_reg#{index%8}_size
                           31                                             16 15                                       1   0

                                                                                             Reserved

                 scg#{index/8}_prefetch_ha                                                                                     scg#{inde
                 shed_reg#{index%8}_base_a                                                                                     x/8}_pref
                                       ddr                                                                                     etch_hash
                                                                                                                               ed_reg#{i
                                                                                                                               ndex%8}_r
                                                                                                                               egion_val
                                                                                                                               id



Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes
Bits     Name                                           Description                                                            Type Reset
[63]     Reserved                                       Reserved                                                               RO   -
[62:56] scg#{index/8}_prefetch_hashed_reg#{index Memory region size CONSTRAINT: Memory region must be a                        RW   5'b00000
        %8}_size                                 power of two, from minimum size supported to maximum memory
                                                 size (2^address width).
[55:52] Reserved                                        Reserved                                                               RO   -
[51:16] scg#{index/8}_prefetch_hashed_reg#{index Bits [51:16] of base address of the range, LSB bit is deﬁned by the           RW   36'h0
        %8}_base_addr                            parameter POR_HNSAM_RCOMP_LSB_PARAM
[15:1]   Reserved                                       Reserved                                                               RO   -
[0]      scg#{index/8}_prefetch_hashed_reg#{index Prefetch Hashed region valid                                                 RW   1'b0
         %8}_region_valid
                                                  1'b0
                                                         not valid
                                                        1'b1
                                                                 valid for memory region comparison



            4.3.16.52              sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8
            There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures the Prefetch
            hashed memory region #{index}

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 index(0-63) : 16'h6200 + #{8 * index}

           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-642: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8

                         63                             52 51                                                         32

                                    Reserved

                                                                                          scg#{index/8}_prefetch_hashed
                                                                                          _reg#{index%8}_end_addr
                         31                                         16 15                                             0

                                                                                          Reserved

                                                scg#{index/8}_prefetch_hashed_reg#{index%8}_end_addr



Table 4-658: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes
Bits     Name                                      Description                                                             Type Reset
[63:52] Reserved                                   Reserved                                                                RO    -
[51:16] scg#{index/8}_prefetch_hashed_reg#{index Bits [51:16] of end address of the range, LSB bit is deﬁned by the        RW    36'h0
        %8}_end_addr                             parameter POR_HNSAM_RCOMP_LSB_PARAM
[15:0]   Reserved                                  Reserved                                                                RO    -



           4.3.16.53          sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8
           There are 64 iterations of this register. The index ranges from 0 to 63. Conﬁgures the Prefetch
           hashed memory region #{index}

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-63) : 16'h6400 + #{8 * index}
          Type
                   RW
          Reset value
               See individual bit resets
          Secure group override
               por_rnsam_secure_register_groups_override.mem_range
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-643: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8

                        63                                           47 46      44 43                                32

                                         Reserved                                               Reserved

                                                                                scg#{index/8}_prefetch_hashed_reg#{in
                                                                                dex%8}_sn_hash_addr_bits_sel
                        31     28 27   25 24 23 22 21             16 15 14 13               8   7   6   5            0

                        Reserved

              scg#{index/8}_prefet                                                                              scg#{index/8}_
              ch_hashed_reg#{index                                                                              prefetch_hashe
                       %8}_sn_mode                                                                              d_reg#{index%8
               scg#{index/8}_prefetch_h                                                                         }_top_address_
               ashed_reg#{index%8}_inv_                                                                         bit0
                        top_address_bit                                                           Reserved
                                   Reserved                                             scg#{index/8}_prefetch_hashed_re
                 scg#{index/8}_prefetch_hashed_reg#{i                                   g#{index%8}_top_address_bit1
                             ndex%8}_top_address_bit2                    Reserved



Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes
Bits   Name                                      Description                                                                Type Reset
[63:47] Reserved                                 Reserved                                                                   RO    -




Bits     Name                                       Description                                                             Type Reset
[46:44] scg#{index/8}_prefetch_hashed_reg#{index SN hash address select(Valid for 3SN, 5SN, 6SN)                            RW    3'h0
        %8}_sn_hash_addr_bits_sel
                                                 3'b000
                                                        [16:8] address bits (Default)
                                                    3'b001
                                                             [17:9] address bits
                                                    3'b010
                                                             [18:10] address bits
                                                    3'b011
                                                             [19:11] address bits
                                                    3'b100
                                                             [20:12] address bits
                                                    3'b101
                                                             [21:13] address bits
                                                    Others
                                                             Reserved
[43:28] Reserved                                    Reserved                                                                RO    -
[27:25] scg#{index/8}_prefetch_hashed_reg#{index SN selection mode 3'b000: Reserved 3'b001: 3-SN mode (SN0, SN1,            RW    3'b0
        %8}_sn_mode                              SN2) 3'b010: 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011: 5-
                                                 SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100: 2-SN mode (SN0, SN1)
                                                 power of 2 hashing 3'b101: 4-SN mode (SN0, SN1, SN2, SN3) power
                                                 of 2 hashing 3'b110: 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5,
                                                 SN6, SN7) power of 2 hashing 3'b111: Reserved
[24]     scg#{index/8}_prefetch_hashed_reg#{index Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2   RW    1'h0
         %8}_inv_top_address_bit                  if 6-SN); only used when the address map does not have unique
                                                  address bit combinations
[23:22] Reserved                                    Reserved                                                                RO    -
[21:16] scg#{index/8}_prefetch_hashed_reg#{index Top address bit 2                                                          RW    6'h00
        %8}_top_address_bit2
[15:14] Reserved                                    Reserved                                                                RO    -
[13:8]   scg#{index/8}_prefetch_hashed_reg#{index Top address bit 1                                                         RW    6'h00
         %8}_top_address_bit1
[7:6]    Reserved                                   Reserved                                                                RO    -
[5:0]    scg#{index/8}_prefetch_hashed_reg#{index Top address bit 0                                                         RW    6'h00
         %8}_top_address_bit0



            4.3.16.54          sys_cache_grp_sn_nodeid_reg0-31
            There are 32 iterations of this register. The index ranges from 0 to 31. Conﬁgures hashed node IDs
            for system cache groups. Controls target SN node IDs #{index*4} to #{index*4 + 3}.

            Conﬁgurations
            This register is available in all conﬁgurations.




           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h1000 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-644: sys_cache_grp_sn_nodeid_reg0-31

                       63                                                47 46                               36 35 34    32

                                             Reserved

                                                              sn_nodeid_#{index*4 + 3}                                   sn_nodeid_#
                                                                                                                         {index*4 +
                                                                                                                         2}
                                                                                                                    Reserved
                       31                     24 23 22                            12 11 10                               0

                                                                                             sn_nodeid_#{index*4}

              sn_nodeid_#{inde                                                       Reserved
                      x*4 + 2}                                        sn_nodeid_#{index*4 + 1}
                                       Reserved



Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes
Bits      Name                              Description                                                      Type    Reset
[63:47]   Reserved                          Reserved                                                         RO      -
[46:36]   sn_nodeid_#{index*4 + 3}          Default Hashed target SN node ID #{index*4 + 3}                  RW      11'b00000000000
[35]      Reserved                          Reserved                                                         RO      -
[34:24]   sn_nodeid_#{index*4 + 2}          Default Hashed target SN node ID #{index*4 + 2}                  RW      11'b00000000000
[23]      Reserved                          Reserved                                                         RO      -
[22:12]   sn_nodeid_#{index*4 + 1}          Default Hashed target SN node ID #{index*4 + 1}                  RW      11'b00000000000
[11]      Reserved                          Reserved                                                         RO      -
[10:0]    sn_nodeid_#{index*4}              Default Hashed target SN node ID #{index*4}                      RW      11'b00000000000




           4.3.16.55        sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32
           There are 64 iterations of this register. Conﬁgures node IDs for SCG's Default hashed Region
           memory. Controls target SN node IDs #{index*4} to #{index*4+3}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-63) : 16'h1400 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-645: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32

                       63                                             47 46                               36 35 34       32

                                          Reserved

                                                      sn_nodeid_#{index%32 *4 + 3}                                    sn_nodeid_#
                                                                                                                      {index%32
                                                                                                                      *4 + 2}
                                                                                                                 Reserved
                       31                  24 23 22                            12 11 10                                  0




              sn_nodeid_#{inde                                                                            sn_nodeid_#{index%32
                  x%32 *4 + 2}                                                                            *4}
                                    Reserved                                      Reserved
                                                                   sn_nodeid_#{index%32 *4 + 1}



Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes
Bits      Name                                 Description                                                Type       Reset
[63:47]   Reserved                             Reserved                                                   RO         -
[46:36]   sn_nodeid_#{index%32 *4 + 3}         Hashed target SN node ID #{index%32 * 4 +3}                RW         11'b00000000000
[35]      Reserved                             Reserved                                                   RO         -
[34:24]   sn_nodeid_#{index%32 *4 + 2}         Hashed target SN node ID #{index%32 * 4 +2}                RW         11'b00000000000


Bits      Name                                  Description                                               Type       Reset
[23]      Reserved                              Reserved                                                  RO         -
[22:12]   sn_nodeid_#{index%32 *4 + 1}          Hashed target SN node ID #{index%32 * 4 +1}               RW         11'b00000000000
[11]      Reserved                              Reserved                                                  RO         -
[10:0]    sn_nodeid_#{index%32 *4}              Hashed target SN node ID #{index%32 * 4}                  RW         11'b00000000000



           4.3.16.56        sys_cache_grp_hashed_regions_sn_nodeid_reg0-15
           There are 16 iterations of this register. The index ranges from 0 to 15. Conﬁgures SN node IDs for
           SCG's Hashed groups in the HNSAM . Controls target SN node IDs #{index*4} to #{index*4 + 3}.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-31) : 16'h6600 + #{8 * index}
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-646: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15

                       63                                              47 46                              36 35 34       32

                                          Reserved

                                                              sn_nodeid_#{index*4 + 3}                                sn_nodeid_#
                                                                                                                      {index*4 +
                                                                                                                      2}
                                                                                                                 Reserved
                       31                  24 23 22                            12 11 10                                  0

                                                                                           sn_nodeid_#{index*4}

              sn_nodeid_#{inde                                                     Reserved
                      x*4 + 2}                                      sn_nodeid_#{index*4 + 1}
                                     Reserved




Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes
Bits      Name                             Description                                             Type    Reset
[63:47]   Reserved                         Reserved                                                RO      -
[46:36]   sn_nodeid_#{index*4 + 3}         Hashed target SN node ID #{index*4 + 3}                 RW      11'b00000000000
[35]      Reserved                         Reserved                                                RO      -
[34:24]   sn_nodeid_#{index*4 + 2}         Hashed target SN node ID #{index*4 + 2}                 RW      11'b00000000000
[23]      Reserved                         Reserved                                                RO      -
[22:12]   sn_nodeid_#{index*4 + 1}         Hashed target SN node ID #{index*4 + 1}                 RW      11'b00000000000
[11]      Reserved                         Reserved                                                RO      -
[10:0]    sn_nodeid_#{index*4}             Hashed target SN node ID #{index*4}                     RW      11'b00000000000



          4.3.16.57         rnsam_status
          Functions as the default and programming mode status register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h1100
          Type
                 RW
          Reset value
               See individual bit resets
          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.




            Figure 4-647: rnsam_status

                          63 62       60 59 58                           48 47                                                32

                                                      default_nodeid                           Reserved

               Reserved                   Reserved
                                     default_target_type
                          31                                     19 18                            8   7              2    1   0

                                             Reserved                         dn_nodeid                   Reserved

                                                                                                           nstall_req              use_defau
                                                                                                                                   lt_node



Table 4-663: rnsam_status attributes
Bits     Name                     Description                                                                 Type Reset
[63]     Reserved                 Reserved                                                                    RO     -
[62:60] default_target_type Indicates node type                                                               RW     3'b001
                                  3'b000
                                           HN-F
                                  3'b001
                                           HN-I
                                  3'b010
                                           CXRA
                                  3'b011
                                           HN-P
                                  3'b100
                                           PCI-CXRA
                                  3'b101
                                           HN-S
                                  Others
                                           Reserved

                                  CONSTRAINT: Only applicable for RN-I
[59]     Reserved                 Reserved                                                                    RO     -
[58:48] default_nodeid            Default Node ID                                                             RW     Conﬁguration dependent
[47:19] Reserved                  Reserved                                                                    RO     -
[18:8]   dn_nodeid                DN Node ID for DN operations                                                RW     11'b0
[7:2]    Reserved                 Reserved                                                                    RO     -
[1]      nstall_req               Indicates RN SAM is programmed and ready                                    RW     1'b0

                                  1'b0            STALL requests
                                  1'b1            UNSTALL requests
[0]      use_default_node         Indicates target ID selection mode                                          RW     1'b1

                                  1'b0     Enables RN SAM to hash address bits and generate target ID
                                  1'b1     Uses default target ID




           4.3.16.58             gic_mem_region_reg
           Conﬁgures GIC memory region.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h1108
           Type
                    RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-648: gic_mem_region_reg

                         63 62                             52 51                                                               32

                                   gic_region_nodeid                            gic_region_base_addr

                              Reserved
                         31                                            16 15                       7   6      4   3   2    1   0

                                      gic_region_base_addr                        Reserved

                                                                                      gic_region_size                            gic_regio
                                                                                     gic_region_target_type                      n_valid
                                                                                                                               Reserved



Table 4-664: gic_mem_region_reg attributes
Bits     Name                     Description                                                                         Type Reset
[63]     Reserved                 Reserved                                                                            RO       -
[62:52] gic_region_nodeid         GIC node ID                                                                         RW       11'b00000000000
[51:16] gic_region_base_addr      Base address of the GIC memory region CONSTRAINT: Must be an integer                RW       36'h000000000
                                  multiple of region size
[15:7]   Reserved                 Reserved                                                                            RO       -


Bits    Name                   Description                                                                   Type Reset
[6:4]   gic_region_size        GIC memory region size                                                        RW    3'b000

                               3'b000                        64KB
                               3'b001                        128KB
                               3'b010                        256KB
                               3'b011                        512KB

                               CONSTRAINT: Memory region must be a power of 2.
[3:2]   gic_region_target_type Indicates node type                                                           RW    2'b00

                               2'b00                       HN-F
                               2'b01                       HN-I
                               2'b10                       CXRA
                               2'b11                       HN-P

                               CONSTRAINT: Only applicable for RN-I
[1]     Reserved               Reserved                                                                      RO    -
[0]     gic_region_valid       Memory region 1 valid                                                         RW    1'b0
                               1'b0
                                        not valid
                               1'b1
                                        valid for memory region comparison



           4.3.16.59         sam_generic_regs0-7
           There are 8 iterations of this register. The index ranges from 0 to 7. Conﬁguration register for the
           custom logic

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                index(0-7) : 16'h1600 + #{8 * index}
           Type
                   RW
           Reset value
                See individual bit resets
           Secure group override
                por_rnsam_secure_register_groups_override.mem_range



          Usage constraints
               Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
               conﬁguration access targeting the device.

          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-649: sam_generic_regs0-7

                       63                                                                                             32

                                                             generic_regs#{index}

                       31                                                                                             0

                                                             generic_regs#{index}




Table 4-665: sam_generic_regs0-7 attributes
Bits      Name                                 Description                                                           Type      Reset
[63:0]    generic_regs#{index}                 Conﬁguration register for the custom logic                            RW        64'h0



          4.3.17 SBSX register descriptions
          This section lists the SBSX registers.


          4.3.17.1 por_sbsx_node_info
          Provides component identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h0
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.


          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-650: por_sbsx_node_info

                         63                                        48 47                                           32

                                          Reserved                                        logical_id

                         31                                        16 15                                           0

                                          node_id                                         node_type




Table 4-666: por_sbsx_node_info attributes
Bits        Name               Description                                         Type       Reset
[63:48]     Reserved           Reserved                                            RO         -
[47:32]     logical_id         Component logical ID                                RO         Conﬁguration dependent
[31:16]     node_id            Component node ID                                   RO         Conﬁguration dependent
[15:0]      node_type          CMN-700 node type identiﬁer                         RO         16'h0007



          4.3.17.2 por_sbsx_child_info
          Provides component child identiﬁcation information.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h80
          Type
                 RO
          Reset value
               See individual bit resets
          Usage constraints
               There are no usage constraints.

          Bit descriptions
          The following image shows the higher register bit assignments.




           Figure 4-651: por_sbsx_child_info

                        63                                                                                          32

                                                                Reserved

                        31                                         16 15                                            0

                                   child_ptr_offset                                    child_count




Table 4-667: por_sbsx_child_info attributes
Bits      Name                Description                                                                                Type   Reset
[63:32]   Reserved            Reserved                                                                                   RO     -
[31:16]   child_ptr_oﬀset     Starting register oﬀset which contains pointers to the child nodes                         RO     16'h0
[15:0]    child_count         Number of child nodes; used in discovery process                                           RO     16'b0



           4.3.17.3 por_sbsx_secure_register_groups_override
           Allows Non-secure access to predeﬁned groups of Secure registers.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h980
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.




            Figure 4-652: por_sbsx_secure_register_groups_override

                        63                                                                                                32

                                                                   Reserved

                        31                                                                    8   7   6               1   0

                                                       Reserved                                           Reserved

                                                                 ras_secure_access_override                                    cfg_ctl



Table 4-668: por_sbsx_secure_register_groups_override attributes
Bits    Name                         Description                                                                                  Type Reset
[63:8] Reserved                      Reserved                                                                                     RO     -
[7]     ras_secure_access_override   Allow Non-secure access to Secure RAS registers                                              RW     1'b0
[6:1]   Reserved                     Reserved                                                                                     RO     -
[0]     cfg_ctl                      Allows Non-secure access to Secure conﬁguration control register (por_sbsx_cfg_ctl)          RW     1'b0



            4.3.17.4 por_sbsx_unit_info
            Provides component identiﬁcation information for SBSX.

            Conﬁgurations
            This register is available in all conﬁgurations.

            Attributes
            Width
                 64
            Address oﬀset
                 16'h900
            Type
                   RO
            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.




           Figure 4-653: por_sbsx_unit_info

                         63                                                                   40 39                           32

                                                        Reserved                                       pab_logicalid

                         31 30                    23 22 21 20         16 15                    8   7     5   4   3        1   0




                   pab_en                                                                                          axdata_wi
                  mtu_num_rd_data_bu                                                                               dth
                                   f                                                                          Reserved
                                   ax_cmo_on_aw                                                          axdata_poison_en
                                       ax_mpam_en                                                   Reserved
                                          num_wr_data_buf                             num_outstanding_reads



Table 4-669: por_sbsx_unit_info attributes
Bits     Name                       Description                                                           Type Reset
[63:40] Reserved                    Reserved                                                              RO         -
[39:32] pab_logicalid               PUB AUB bridge Logical ID                                             RO         Conﬁguration dependent
[31]     pab_en                     PUB AUB bridge enable                                                 RO         Conﬁguration dependent

                                    1'b1            Enabled
                                    1'b0            Not enabled
[30:23] mtu_num_rd_data_buf         Number of mtu read data buﬀers in SBSX                                RO         Conﬁguration dependent
[22]     ax_cmo_on_aw               Write Channel CMOs enable on ACE-Lite/AXI4 interface                  RO         Conﬁguration dependent

                                    1'b1            Enabled
                                    1'b0            Not enabled
[21]     ax_mpam_en                 MPAM enable on ACE-Lite/AXI4 interface                                RO         Conﬁguration dependent

                                    1'b1            Enabled
                                    1'b0            Not enabled
[20:16] num_wr_data_buf             Number of write data buﬀers in SBSX                                   RO         Conﬁguration dependent
[15:8]   num_outstanding_reads      Maximum number of outstanding AXI read requests from SBSX             RO         Conﬁguration dependent
[7:5]    Reserved                   Reserved                                                              RO         -
[4]      axdata_poison_en           Data poison support on ACE-Lite/AXI4 interface                        RO         Conﬁguration dependent

                                    1'b0           Not supported
                                    1'b1           Supported
[3:1]    Reserved                   Reserved                                                              RO         -
[0]      axdata_width               Data width on ACE-Lite/AXI4 interface                                 RO         Conﬁguration dependent

                                    1'b0               128 bits
                                    1'b1               256 bits




           4.3.17.5 por_sbsx_cfg_ctl
           Functions as the conﬁguration control register for SBSX bridge.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA00
           Type
                  RW
           Reset value
                See individual bit resets
           Secure group override
                por_sbsx_secure_register_groups_override.cfg_ctl
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-654: por_sbsx_cfg_ctl

                       63                                                                                                  32

                                                                Reserved

                       31                                                                     7   6   5   4   3   2    1   0

                                                     Reserved

                                                      force_cacheable_ncpybk_wr_late_comp                                disable_e
                                                       force_ncacheable_ncpybk_wr_late_comp                              arly_cmo_
                                                                      disable_wr_plus_cmo_prop                           comp
                                                                                                                       disable_wri
                                                                                                                       te_zero
                                                                                                                    disable_prefe
                                                                                                                    tch
                                                                                                                  disable_cmo_pro
                                                                                                                  p



Table 4-670: por_sbsx_cfg_ctl attributes
Bits   Name                                    Description                                                                      Type Reset
[63:7] Reserved                                Reserved                                                                         RO   -
[6]    force_cacheable_ncpybk_wr_late_comp     Late Comp for Cacheable Non-CopyBack Writes. Overrides EWA                       RW   1'b0


Bits   Name                                       Description                                                                 Type Reset
[5]    force_ncacheable_ncpybk_wr_late_comp       Late Comp for Non-cacheable Non-CopyBack Writes. Overrides EWA              RW       1'b0
[4]    disable_wr_plus_cmo_prop                   Disables Write_plus_CMO propagation on ACE.                                 RW       1'b0
[3]    disable_cmo_prop                           Disables CMO propagation on ACE.                                            RW       1'b0
[2]    disable_prefetch                           Disables Prefetches on AXI.                                                 RW       1'b0
[1]    disable_write_zero                         Disables WriteZero Op on AXI.                                               RW       1'b0
[0]    disable_early_cmo_comp                     Disables Early Comp for CMOs in SBSX to HNF.                                RW       1'b0



           4.3.17.6 por_sbsx_aux_ctl
           Functions as the auxiliary control register for the SBSX bridge.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA08
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. This register can be modiﬁed only with prior written
                permission from Arm.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-655: por_sbsx_aux_ctl

                          63                                                                                          32

                                                                   Reserved

                          31                                                                                      1   0

                                                                 Reserved

                                                                                                                           clkgate_d
                                                                                                                           isable




Table 4-671: por_sbsx_aux_ctl attributes
Bits       Name                      Description                                                                    Type      Reset
[63:1]     Reserved                  Reserved                                                                       RO        -
[0]        clkgate_disable           Disables internal clock gating in SBSX bridge                                  RW        1'b0



           4.3.17.7 por_sbsx_cbusy_limit_ctl
           Cbusy threshold limits for Request Tracker entries.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'hA18
           Type
                  RW
           Reset value
                See individual bit resets
           Usage constraints
                Only accessible by Secure accesses. Writes to this register must occur prior to the ﬁrst non-
                conﬁguration access targeting the device.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-656: por_sbsx_cbusy_limit_ctl

                       63                                                                                             32

                                                                 Reserved

                       31                  24 23                    16 15                   8    7                    0

                             Reserved

                               sbsx_cbusy_high_limit                                                     sbsx_cbusy_low_l
                                                                                                         imit
                                                                                     sbsx_cbusy_med_limit



Table 4-672: por_sbsx_cbusy_limit_ctl attributes
Bits       Name                            Description                                    Type       Reset
[63:24]    Reserved                        Reserved                                       RO         -
[23:16]    sbsx_cbusy_high_limit           ReqTracker limit for CBusy High                RW         Conﬁguration dependent


Bits       Name                              Description                                         Type         Reset
[15:8]     sbsx_cbusy_med_limit              ReqTracker limit for CBusy Med                      RW           Conﬁguration dependent
[7:0]      sbsx_cbusy_low_limit              ReqTracker limit for CBusy Low                      RW           Conﬁguration dependent



           4.3.17.8 por_sbsx_errfr
           Functions as the error feature register.

           Conﬁgurations
           This register is available in all conﬁgurations.

           Attributes
           Width
                64
           Address oﬀset
                16'h3000
           Type
                  RO
           Reset value
                See individual bit resets
           Secure group override
                por_sbsx_secure_register_groups_override.ras_secure_access_override
           Usage constraints
                Only accessible by Secure accesses.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-657: por_sbsx_errfr

                       63                                                                                                             32

                                                                   Reserved

                       31                                               15 14         12 11 10   9   8   7   6   5   4   3   2    1   0

                                            Reserved                            CEC      CFI             FI      UI      DE        ED

                                                                                                     Reserved



Table 4-673: por_sbsx_errfr attributes
Bits     Name     Description                                                                                                              Type Reset
[63:15] Reserved Reserved                                                                                                                  RO   -
[14:12] CEC       Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                           RO   3'b000
                  model


Bits    Name        Description                                                                                                       Type Reset
[11:10] CFI         Corrected error interrupt                                                                                         RO   2'b00
[9:8]   Reserved Reserved                                                                                                             RO   -
[7:6]   FI          Fault handling interrupt                                                                                          RO   2'b10
[5:4]   UI          Uncorrected error interrupt                                                                                       RO   2'b10
[3:2]   DE          Deferred errors                                                                                                   RO   2'b00
[1:0]   ED          Error detection                                                                                                   RO   2'b01



             4.3.17.9 por_sbsx_errctlr
             Functions as the error control register. Controls whether speciﬁc error-handling interrupts and error
             detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h3008
             Type
                    RW
             Reset value
                  See individual bit resets
             Secure group override
                  por_sbsx_secure_register_groups_override.ras_secure_access_override
             Usage constraints
                  Only accessible by Secure accesses.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-658: por_sbsx_errctlr

                          63                                                                                                     32

                                                                     Reserved

                          31                                                                 9   8   7          4   3   2    1   0

                                                       Reserved                                      Reserved FI UI DE ED

                                                                                                     CFI




Table 4-674: por_sbsx_errctlr attributes
Bits    Name         Description                                                                                                Type Reset
[63:9] Reserved      Reserved                                                                                                   RO     -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_sbsx_errfr.CFI                                        RW     1'b0
[7:4]   Reserved     Reserved                                                                                                   RO     -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_sbsx_errfr.FI         RW     1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_sbsx_errfr.UI                                       RW     1'b0
[1]     DE           Enables error deferment as speciﬁed in por_sbsx_errfr.DE                                                   RW     1'b0
[0]     ED           Enables error detection as speciﬁed in por_sbsx_errfr.ED                                                   RW     1'b0



              4.3.17.10          por_sbsx_errstatus
              Functions as the error status register. AV and MV bits must be cleared in the same cycle, otherwise
              the error record does not have a consistent view.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3010
              Type
                     W1C
              Reset value
                   See individual bit resets
              Secure group override
                   por_sbsx_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.




             Figure 4-659: por_sbsx_errstatus

                           63                                                                                                  32

                                                                        Reserved

                           31 30 29 28 27 26 25 24 23 22                                                                       0

                          AV V UE        OF MV    CE DE                               Reserved

                          Reserved                Reserved



Table 4-675: por_sbsx_errstatus attributes
Bits    Name       Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                           RO   -
[31]    AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear

                   1'b1         Address is valid; por_sbsx_erraddr contains a physical address for that recorded error
                   1'b0         Address is not valid
[30]    V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                   cleared to 0 in the same write; write a 1 to clear
                   1'b1
                            At least one error recorded; register is valid
                   1'b0
                            No errors recorded
[29]    UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                   same write; write a 1 to clear
                   1'b1
                            At least one error detected that is not corrected and is not deferred to a subordinate
                   1'b0
                            No uncorrected errors detected
[28]    Reserved Reserved                                                                                                           RO   -
[27]    OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                   1'b1
                            More than one error detected
                   1'b0
                            Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds
[26]    MV         por_sbsx_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the W1C 1'b0
                   highest priority are not cleared to 0 in the same write; write a 1 to clear
                   1'b1
                            Miscellaneous registers are valid
                   1'b0
                            Miscellaneous registers are not valid
[25]    Reserved Reserved                                                                                                           RO   -




Bits     Name        Description                                                                                                      Type Reset
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.17.11            por_sbsx_erraddr
              Contains the error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3018
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_sbsx_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.

              Bit descriptions
              The following image shows the higher register bit assignments.




              Figure 4-660: por_sbsx_erraddr

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                           0

                                                                         ADDR




Table 4-676: por_sbsx_erraddr attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: por_sbsx_erraddr.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.17.12             por_sbsx_errmisc
              Functions as the miscellaneous error register. Contains miscellaneous information about deferred/
              uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3020
              Type
                     RW
              Reset value
                   See individual bit resets
              Secure group override
                   por_sbsx_secure_register_groups_override.ras_secure_access_override
              Usage constraints
                   Only accessible by Secure accesses.



          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-661: por_sbsx_errmisc

                       63                                                                                                32

                                                                      Reserved

                       31 30     28 27          24 23                 17 16 15 14                           4   3          0

                             SIZE      MEMATTR            Reserved                       SRCID                  Reserved

                            Reserved                              OPTYPE      Reserved



Table 4-677: por_sbsx_errmisc attributes
Bits          Name                       Description                                                                Type       Reset
[63:31]       Reserved                   Reserved                                                                   RO         -
[30:28]       SIZE                       Error transaction size                                                     RW         3'b0
[27:24]       MEMATTR                    Error memory attributes                                                    RW         4'b0
[23:17]       Reserved                   Reserved                                                                   RO         -
[16]          OPTYPE                     Error opcode type                                                          RW         1'b0

                                         1'b1           WR_NO_SNP_PTL (partial)
                                         1'b0           WR_NO_SNP_FULL
[15]          Reserved                   Reserved                                                                   RO         -
[14:4]        SRCID                      Error source ID                                                            RW         11'b0
[3:0]         Reserved                   Reserved                                                                   RO         -



          4.3.17.13            por_sbsx_errfr_NS
          Functions as the Non-secure error feature register.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h3100
          Type
                 RO
          Reset value
               See individual bit resets


             Usage constraints
                  There are no usage constraints.

             Bit descriptions
             The following image shows the higher register bit assignments.

             Figure 4-662: por_sbsx_errfr_NS

                          63                                                                                                            32

                                                                     Reserved

                          31                                              15 14         12 11 10   9   8   7   6   5   4   3   2    1   0

                                                Reserved                          CEC      CFI             FI      UI      DE        ED

                                                                                                       Reserved



Table 4-678: por_sbsx_errfr_NS attributes
Bits    Name        Description                                                                                                              Type Reset
[63:15] Reserved Reserved                                                                                                                    RO   -
[14:12] CEC         Standard corrected error count mechanism 3'b000: Does not implement standardized error counter                           RO   3'b000
                    model
[11:10] CFI         Corrected error interrupt                                                                                                RO   2'b00
[9:8]   Reserved Reserved                                                                                                                    RO   -
[7:6]   FI          Fault handling interrupt                                                                                                 RO   2'b10
[5:4]   UI          Uncorrected error interrupt                                                                                              RO   2'b10
[3:2]   DE          Deferred errors                                                                                                          RO   2'b00
[1:0]   ED          Error detection                                                                                                          RO   2'b01



             4.3.17.14            por_sbsx_errctlr_NS
             Functions as the Non-secure error control register. Controls whether speciﬁc error-handling
             interrupts and error detection/deferment are enabled.

             Conﬁgurations
             This register is available in all conﬁgurations.

             Attributes
             Width
                  64
             Address oﬀset
                  16'h3108
             Type
                    RW


              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.

              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-663: por_sbsx_errctlr_NS

                           63                                                                                                      32

                                                                       Reserved

                           31                                                                  9   8   7          4   3   2    1   0

                                                         Reserved                                      Reserved FI UI DE ED

                                                                                                       CFI



Table 4-679: por_sbsx_errctlr_NS attributes
Bits    Name         Description                                                                                                        Type Reset
[63:9] Reserved Reserved                                                                                                                RO   -
[8]     CFI          Enables corrected error interrupt as speciﬁed in por_sbsx_errfr_NS.CFI                                             RW   1'b0
[7:4]   Reserved Reserved                                                                                                               RO   -
[3]     FI           Enables fault handling interrupt for all detected deferred errors as speciﬁed in por_sbsx_errfr_NS.FI              RW   1'b0
[2]     UI           Enables uncorrected error interrupt as speciﬁed in por_sbsx_errfr_NS.UI                                            RW   1'b0
[1]     DE           Enables error deferment as speciﬁed in por_sbsx_errfr_NS.DE                                                        RW   1'b0
[0]     ED           Enables error detection as speciﬁed in por_sbsx_errfr_NS.ED                                                        RW   1'b0



              4.3.17.15            por_sbsx_errstatus_NS
              Functions as the Non-secure error status register.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3110
              Type
                     W1C



            Reset value
                 See individual bit resets
            Usage constraints
                 There are no usage constraints.

            Bit descriptions
            The following image shows the higher register bit assignments.

            Figure 4-664: por_sbsx_errstatus_NS

                          63                                                                                                  32

                                                                       Reserved

                          31 30 29 28 27 26 25 24 23 22                                                                       0

                         AV V UE        OF MV    CE DE                               Reserved

                         Reserved                Reserved



Table 4-680: por_sbsx_errstatus_NS attributes
Bits   Name       Description                                                                                                      Type Reset
[63:32] Reserved Reserved                                                                                                          RO   -
[31]   AV         Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the    W1C 1'b0
                  highest priority are not cleared to 0 in the same write; write a 1 to clear

                  1'b1         Address is valid; por_sbsx_erraddr_NS contains a physical address for that recorded error
                  1'b0         Address is not valid
[30]   V          Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not        W1C 1'b0
                  cleared to 0 in the same write; write a 1 to clear
                  1'b1
                           At least one error recorded; register is valid
                  1'b0
                           No errors recorded
[29]   UE         Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the     W1C 1'b0
                  same write; write a 1 to clear
                  1'b1
                           At least one error detected that is not corrected and is not deferred to a subordinate
                  1'b0
                           No uncorrected errors detected
[28]   Reserved Reserved                                                                                                           RO   -
[27]   OF         Overﬂow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear             W1C 1'b0
                  1'b1
                           More than one error detected
                  1'b0
                           Only one error of the highest priority type detected as described by UE/DE/CE ﬁelds




Bits     Name        Description                                                                                                      Type Reset
[26]     MV          por_sbsx_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and W1C 1'b0
                     the highest priority are not cleared to 0 in the same write; write a 1 to clear
                     1'b1
                            Miscellaneous registers are valid
                     1'b0
                            Miscellaneous registers are not valid
[25]     Reserved Reserved                                                                                                            RO   -
[24]     CE          Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one transient corrected error recorded
                     1'b0
                            No corrected errors recorded
[23]     DE          Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same   W1C 1'b0
                     write; write a 1 to clear
                     1'b1
                            At least one error is not corrected and is deferred
                     1'b0
                            No errors deferred
[22:0]   Reserved Reserved                                                                                                            RO   -



              4.3.17.16            por_sbsx_erraddr_NS
              Contains the Non-secure error record address.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3118
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.




              Bit descriptions
              The following image shows the higher register bit assignments.

              Figure 4-665: por_sbsx_erraddr_NS

                            63 62                            52 51                                                       32

                            NS             Reserved                                        ADDR

                            31                                                                                            0

                                                                         ADDR




Table 4-681: por_sbsx_erraddr_NS attributes
Bits     Name        Description                                                                                                Type Reset
[63]     NS          Security status of transaction                                                                             RW    1'b0

                     1'b1              Non-secure transaction
                     1'b0              Secure transaction

                     CONSTRAINT: por_sbsx_erraddr_NS.NS is redundant. Since it is writable, it cannot be used for logic
                     qualiﬁcation.
[62:52] Reserved Reserved                                                                                                       RO    -
[51:0]   ADDR        Transaction address                                                                                        RW    52'b0



              4.3.17.17             por_sbsx_errmisc_NS
              Functions as the Non-secure miscellaneous error register. Contains miscellaneous information
              about deferred/uncorrected errors.

              Conﬁgurations
              This register is available in all conﬁgurations.

              Attributes
              Width
                   64
              Address oﬀset
                   16'h3120
              Type
                     RW
              Reset value
                   See individual bit resets
              Usage constraints
                   There are no usage constraints.



          Bit descriptions
          The following image shows the higher register bit assignments.

          Figure 4-666: por_sbsx_errmisc_NS

                       63                                                                                                32

                                                                      Reserved

                       31 30     28 27          24 23                 17 16 15 14                           4   3          0

                             SIZE      MEMATTR            Reserved                       SRCID                  Reserved

                            Reserved                              OPTYPE      Reserved



Table 4-682: por_sbsx_errmisc_NS attributes
Bits          Name                       Description                                                                Type       Reset
[63:31]       Reserved                   Reserved                                                                   RO         -
[30:28]       SIZE                       Error transaction size                                                     RW         3'b0
[27:24]       MEMATTR                    Error memory attributes                                                    RW         4'b0
[23:17]       Reserved                   Reserved                                                                   RO         -
[16]          OPTYPE                     Error opcode type                                                          RW         1'b0

                                         1'b1           WR_NO_SNP_PTL (partial)
                                         1'b0           WR_NO_SNP_FULL
[15]          Reserved                   Reserved                                                                   RO         -
[14:4]        SRCID                      Error source ID                                                            RW         11'b0
[3:0]         Reserved                   Reserved                                                                   RO         -



          4.3.17.18            por_sbsx_pmu_event_sel
          Speciﬁes the PMU event to be counted.

          Conﬁgurations
          This register is available in all conﬁgurations.

          Attributes
          Width
               64
          Address oﬀset
               16'h2000
          Type
                 RW
          Reset value
               See individual bit resets


           Usage constraints
                There are no usage constraints.

           Bit descriptions
           The following image shows the higher register bit assignments.

           Figure 4-667: por_sbsx_pmu_event_sel

                       63                                                                                            32

                                                                 Reserved

                       31 30 29            24 23 22 21             16 15 14 13              8   7   6   5            0

                             pmu_event3_id           pmu_event2_id           pmu_event1_id              pmu_event0_id

               Reserved                                                                             Reserved
                                       Reserved                           Reserved



Table 4-683: por_sbsx_pmu_event_sel attributes
Bits      Name              Description                                                                                   Type   Reset
[63:30]   Reserved          Reserved                                                                                      RO     -
[29:24]   pmu_event3_id     SBSX PMU Event 3 select; see pmu_event0_id for encodings                                      RW     6'b0
[23:22]   Reserved          Reserved                                                                                      RO     -
[21:16]   pmu_event2_id     SBSX PMU Event 2 select; see pmu_event0_id for encodings                                      RW     6'b0
[15:14]   Reserved          Reserved                                                                                      RO     -
[13:8]    pmu_event1_id     SBSX PMU Event 1 select; see pmu_event0_id for encodings                                      RW     6'b0
[7:6]     Reserved          Reserved                                                                                      RO     -
[5:0]     pmu_event0_id     SBSX PMU Event 0 select                                                                       RW     6'b0

                            6'h00      No event
                            6'h01      Read request
                            6'h02      Write request
                            6'h03      CMO request
                            6'h04      RETRYACK TXRSP ﬂit sent
                            6'h05      TXDAT ﬂit seen
                            6'h06      TXRSP ﬂit seen
                            6'h11      Read request tracker occupancy count overﬂow
                            6'h12      Write request tracker occupancy count overﬂow
                            6'h13      CMO request tracker occupancy count overﬂow
                            6'h14      WDB occupancy count overﬂow
                            6'h15      Read AXI pending tracker occupancy count overﬂow
                            6'h16      CMO AXI pending tracker occupancy count overﬂow
                            6'h17      RDB occupancy count overﬂow. (Only when MTU is enabled)
                            6'h21      ARVALID set without ARREADY
                            6'h22      AWVALID set without AWREADY
                            6'h23      WVALID set without WREADY
                            6'h24      TXDAT stall (TXDAT valid but no link credit available)
                            6'h25      TXRSP stall (TXRSP valid but no link credit available)

                            NOTE: All other encodings are reserved.




4.4 CMN‑700 programming
This section contains CMN‑700 programming information.



4.4.1 Boot-time programming sequence
A speciﬁc boot-time programming sequence must be used to set up CMN‑700 correctly. An
example sequence is provided, which uses a System Control Processor (SCP) to perform the initial
boot conﬁguration.

After reset, the following conﬁguration steps must happen before broad access to CMN‑700
components is available:
1. CMN‑700 uses a default conﬁguration to access boot ﬂash through the HN‑D ACE-Lite
   manager interface and also the conﬁguration registers.
2. An RN‑F, or a manager that is connected to an RN‑I, must then access the conﬁguration
   registers to conﬁgure CMN‑700. This boot-time conﬁguration must happen before there is
   broader access to components such as HN‑F or SN.


             If booting from a device downstream of the HN-D node, in your ﬁnal RN SAM
             conﬁguration the boot code region target must not change from the HN-D.


The following example provides more information on the boot process. It assumes an SCP is
performing the CMN‑700 conﬁguration.
1. The SCP boots, either from local memory or through CMN‑700 memory accesses targeting
   memory behind the HN‑D:
    •   All other managers are either held in reset or issue no requests to CMN‑700 until the boot
        programming is complete.
    •   The HN‑D is identiﬁed through straps on the RN SAM.
2. If necessary, the SCP discovers the system.
3. The SCP determines the wanted address map and corresponding SAM register values.
4. If necessary, the SCP remaps the conﬁguration register space by completing the following
   steps:
    a. It drains all requests in ﬂight by waiting for their responses.
    b. It issues a single 64-bit store to a PERIPHBASE register behind the HN‑D. This register
       would be in logic that is external to CMN‑700 and an update would cause the signal values
       on the CFGM_PERIPHBASE input to change.
    c. It waits for the response for that store.
5. If necessary, the SCP writes to the CMN‑700 conﬁguration registers to program the SAM for all
   HN‑Fs.

