

================================================================
== Vitis HLS Report for 'fftStage_6'
================================================================
* Date:           Thu Jan 27 12:46:38 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                                                                                                                 |                                                                                                                                                                                |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                                                                     Instance                                                                                    |                                                                                     Module                                                                                     |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_U0  |fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s  |        ?|        ?|          ?|          ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
        |streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0                                                                                                                          |streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1                                                                                                                            |       11|       12|  44.000 ns|  48.000 ns|   10|   10|  loop rewind stp(delay=0 clock cycles(s))|
        |fftStage_7_U0                                                                                                                                                                    |fftStage_7                                                                                                                                                                      |        ?|        ?|          ?|          ?|    ?|    ?|                                  dataflow|
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       18|    -|
|FIFO                 |        -|     -|     1562|      850|    -|
|Instance             |        0|    14|     5794|     7838|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    14|     7358|     8706|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                                                                     Instance                                                                                    |                                                                                     Module                                                                                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_U0  |fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s  |        0|  14|  1263|  2252|    0|
    |fftStage_7_U0                                                                                                                                                                    |fftStage_7                                                                                                                                                                      |        0|   0|  3527|  4771|    0|
    |streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0                                                                                                                          |streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1                                                                                                                            |        0|   0|  1004|   815|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                                                                                                            |                                                                                                                                                                                |        0|  14|  5794|  7838|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |fftOutData_local2_U  |        0|  781|   0|    -|     8|  256|     2048|
    |fftOutData_local_U   |        0|  781|   0|    -|     8|  256|     2048|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |Total                |        0| 1562|   0|    0|    16|  512|     4096|
    +---------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n                                                 |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n                                             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                           |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                                 |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n                                             |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                                                 |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n                                             |       and|   0|  0|   2|           1|           1|
    |fftStage_7_U0_ap_start                                            |        or|   0|  0|   2|           1|           1|
    |streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0|  18|           9|           9|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_fftStage_7_U0_ap_start                                            |  1|   0|    1|          0|
    |ap_sync_reg_streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0_ap_start  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |  2|   0|    2|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|p_fftInData_reOrdered_dout      |   in|  256|     ap_fifo|    p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_empty_n   |   in|    1|     ap_fifo|    p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_read      |  out|    1|     ap_fifo|    p_fftInData_reOrdered|       pointer|
|p_fftOutData_0_0_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_01_din     |  out|   27|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_02_din     |  out|   27|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_02_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_02_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_03_din     |  out|   27|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_1_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_04_din     |  out|   27|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_05_din     |  out|   27|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_05_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_05_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_06_din     |  out|   27|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|p_fftOutData_0_1_0_0_06_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|p_fftOutData_0_1_0_0_06_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|ap_clk                          |   in|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_ext_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_str_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
|ap_int_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.6|  return value|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fftOutData_local = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:885]   --->   Operation 7 'alloca' 'fftOutData_local' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fftOutData_local2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:891]   --->   Operation 8 'alloca' 'fftOutData_local2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln897 = call void @fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i256 %p_fftInData_reOrdered, i256 %fftOutData_local, i18 %twiddleObj_twiddleTable_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:897]   --->   Operation 9 'call' 'call_ln897' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln897 = call void @fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i256 %p_fftInData_reOrdered, i256 %fftOutData_local, i18 %twiddleObj_twiddleTable_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:897]   --->   Operation 10 'call' 'call_ln897' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln905 = call void @streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > >.1, i256 %fftOutData_local, i256 %fftOutData_local2, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:905]   --->   Operation 11 'call' 'call_ln905' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln905 = call void @streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > >.1, i256 %fftOutData_local, i256 %fftOutData_local2, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:905]   --->   Operation 12 'call' 'call_ln905' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln906 = call void @fftStage.7, i256 %fftOutData_local2, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_0_0_0_02, i27 %p_fftOutData_0_0_0_0_03, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_04, i27 %p_fftOutData_0_1_0_0_05, i27 %p_fftOutData_0_1_0_0_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:906]   --->   Operation 13 'call' 'call_ln906' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_13"   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %p_fftInData_reOrdered, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %fftOutData_local, i256 %fftOutData_local"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln885 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:885]   --->   Operation 26 'specmemcore' 'specmemcore_ln885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_337 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %fftOutData_local2, i256 %fftOutData_local2"   --->   Operation 28 'specchannel' 'empty_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln891 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:891]   --->   Operation 29 'specmemcore' 'specmemcore_ln891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln906 = call void @fftStage.7, i256 %fftOutData_local2, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_0_0_0_02, i27 %p_fftOutData_0_0_0_0_03, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_04, i27 %p_fftOutData_0_1_0_0_05, i27 %p_fftOutData_0_1_0_0_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:906]   --->   Operation 31 'call' 'call_ln906' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln909 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:909]   --->   Operation 32 'ret' 'ret_ln909' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_fftInData_reOrdered]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fftOutData_local         (alloca              ) [ 0111111]
fftOutData_local2        (alloca              ) [ 0011111]
call_ln897               (call                ) [ 0000000]
call_ln905               (call                ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specmemcore_ln885        (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_337                (specchannel         ) [ 0000000]
specmemcore_ln891        (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln906               (call                ) [ 0000000]
ret_ln909                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_fftInData_reOrdered">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_reOrdered"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftOutData_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_fftOutData_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_fftOutData_0_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_fftOutData_0_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_fftOutData_0_1_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_fftOutData_0_1_0_0_04">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_fftOutData_0_1_0_0_05">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_fftOutData_0_1_0_0_06">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="twiddleObj_twiddleTable_M_imag_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_3"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_count_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_21">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="delayline_Array_23">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="delayline_Array_27">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_delayline_Array_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="control_delayline_Array_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="control_delayline_Array_22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_22">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_26">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > >.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStage.7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="fftOutData_local_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fftOutData_local2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="256" slack="0"/>
<pin id="104" dir="0" index="3" bw="18" slack="0"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln897/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="256" slack="2"/>
<pin id="112" dir="0" index="2" bw="256" slack="2"/>
<pin id="113" dir="0" index="3" bw="2" slack="0"/>
<pin id="114" dir="0" index="4" bw="2" slack="0"/>
<pin id="115" dir="0" index="5" bw="2" slack="0"/>
<pin id="116" dir="0" index="6" bw="1" slack="0"/>
<pin id="117" dir="0" index="7" bw="51" slack="0"/>
<pin id="118" dir="0" index="8" bw="51" slack="0"/>
<pin id="119" dir="0" index="9" bw="51" slack="0"/>
<pin id="120" dir="0" index="10" bw="32" slack="0"/>
<pin id="121" dir="0" index="11" bw="32" slack="0"/>
<pin id="122" dir="0" index="12" bw="32" slack="0"/>
<pin id="123" dir="0" index="13" bw="51" slack="0"/>
<pin id="124" dir="0" index="14" bw="51" slack="0"/>
<pin id="125" dir="0" index="15" bw="51" slack="0"/>
<pin id="126" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln905/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fftStage_7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="256" slack="4"/>
<pin id="144" dir="0" index="2" bw="27" slack="0"/>
<pin id="145" dir="0" index="3" bw="27" slack="0"/>
<pin id="146" dir="0" index="4" bw="27" slack="0"/>
<pin id="147" dir="0" index="5" bw="27" slack="0"/>
<pin id="148" dir="0" index="6" bw="27" slack="0"/>
<pin id="149" dir="0" index="7" bw="27" slack="0"/>
<pin id="150" dir="0" index="8" bw="27" slack="0"/>
<pin id="151" dir="0" index="9" bw="27" slack="0"/>
<pin id="152" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln906/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="fftOutData_local_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="256" slack="0"/>
<pin id="164" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="fftOutData_local "/>
</bind>
</comp>

<comp id="168" class="1005" name="fftOutData_local2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="2"/>
<pin id="170" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="109" pin=11"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="109" pin=12"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="109" pin=13"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="109" pin=14"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="109" pin=15"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="141" pin=6"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="141" pin=7"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="141" pin=9"/></net>

<net id="165"><net_src comp="92" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="171"><net_src comp="96" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftOutData_0_0_0_0_0 | {5 6 }
	Port: p_fftOutData_0_0_0_0_01 | {5 6 }
	Port: p_fftOutData_0_0_0_0_02 | {5 6 }
	Port: p_fftOutData_0_0_0_0_03 | {5 6 }
	Port: p_fftOutData_0_1_0_0_0 | {5 6 }
	Port: p_fftOutData_0_1_0_0_04 | {5 6 }
	Port: p_fftOutData_0_1_0_0_05 | {5 6 }
	Port: p_fftOutData_0_1_0_0_06 | {5 6 }
	Port: twiddleObj_twiddleTable_M_imag_V_3 | {}
	Port: control_count_V_1 | {3 4 }
	Port: control_bits_V_1 | {3 4 }
	Port: sample_in_read_count_V_1 | {3 4 }
	Port: delay_line_stall_1 | {3 4 }
	Port: delayline_Array_21 | {3 4 }
	Port: delayline_Array_23 | {3 4 }
	Port: delayline_Array_27 | {3 4 }
	Port: control_delayline_Array_19 | {3 4 }
	Port: control_delayline_Array_20 | {3 4 }
	Port: control_delayline_Array_22 | {3 4 }
	Port: delayline_Array_20 | {3 4 }
	Port: delayline_Array_22 | {3 4 }
	Port: delayline_Array_26 | {3 4 }
 - Input state : 
	Port: fftStage.6 : p_fftInData_reOrdered | {1 2 }
	Port: fftStage.6 : p_fftOutData_0_0_0_0_0 | {}
	Port: fftStage.6 : p_fftOutData_0_0_0_0_01 | {}
	Port: fftStage.6 : p_fftOutData_0_0_0_0_02 | {}
	Port: fftStage.6 : p_fftOutData_0_0_0_0_03 | {}
	Port: fftStage.6 : p_fftOutData_0_1_0_0_0 | {}
	Port: fftStage.6 : p_fftOutData_0_1_0_0_04 | {}
	Port: fftStage.6 : p_fftOutData_0_1_0_0_05 | {}
	Port: fftStage.6 : p_fftOutData_0_1_0_0_06 | {}
	Port: fftStage.6 : twiddleObj_twiddleTable_M_imag_V_3 | {1 2 }
	Port: fftStage.6 : control_count_V_1 | {3 4 }
	Port: fftStage.6 : control_bits_V_1 | {3 4 }
	Port: fftStage.6 : sample_in_read_count_V_1 | {3 4 }
	Port: fftStage.6 : delay_line_stall_1 | {3 4 }
	Port: fftStage.6 : delayline_Array_21 | {3 4 }
	Port: fftStage.6 : delayline_Array_23 | {3 4 }
	Port: fftStage.6 : delayline_Array_27 | {3 4 }
	Port: fftStage.6 : control_delayline_Array_19 | {3 4 }
	Port: fftStage.6 : control_delayline_Array_20 | {3 4 }
	Port: fftStage.6 : control_delayline_Array_22 | {3 4 }
	Port: fftStage.6 : delayline_Array_20 | {3 4 }
	Port: fftStage.6 : delayline_Array_22 | {3 4 }
	Port: fftStage.6 : delayline_Array_26 | {3 4 }
  - Chain level:
	State 1
		call_ln897 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                                                                      Functional Unit                                                                                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_100 |    0    |    14   | 13.6107 |   1713  |   2258  |    0    |
|   call   |                                                              grp_streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_fu_109                                                              |    0    |    0    |  0.387  |   614   |   293   |    0    |
|          |                                                                                   grp_fftStage_7_fu_141                                                                                   |    0    |    0    |   3.87  |   3548  |   1613  |    0    |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                                                                                                           |    0    |    14   | 17.8677 |   5875  |   4164  |    0    |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|fftOutData_local2_reg_168|   256  |
| fftOutData_local_reg_162|   256  |
+-------------------------+--------+
|          Total          |   512  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   14   |   17   |  5875  |  4164  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   17   |  6387  |  4164  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
