#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5632c342f9c0 .scope module, "sync_tb" "sync_tb" 2 2;
 .timescale 0 0;
v0x5632c34523e0_0 .net "Y0", 0 0, v0x5632c3423aa0_0;  1 drivers
v0x5632c34524a0_0 .net "Y1", 0 0, v0x5632c3450650_0;  1 drivers
v0x5632c34525b0_0 .net "Y2", 0 0, v0x5632c3450c00_0;  1 drivers
v0x5632c34526a0_0 .var "clear", 0 0;
v0x5632c3452740_0 .var "clock", 0 0;
v0x5632c34527e0_0 .var "counter", 0 4;
v0x5632c3452880_0 .var "enable", 0 0;
S_0x5632c342fb40 .scope module, "i" "sync" 2 6, 3 2 0, S_0x5632c342f9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q0"
    .port_info 1 /OUTPUT 1 "Q1"
    .port_info 2 /OUTPUT 1 "Q2"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /INPUT 1 "clear"
    .port_info 5 /INPUT 1 "enable"
L_0x5632c3452920 .functor AND 1, v0x5632c3423aa0_0, v0x5632c3452880_0, C4<1>, C4<1>;
L_0x5632c34529b0 .functor AND 1, v0x5632c3452280_0, L_0x5632c3452920, C4<1>, C4<1>;
L_0x5632c3452a90 .functor NOT 1, v0x5632c3452280_0, C4<0>, C4<0>, C4<0>;
L_0x5632c3452b50 .functor NOT 1, v0x5632c3423aa0_0, C4<0>, C4<0>, C4<0>;
L_0x5632c3452c80 .functor AND 1, L_0x5632c3452b50, v0x5632c3452880_0, C4<1>, C4<1>;
L_0x5632c3452d80 .functor AND 1, L_0x5632c3452a90, L_0x5632c3452c80, C4<1>, C4<1>;
L_0x5632c3452e80 .functor OR 1, L_0x5632c34529b0, L_0x5632c3452d80, C4<0>, C4<0>;
L_0x5632c3452fe0 .functor AND 1, v0x5632c3423aa0_0, v0x5632c3450650_0, C4<1>, C4<1>;
L_0x5632c34530a0 .functor AND 1, L_0x5632c3452fe0, v0x5632c3452880_0, C4<1>, C4<1>;
L_0x5632c3453160 .functor AND 1, v0x5632c3452280_0, L_0x5632c34530a0, C4<1>, C4<1>;
L_0x5632c3453280 .functor NOT 1, v0x5632c3452280_0, C4<0>, C4<0>, C4<0>;
L_0x5632c3453380 .functor NOT 1, v0x5632c3423aa0_0, C4<0>, C4<0>, C4<0>;
L_0x5632c3453460 .functor NOT 1, v0x5632c3450650_0, C4<0>, C4<0>, C4<0>;
L_0x5632c3453560 .functor AND 1, L_0x5632c3453380, L_0x5632c3453460, C4<1>, C4<1>;
L_0x5632c34533f0 .functor AND 1, L_0x5632c3453560, v0x5632c3452880_0, C4<1>, C4<1>;
L_0x5632c3453650 .functor AND 1, L_0x5632c3453280, L_0x5632c34533f0, C4<1>, C4<1>;
L_0x5632c34537f0 .functor OR 1, L_0x5632c3453160, L_0x5632c3453650, C4<0>, C4<0>;
v0x5632c3450ff0_0 .net "Q0", 0 0, v0x5632c3423aa0_0;  alias, 1 drivers
v0x5632c34510b0_0 .net "Q1", 0 0, v0x5632c3450650_0;  alias, 1 drivers
v0x5632c3451150_0 .net "Q2", 0 0, v0x5632c3450c00_0;  alias, 1 drivers
v0x5632c3451250_0 .net "T1", 0 0, L_0x5632c3452e80;  1 drivers
v0x5632c3451320_0 .net "T2", 0 0, L_0x5632c34537f0;  1 drivers
v0x5632c3451410_0 .net *"_s0", 0 0, L_0x5632c3452920;  1 drivers
v0x5632c34514b0_0 .net *"_s10", 0 0, L_0x5632c3452d80;  1 drivers
v0x5632c3451550_0 .net *"_s14", 0 0, L_0x5632c3452fe0;  1 drivers
v0x5632c34515f0_0 .net *"_s16", 0 0, L_0x5632c34530a0;  1 drivers
v0x5632c34516d0_0 .net *"_s18", 0 0, L_0x5632c3453160;  1 drivers
v0x5632c34517b0_0 .net *"_s2", 0 0, L_0x5632c34529b0;  1 drivers
v0x5632c3451890_0 .net *"_s20", 0 0, L_0x5632c3453280;  1 drivers
v0x5632c3451970_0 .net *"_s22", 0 0, L_0x5632c3453380;  1 drivers
v0x5632c3451a50_0 .net *"_s24", 0 0, L_0x5632c3453460;  1 drivers
v0x5632c3451b30_0 .net *"_s26", 0 0, L_0x5632c3453560;  1 drivers
v0x5632c3451c10_0 .net *"_s28", 0 0, L_0x5632c34533f0;  1 drivers
v0x5632c3451cf0_0 .net *"_s30", 0 0, L_0x5632c3453650;  1 drivers
v0x5632c3451dd0_0 .net *"_s4", 0 0, L_0x5632c3452a90;  1 drivers
v0x5632c3451eb0_0 .net *"_s6", 0 0, L_0x5632c3452b50;  1 drivers
v0x5632c3451f90_0 .net *"_s8", 0 0, L_0x5632c3452c80;  1 drivers
v0x5632c3452070_0 .net "clear", 0 0, v0x5632c34526a0_0;  1 drivers
v0x5632c3452110_0 .net "clock", 0 0, v0x5632c3452740_0;  1 drivers
v0x5632c34521b0_0 .net "enable", 0 0, v0x5632c3452880_0;  1 drivers
v0x5632c3452280_0 .var "up", 0 0;
E_0x5632c33f9730 .event edge, v0x5632c34502b0_0;
E_0x5632c342e5d0 .event edge, v0x5632c3423010_0;
S_0x5632c3434390 .scope module, "a" "T_flip" 3 8, 4 1 0, S_0x5632c342fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "T"
v0x5632c3423aa0_0 .var "Q", 0 0;
v0x5632c3422f40_0 .net "T", 0 0, v0x5632c3452880_0;  alias, 1 drivers
v0x5632c3423010_0 .net "clear", 0 0, v0x5632c34526a0_0;  alias, 1 drivers
v0x5632c34502b0_0 .net "clock", 0 0, v0x5632c3452740_0;  alias, 1 drivers
E_0x5632c33f9970/0 .event negedge, v0x5632c34502b0_0;
E_0x5632c33f9970/1 .event posedge, v0x5632c3423010_0;
E_0x5632c33f9970 .event/or E_0x5632c33f9970/0, E_0x5632c33f9970/1;
S_0x5632c34503f0 .scope module, "b" "T_flip" 3 9, 4 1 0, S_0x5632c342fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "T"
v0x5632c3450650_0 .var "Q", 0 0;
v0x5632c3450710_0 .net "T", 0 0, L_0x5632c3452e80;  alias, 1 drivers
v0x5632c34507d0_0 .net "clear", 0 0, v0x5632c34526a0_0;  alias, 1 drivers
v0x5632c3450870_0 .net "clock", 0 0, v0x5632c3452740_0;  alias, 1 drivers
S_0x5632c3450990 .scope module, "c" "T_flip" 3 10, 4 1 0, S_0x5632c342fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "T"
v0x5632c3450c00_0 .var "Q", 0 0;
v0x5632c3450cc0_0 .net "T", 0 0, L_0x5632c34537f0;  alias, 1 drivers
v0x5632c3450d80_0 .net "clear", 0 0, v0x5632c34526a0_0;  alias, 1 drivers
v0x5632c3450ea0_0 .net "clock", 0 0, v0x5632c3452740_0;  alias, 1 drivers
    .scope S_0x5632c3434390;
T_0 ;
    %wait E_0x5632c33f9970;
    %load/vec4 v0x5632c3423010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3423aa0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5632c3423aa0_0;
    %load/vec4 v0x5632c3422f40_0;
    %xor;
    %store/vec4 v0x5632c3423aa0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5632c3434390;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3423aa0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5632c34503f0;
T_2 ;
    %wait E_0x5632c33f9970;
    %load/vec4 v0x5632c34507d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3450650_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5632c3450650_0;
    %load/vec4 v0x5632c3450710_0;
    %xor;
    %store/vec4 v0x5632c3450650_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5632c34503f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3450650_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5632c3450990;
T_4 ;
    %wait E_0x5632c33f9970;
    %load/vec4 v0x5632c3450d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3450c00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5632c3450c00_0;
    %load/vec4 v0x5632c3450cc0_0;
    %xor;
    %store/vec4 v0x5632c3450c00_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5632c3450990;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3450c00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5632c342fb40;
T_6 ;
    %wait E_0x5632c342e5d0;
    %load/vec4 v0x5632c3452070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c3452280_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5632c342fb40;
T_7 ;
    %wait E_0x5632c33f9730;
    %load/vec4 v0x5632c3452280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5632c3451150_0;
    %load/vec4 v0x5632c34510b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5632c3450ff0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3452280_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5632c3452280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5632c3451150_0;
    %load/vec4 v0x5632c34510b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5632c3450ff0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c3452280_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5632c342f9c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c3452740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c34526a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5632c34527e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c3452880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c34526a0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x5632c34527e0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %delay 1, 0;
    %load/vec4 v0x5632c34527e0_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x5632c34527e0_0, 0, 5;
    %load/vec4 v0x5632c34527e0_0;
    %pushi/vec4 1, 0, 5;
    %and;
    %pad/u 1;
    %store/vec4 v0x5632c3452740_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5632c342f9c0;
T_9 ;
    %vpi_call 2 16 "$monitor", "%t | Y2 = %d | Y1 = %d | Y0 = %d", $time, v0x5632c34525b0_0, v0x5632c34524a0_0, v0x5632c34523e0_0 {0 0 0};
    %vpi_call 2 17 "$dumpfile", "sync.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sync_tb.v";
    "./sync.v";
    "./T_flip.v";
