
 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized0.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized0.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_14_lite_async__parameterized2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }
