# eSIm_Marathon_Stage4_Report
Design of 12 Bit Adder using 4 bit CLA logic
