{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755705577116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755705577116 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pfa_sensor_fusion EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"pfa_sensor_fusion\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755705577130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755705577166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755705577166 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 143 multiplication of 103 " "Can't achieve requested value multiplication of 143 for clock output pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 103" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1755705577198 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50 division of 36 " "Can't achieve requested value division of 50 for clock output pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 36" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1755705577198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 103 36 0 0 " "Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1755705577198 ""}  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1755705577198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755705577246 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755705577526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755705577526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755705577526 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755705577526 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755705577529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755705577529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755705577529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755705577529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755705577529 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755705577530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1755705577543 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 50 " "No exact pin location assignment(s) for 1 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1755705577706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pfa_sensor_fusion.sdc " "Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755705577856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755705577856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755705577857 ""}
{ "Warning" "WSTA_SCC_LOOP" "92 " "Found combinational loop of 92 nodes" { { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|combout " "Node \"pixel_fifo\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datac " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|combout " "Node \"pixel_fifo\|write_ptr_bin_next~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~1\|dataa " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~1\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~3\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~3\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|dataa " "Node \"pixel_fifo\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|combout " "Node \"pixel_fifo\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|dataa " "Node \"pixel_fifo\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|datab " "Node \"pixel_fifo\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~3\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~5\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~5\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|datab " "Node \"pixel_fifo\|Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~5\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~7\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~7\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~7\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|dataa " "Node \"pixel_fifo\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|combout " "Node \"pixel_fifo\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|datad " "Node \"pixel_fifo\|Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~7\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~7\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~9\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~9\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[4\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[4\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|dataa " "Node \"pixel_fifo\|Equal0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|combout " "Node \"pixel_fifo\|Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~8\|dataa " "Node \"pixel_fifo\|Equal0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~8\|combout " "Node \"pixel_fifo\|Equal0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datad " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|datab " "Node \"pixel_fifo\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~9\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~11\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~11\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~11\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|datab " "Node \"pixel_fifo\|Equal0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[4\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~11\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~11\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~13\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~13\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[6\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[6\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|dataa " "Node \"pixel_fifo\|Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|combout " "Node \"pixel_fifo\|Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~8\|datab " "Node \"pixel_fifo\|Equal0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~13\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[7\]~15\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[7\]~15\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[7\]~15\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|datab " "Node \"pixel_fifo\|Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[6\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[7\]~15\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[7\]~15\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[8\]~17\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[8\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[8\]~17\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~6\|dataa " "Node \"pixel_fifo\|Equal0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~6\|combout " "Node \"pixel_fifo\|Equal0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~7\|datad " "Node \"pixel_fifo\|Equal0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~7\|combout " "Node \"pixel_fifo\|Equal0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~8\|datac " "Node \"pixel_fifo\|Equal0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[8\]~17\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[8\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[9\]~19\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[9\]~19\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[9\]~19\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~6\|datab " "Node \"pixel_fifo\|Equal0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[9\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[9\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~7\|datab " "Node \"pixel_fifo\|Equal0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[9\]~19\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[9\]~19\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[10\]~21\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[10\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[10\]~21\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~5\|dataa " "Node \"pixel_fifo\|Equal0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~5\|combout " "Node \"pixel_fifo\|Equal0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~7\|dataa " "Node \"pixel_fifo\|Equal0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[9\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[10\]~21\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[10\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[11\]~12\|cin " "Node \"pixel_fifo\|write_ptr_gray_next\[11\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[11\]~12\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[11\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~5\|datac " "Node \"pixel_fifo\|Equal0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~1\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755705577859 ""}  } { { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 64 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 30 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1755705577859 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "92 " "Design contains combinational loop of 92 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1755705577860 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755705577864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1755705577864 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755705577865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755705577903 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755705577903 ""}  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755705577903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755705577903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Destination node clk_div~0" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755705577903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755705577903 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755705577903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755705577903 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755705577903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync_133  " "Automatically promoted node reset_sync_133 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755705577903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755705577903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755705577903 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755705577903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755705578061 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755705578062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755705578062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755705578063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755705578064 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755705578065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755705578065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755705578065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755705578094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 Block RAM " "Packed 3 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1755705578095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755705578095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755705578126 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755705578129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755705578445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755705578528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755705578540 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755705579726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755705579726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755705579920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755705580400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755705580400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755705580802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755705580802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755705580805 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755705580889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755705580897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755705581020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755705581020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755705581178 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755705581499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/pfa_sensor_fusion.fit.smsg " "Generated suppressed messages file C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/pfa_sensor_fusion.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755705581724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6138 " "Peak virtual memory: 6138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755705582115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 20 16:59:42 2025 " "Processing ended: Wed Aug 20 16:59:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755705582115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755705582115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755705582115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755705582115 ""}
