<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1599</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1599-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1599.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-319</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:958px;left:69px;white-space:nowrap" class="ft02">35.21&#160;&#160;MSRS IN THE P6 FAMILY&#160;PROCESSORS</p>
<p style="position:absolute;top:994px;left:69px;white-space:nowrap" class="ft05">The following&#160;MSRs are defined for the&#160;P6&#160;family&#160;processors. The MSRs in&#160;this table that&#160;are shaded&#160;are available&#160;<br/>only in&#160;the&#160;Pentium II&#160;and Pentium&#160;III&#160;processors.&#160;Beginning&#160;with the&#160;Pentium 4&#160;processor,&#160;some&#160;of&#160;the MSRs in this&#160;<br/>list have&#160;been designated as&#160;‚Äúarchitectural‚Äù and&#160;have had their&#160;names changed.&#160;<a href="o_fe12b1e2a880e0ce-1283.html">See Table 35-2 for a&#160;</a>list of&#160;the&#160;<br/>architectural MSRs.</p>
<p style="position:absolute;top:189px;left:81px;white-space:nowrap" class="ft03">404H</p>
<p style="position:absolute;top:189px;left:137px;white-space:nowrap" class="ft03">1028</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft03">IA32_MC1_CTL</p>
<p style="position:absolute;top:189px;left:417px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:213px;left:81px;white-space:nowrap" class="ft03">405H</p>
<p style="position:absolute;top:213px;left:137px;white-space:nowrap" class="ft03">1029</p>
<p style="position:absolute;top:213px;left:186px;white-space:nowrap" class="ft03">IA32_MC1_STATUS</p>
<p style="position:absolute;top:213px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, ‚ÄúIA32_MCi_STATUS MSRS.‚Äù</a></p>
<p style="position:absolute;top:236px;left:81px;white-space:nowrap" class="ft03">406H</p>
<p style="position:absolute;top:236px;left:137px;white-space:nowrap" class="ft03">1030</p>
<p style="position:absolute;top:236px;left:186px;white-space:nowrap" class="ft03">IA32_MC1_ADDR</p>
<p style="position:absolute;top:236px;left:417px;white-space:nowrap" class="ft06">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù<br/></a>The&#160;IA32_MC1_ADDR register is&#160;either not implemented&#160;or&#160;contains no&#160;</p>
<p style="position:absolute;top:274px;left:417px;white-space:nowrap" class="ft03">address&#160;if&#160;the ADDRV flag&#160;in&#160;the IA32_MC1_STATUS register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:290px;left:417px;white-space:nowrap" class="ft03">When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;and writes to&#160;this MSR&#160;</p>
<p style="position:absolute;top:307px;left:417px;white-space:nowrap" class="ft03">will cause a general-protection exception.</p>
<p style="position:absolute;top:331px;left:81px;white-space:nowrap" class="ft03">408H</p>
<p style="position:absolute;top:331px;left:137px;white-space:nowrap" class="ft03">1032</p>
<p style="position:absolute;top:331px;left:186px;white-space:nowrap" class="ft03">IA32_MC2_CTL</p>
<p style="position:absolute;top:331px;left:417px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:355px;left:81px;white-space:nowrap" class="ft03">409H</p>
<p style="position:absolute;top:355px;left:137px;white-space:nowrap" class="ft03">1033</p>
<p style="position:absolute;top:355px;left:186px;white-space:nowrap" class="ft03">IA32_MC2_STATUS</p>
<p style="position:absolute;top:355px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-512.html">e Chapter&#160;15.3.2.2, ‚ÄúIA32_MCi_STATUS&#160;MSRS.‚Äù</a></p>
<p style="position:absolute;top:379px;left:80px;white-space:nowrap" class="ft03">40AH</p>
<p style="position:absolute;top:379px;left:137px;white-space:nowrap" class="ft03">1034</p>
<p style="position:absolute;top:379px;left:186px;white-space:nowrap" class="ft03">IA32_MC2_ADDR</p>
<p style="position:absolute;top:379px;left:417px;white-space:nowrap" class="ft07">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù<br/></a>The&#160;IA32_MC2_ADDR register is&#160;either not implemented&#160;or&#160;contains no&#160;</p>
<p style="position:absolute;top:417px;left:417px;white-space:nowrap" class="ft03">address&#160;if&#160;the ADDRV flag&#160;in&#160;the IA32_MC2_STATUS register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:433px;left:417px;white-space:nowrap" class="ft03">When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;and writes to&#160;this MSR&#160;</p>
<p style="position:absolute;top:450px;left:417px;white-space:nowrap" class="ft03">will cause a general-protection exception.</p>
<p style="position:absolute;top:474px;left:81px;white-space:nowrap" class="ft03">40CH</p>
<p style="position:absolute;top:474px;left:137px;white-space:nowrap" class="ft03">1036</p>
<p style="position:absolute;top:474px;left:186px;white-space:nowrap" class="ft03">MSR_MC4_CTL</p>
<p style="position:absolute;top:474px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section 15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:498px;left:80px;white-space:nowrap" class="ft03">40DH</p>
<p style="position:absolute;top:498px;left:137px;white-space:nowrap" class="ft03">1037</p>
<p style="position:absolute;top:498px;left:187px;white-space:nowrap" class="ft03">MSR_MC4_STATUS</p>
<p style="position:absolute;top:498px;left:417px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section 15.3.2.2, ‚ÄúIA32_MCi_STATUS MSRS.‚Äù</a></p>
<p style="position:absolute;top:522px;left:81px;white-space:nowrap" class="ft03">40EH</p>
<p style="position:absolute;top:522px;left:137px;white-space:nowrap" class="ft03">1038</p>
<p style="position:absolute;top:522px;left:186px;white-space:nowrap" class="ft03">MSR_MC4_ADDR</p>
<p style="position:absolute;top:522px;left:417px;white-space:nowrap" class="ft06">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, ‚ÄúIA32_MCi_ADDR&#160;MSRs.‚Äù<br/></a>The MSR_MC4_ADDR&#160;register&#160;is either&#160;not implemented or&#160;contains no&#160;</p>
<p style="position:absolute;top:559px;left:417px;white-space:nowrap" class="ft03">address&#160;if&#160;the ADDRV flag&#160;in&#160;the MSR_MC4_STATUS&#160;register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:576px;left:417px;white-space:nowrap" class="ft03">When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;and writes to&#160;this MSR&#160;</p>
<p style="position:absolute;top:592px;left:417px;white-space:nowrap" class="ft03">will cause a general-protection exception.</p>
<p style="position:absolute;top:616px;left:81px;white-space:nowrap" class="ft03">410H</p>
<p style="position:absolute;top:616px;left:137px;white-space:nowrap" class="ft03">1040</p>
<p style="position:absolute;top:616px;left:186px;white-space:nowrap" class="ft03">MSR_MC3_CTL</p>
<p style="position:absolute;top:616px;left:417px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section 15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:640px;left:81px;white-space:nowrap" class="ft03">411H</p>
<p style="position:absolute;top:640px;left:137px;white-space:nowrap" class="ft03">1041</p>
<p style="position:absolute;top:640px;left:186px;white-space:nowrap" class="ft03">MSR_MC3_STATUS</p>
<p style="position:absolute;top:640px;left:417px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section 15.3.2.2, ‚ÄúIA32_MCi_STATUS MSRS.‚Äù</a></p>
<p style="position:absolute;top:664px;left:81px;white-space:nowrap" class="ft03">412H</p>
<p style="position:absolute;top:664px;left:137px;white-space:nowrap" class="ft03">1042</p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft03">MSR_MC3_ADDR</p>
<p style="position:absolute;top:664px;left:417px;white-space:nowrap" class="ft07">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù&#160;<br/></a>The MSR_MC3_ADDR&#160;register&#160;is either&#160;not implemented or&#160;contains no&#160;</p>
<p style="position:absolute;top:701px;left:417px;white-space:nowrap" class="ft03">address&#160;if&#160;the ADDRV flag&#160;in&#160;the MSR_MC3_STATUS&#160;register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:718px;left:417px;white-space:nowrap" class="ft03">When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;and writes to&#160;this MSR&#160;</p>
<p style="position:absolute;top:735px;left:417px;white-space:nowrap" class="ft03">will cause a general-protection exception.</p>
<p style="position:absolute;top:759px;left:81px;white-space:nowrap" class="ft03">600H</p>
<p style="position:absolute;top:759px;left:137px;white-space:nowrap" class="ft03">1536</p>
<p style="position:absolute;top:759px;left:186px;white-space:nowrap" class="ft03">IA32_DS_AREA</p>
<p style="position:absolute;top:759px;left:417px;white-space:nowrap" class="ft07">DS Save&#160;Area (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Points to&#160;the DS buffer&#160;management&#160;area, which&#160;is used to&#160;manage the&#160;</p>
<p style="position:absolute;top:817px;left:417px;white-space:nowrap" class="ft03">BTS&#160;and PEBS&#160;buffers.&#160;Se<a href="˛ˇ">e Section 18.12.4,&#160;‚ÄúDebug&#160;Store&#160;(DS)&#160;</a></p>
<p style="position:absolute;top:834px;left:417px;white-space:nowrap" class="ft03"><a href="˛ˇ">Mechanism.‚Äù</a></p>
<p style="position:absolute;top:858px;left:186px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:858px;left:417px;white-space:nowrap" class="ft07">DS&#160;Buffer&#160;Management&#160;Area<br/>Linear address of&#160;the first byte of&#160;the DS&#160;buffer&#160;management&#160;area.</p>
<p style="position:absolute;top:903px;left:186px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:903px;left:417px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:100px;left:275px;white-space:nowrap" class="ft04">Table 35-45. &#160;MSRs&#160;in Pentium&#160;M Processors (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:124px;left:251px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:124px;left:579px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
