function CodeDefine() { 
this.def = new Array();
this.def["gpio_isr_control_s32k144_B"] = {file: "gpio_isr_control_s32k144_c.html",line:25,type:"var"};this.def["gpio_isr_control_s32k144_DW"] = {file: "gpio_isr_control_s32k144_c.html",line:28,type:"var"};this.def["gpio_isr_control_s32k144_M_"] = {file: "gpio_isr_control_s32k144_c.html",line:31,type:"var"};this.def["gpio_isr_control_s32k144_M"] = {file: "gpio_isr_control_s32k144_c.html",line:32,type:"var"};this.def["GPIPORTC12_callback"] = {file: "gpio_isr_control_s32k144_c.html",line:34,type:"fcn"};this.def["g_Disable_the_interrupt_for_SW2"] = {file: "gpio_isr_control_s32k144_c.html",line:60,type:"fcn"};this.def["gp_Enable_the_interrupt_for_SW2"] = {file: "gpio_isr_control_s32k144_c.html",line:69,type:"fcn"};this.def["gpio_isr_control_s32k144_step"] = {file: "gpio_isr_control_s32k144_c.html",line:78,type:"fcn"};this.def["gpio_isr_control_s32k144_initialize"] = {file: "gpio_isr_control_s32k144_c.html",line:128,type:"fcn"};this.def["gpio_isr_control_s32k144_terminate"] = {file: "gpio_isr_control_s32k144_c.html",line:236,type:"fcn"};this.def["B_gpio_isr_control_s32k144_T"] = {file: "gpio_isr_control_s32k144_h.html",line:49,type:"type"};this.def["DW_gpio_isr_control_s32k144_T"] = {file: "gpio_isr_control_s32k144_h.html",line:55,type:"type"};this.def["RT_MODEL_gpio_isr_control_s32_T"] = {file: "gpio_isr_control_s32k144_types_h.html",line:25,type:"type"};this.def["int8_T"] = {file: "rtwtypes_h.html",line:52,type:"type"};this.def["uint8_T"] = {file: "rtwtypes_h.html",line:53,type:"type"};this.def["int16_T"] = {file: "rtwtypes_h.html",line:54,type:"type"};this.def["uint16_T"] = {file: "rtwtypes_h.html",line:55,type:"type"};this.def["int32_T"] = {file: "rtwtypes_h.html",line:56,type:"type"};this.def["uint32_T"] = {file: "rtwtypes_h.html",line:57,type:"type"};this.def["real32_T"] = {file: "rtwtypes_h.html",line:58,type:"type"};this.def["real64_T"] = {file: "rtwtypes_h.html",line:59,type:"type"};this.def["real_T"] = {file: "rtwtypes_h.html",line:65,type:"type"};this.def["time_T"] = {file: "rtwtypes_h.html",line:66,type:"type"};this.def["boolean_T"] = {file: "rtwtypes_h.html",line:67,type:"type"};this.def["int_T"] = {file: "rtwtypes_h.html",line:68,type:"type"};this.def["uint_T"] = {file: "rtwtypes_h.html",line:69,type:"type"};this.def["ulong_T"] = {file: "rtwtypes_h.html",line:70,type:"type"};this.def["char_T"] = {file: "rtwtypes_h.html",line:71,type:"type"};this.def["uchar_T"] = {file: "rtwtypes_h.html",line:72,type:"type"};this.def["byte_T"] = {file: "rtwtypes_h.html",line:73,type:"type"};this.def["creal32_T"] = {file: "rtwtypes_h.html",line:83,type:"type"};this.def["creal64_T"] = {file: "rtwtypes_h.html",line:88,type:"type"};this.def["creal_T"] = {file: "rtwtypes_h.html",line:93,type:"type"};this.def["cint8_T"] = {file: "rtwtypes_h.html",line:100,type:"type"};this.def["cuint8_T"] = {file: "rtwtypes_h.html",line:107,type:"type"};this.def["cint16_T"] = {file: "rtwtypes_h.html",line:114,type:"type"};this.def["cuint16_T"] = {file: "rtwtypes_h.html",line:121,type:"type"};this.def["cint32_T"] = {file: "rtwtypes_h.html",line:128,type:"type"};this.def["cuint32_T"] = {file: "rtwtypes_h.html",line:135,type:"type"};this.def["pointer_T"] = {file: "rtwtypes_h.html",line:153,type:"type"};this.def["IRQn_Type"] = {file: "S32K144_h.html",line:389,type:"type"};this.def["ADC_MemMapPtr"] = {file: "S32K144_h.html",line:452,type:"type"};this.def["AIPS_MemMapPtr"] = {file: "S32K144_h.html",line:727,type:"type"};this.def["CAN_MemMapPtr"] = {file: "S32K144_h.html",line:997,type:"type"};this.def["CMP_MemMapPtr"] = {file: "S32K144_h.html",line:1773,type:"type"};this.def["CRC_MemMapPtr"] = {file: "S32K144_h.html",line:2035,type:"type"};this.def["CSE_PRAM_MemMapPtr"] = {file: "S32K144_h.html",line:2172,type:"type"};this.def["DMA_MemMapPtr"] = {file: "S32K144_h.html",line:2309,type:"type"};this.def["DMAMUX_MemMapPtr"] = {file: "S32K144_h.html",line:3130,type:"type"};this.def["EIM_MemMapPtr"] = {file: "S32K144_h.html",line:3202,type:"type"};this.def["ERM_MemMapPtr"] = {file: "S32K144_h.html",line:3285,type:"type"};this.def["EWM_MemMapPtr"] = {file: "S32K144_h.html",line:3389,type:"type"};this.def["FLEXIO_MemMapPtr"] = {file: "S32K144_h.html",line:3522,type:"type"};this.def["FTFC_MemMapPtr"] = {file: "S32K144_h.html",line:3806,type:"type"};this.def["FTM_MemMapPtr"] = {file: "S32K144_h.html",line:4036,type:"type"};this.def["GPIO_MemMapPtr"] = {file: "S32K144_h.html",line:5037,type:"type"};this.def["LMEM_MemMapPtr"] = {file: "S32K144_h.html",line:5144,type:"type"};this.def["LPI2C_MemMapPtr"] = {file: "S32K144_h.html",line:5387,type:"type"};this.def["LPIT_MemMapPtr"] = {file: "S32K144_h.html",line:5989,type:"type"};this.def["LPSPI_MemMapPtr"] = {file: "S32K144_h.html",line:6217,type:"type"};this.def["LPTMR_MemMapPtr"] = {file: "S32K144_h.html",line:6582,type:"type"};this.def["LPUART_MemMapPtr"] = {file: "S32K144_h.html",line:6706,type:"type"};this.def["MCM_MemMapPtr"] = {file: "S32K144_h.html",line:7245,type:"type"};this.def["MPU_MemMapPtr"] = {file: "S32K144_h.html",line:7579,type:"type"};this.def["MSCM_MemMapPtr"] = {file: "S32K144_h.html",line:7876,type:"type"};this.def["PCC_MemMapPtr"] = {file: "S32K144_h.html",line:8145,type:"type"};this.def["PDB_MemMapPtr"] = {file: "S32K144_h.html",line:8271,type:"type"};this.def["PMC_MemMapPtr"] = {file: "S32K144_h.html",line:8451,type:"type"};this.def["PORT_MemMapPtr"] = {file: "S32K144_h.html",line:8575,type:"type"};this.def["RCM_MemMapPtr"] = {file: "S32K144_h.html",line:8743,type:"type"};this.def["RTC_MemMapPtr"] = {file: "S32K144_h.html",line:9025,type:"type"};this.def["S32_NVIC_MemMapPtr"] = {file: "S32K144_h.html",line:9219,type:"type"};this.def["S32_SCB_MemMapPtr"] = {file: "S32K144_h.html",line:10291,type:"type"};this.def["S32_SysTick_MemMapPtr"] = {file: "S32K144_h.html",line:10774,type:"type"};this.def["SCG_MemMapPtr"] = {file: "S32K144_h.html",line:10894,type:"type"};this.def["SIM_MemMapPtr"] = {file: "S32K144_h.html",line:11235,type:"type"};this.def["SMC_MemMapPtr"] = {file: "S32K144_h.html",line:11570,type:"type"};this.def["TRGMUX_MemMapPtr"] = {file: "S32K144_h.html",line:11684,type:"type"};this.def["WDOG_MemMapPtr"] = {file: "S32K144_h.html",line:11781,type:"type"};this.def["dma_request_source_t"] = {file: "S32K144_features_h.html",line:723,type:"type"};this.def["clock_names_t"] = {file: "S32K144_features_h.html",line:852,type:"type"};this.def["sim_rtc_clk_sel_src_t"] = {file: "clock_S32K1xx_h.html",line:85,type:"type"};this.def["sim_lpoclk_sel_src_t"] = {file: "clock_S32K1xx_h.html",line:97,type:"type"};this.def["sim_clkout_src_t"] = {file: "clock_S32K1xx_h.html",line:122,type:"type"};this.def["sim_clkout_div_t"] = {file: "clock_S32K1xx_h.html",line:138,type:"type"};this.def["sim_clock_out_config_t"] = {file: "clock_S32K1xx_h.html",line:151,type:"type"};this.def["sim_lpo_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:165,type:"type"};this.def["sim_tclk_config_t"] = {file: "clock_S32K1xx_h.html",line:175,type:"type"};this.def["sim_plat_gate_config_t"] = {file: "clock_S32K1xx_h.html",line:189,type:"type"};this.def["sim_qspi_ref_clk_gating_t"] = {file: "clock_S32K1xx_h.html",line:198,type:"type"};this.def["clock_trace_src_t"] = {file: "clock_S32K1xx_h.html",line:208,type:"type"};this.def["sim_trace_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:222,type:"type"};this.def["sim_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:236,type:"type"};this.def["scg_system_clock_src_t"] = {file: "clock_S32K1xx_h.html",line:252,type:"type"};this.def["scg_system_clock_div_t"] = {file: "clock_S32K1xx_h.html",line:276,type:"type"};this.def["scg_system_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:288,type:"type"};this.def["scg_clockout_src_t"] = {file: "clock_S32K1xx_h.html",line:306,type:"type"};this.def["scg_async_clock_div_t"] = {file: "clock_S32K1xx_h.html",line:324,type:"type"};this.def["scg_sosc_monitor_mode_t"] = {file: "clock_S32K1xx_h.html",line:336,type:"type"};this.def["scg_sosc_range_t"] = {file: "clock_S32K1xx_h.html",line:346,type:"type"};this.def["scg_sosc_gain_t"] = {file: "clock_S32K1xx_h.html",line:356,type:"type"};this.def["scg_sosc_ext_ref_t"] = {file: "clock_S32K1xx_h.html",line:366,type:"type"};this.def["scg_sosc_config_t"] = {file: "clock_S32K1xx_h.html",line:392,type:"type"};this.def["scg_sirc_range_t"] = {file: "clock_S32K1xx_h.html",line:401,type:"type"};this.def["scg_sirc_config_t"] = {file: "clock_S32K1xx_h.html",line:419,type:"type"};this.def["scg_firc_range_t"] = {file: "clock_S32K1xx_h.html",line:428,type:"type"};this.def["scg_firc_config_t"] = {file: "clock_S32K1xx_h.html",line:447,type:"type"};this.def["scg_spll_monitor_mode_t"] = {file: "clock_S32K1xx_h.html",line:458,type:"type"};this.def["scg_spll_clock_prediv_t"] = {file: "clock_S32K1xx_h.html",line:475,type:"type"};this.def["scg_spll_clock_multiply_t"] = {file: "clock_S32K1xx_h.html",line:514,type:"type"};this.def["scg_spll_config_t"] = {file: "clock_S32K1xx_h.html",line:535,type:"type"};this.def["scg_rtc_config_t"] = {file: "clock_S32K1xx_h.html",line:545,type:"type"};this.def["scg_clock_mode_config_t"] = {file: "clock_S32K1xx_h.html",line:558,type:"type"};this.def["scg_clockout_config_t"] = {file: "clock_S32K1xx_h.html",line:568,type:"type"};this.def["scg_config_t"] = {file: "clock_S32K1xx_h.html",line:583,type:"type"};this.def["peripheral_clock_source_t"] = {file: "clock_S32K1xx_h.html",line:588,type:"type"};this.def["peripheral_clock_frac_t"] = {file: "clock_S32K1xx_h.html",line:611,type:"type"};this.def["peripheral_clock_divider_t"] = {file: "clock_S32K1xx_h.html",line:626,type:"type"};this.def["peripheral_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:645,type:"type"};this.def["pcc_config_t"] = {file: "clock_S32K1xx_h.html",line:654,type:"type"};this.def["pmc_lpo_clock_config_t"] = {file: "clock_S32K1xx_h.html",line:664,type:"type"};this.def["pmc_config_t"] = {file: "clock_S32K1xx_h.html",line:673,type:"type"};this.def["clock_manager_user_config_t"] = {file: "clock_S32K1xx_h.html",line:685,type:"type"};this.def["clock_user_config_t"] = {file: "clock_S32K1xx_h.html",line:687,type:"type"};this.def["pwr_modes_t"] = {file: "clock_S32K1xx_h.html",line:703,type:"type"};this.def["xosc_ref_t"] = {file: "clock_S32K1xx_h.html",line:714,type:"type"};this.def["module_clk_config_t"] = {file: "clock_S32K1xx_h.html",line:726,type:"type"};this.def["sys_clk_config_t"] = {file: "clock_S32K1xx_h.html",line:736,type:"type"};this.def["clock_source_config_t"] = {file: "clock_S32K1xx_h.html",line:757,type:"type"};this.def["clock_manager_notify_t"] = {file: "clock_S32K1xx_h.html",line:769,type:"type"};this.def["clock_manager_callback_type_t"] = {file: "clock_S32K1xx_h.html",line:780,type:"type"};this.def["clock_manager_policy_t"] = {file: "clock_S32K1xx_h.html",line:790,type:"type"};this.def["clock_notify_struct_t"] = {file: "clock_S32K1xx_h.html",line:801,type:"type"};this.def[")"] = {file: "clock_S32K1xx_h.html",line:807,type:"type"};this.def["clock_manager_callback_user_config_t"] = {file: "clock_S32K1xx_h.html",line:818,type:"type"};this.def["clock_manager_state_t"] = {file: "clock_S32K1xx_h.html",line:832,type:"type"};this.def["interrupt_manager_cpu_targets_t"] = {file: "interrupt_manager_h.html",line:61,type:"type"};this.def["interrupt_core_enable_t"] = {file: "interrupt_manager_h.html",line:74,type:"type"};this.def[")"] = {file: "interrupt_manager_h.html",line:79,type:"type"};this.def["lpit_timer_modes_t"] = {file: "lpit_driver_h.html",line:77,type:"type"};this.def["lpit_trigger_source_t"] = {file: "lpit_driver_h.html",line:90,type:"type"};this.def["lpit_period_units_t"] = {file: "lpit_driver_h.html",line:102,type:"type"};this.def["lpit_user_config_t"] = {file: "lpit_driver_h.html",line:117,type:"type"};this.def["lpit_user_channel_config_t"] = {file: "lpit_driver_h.html",line:142,type:"type"};this.def["SYSTEM_INIT_TASK"] = {file: "mbd_main_c.html",line:31,type:"fcn"};this.def["SYSTEM_TASK"] = {file: "mbd_main_c.html",line:37,type:"fcn"};this.def["LPIT0_Ch0_IRQHandler"] = {file: "mbd_main_c.html",line:44,type:"fcn"};this.def["lpit0_init"] = {file: "mbd_main_c.html",line:50,type:"fcn"};this.def["main"] = {file: "mbd_main_c.html",line:93,type:"fcn"};this.def["PCC_SetPeripheralClockControl"] = {file: "pcc_hw_access_h.html",line:59,type:"fcn"};this.def["PCC_SetClockMode"] = {file: "pcc_hw_access_h.html",line:86,type:"fcn"};this.def["PCC_GetClockMode"] = {file: "pcc_hw_access_h.html",line:116,type:"fcn"};this.def["PCC_GetClockSourceSel"] = {file: "pcc_hw_access_h.html",line:136,type:"fcn"};this.def["PCC_GetFracValueSel"] = {file: "pcc_hw_access_h.html",line:156,type:"fcn"};this.def["PCC_GetDividerSel"] = {file: "pcc_hw_access_h.html",line:182,type:"fcn"};this.def["pins_channel_type_t"] = {file: "pins_driver_h.html",line:41,type:"type"};this.def["pins_channel_type_t"] = {file: "pins_driver_h.html",line:48,type:"type"};this.def["pins_level_type_t"] = {file: "pins_driver_h.html",line:56,type:"type"};this.def["port_data_direction_t"] = {file: "pins_driver_h.html",line:67,type:"type"};this.def["port_pull_config_t"] = {file: "pins_driver_h.html",line:79,type:"type"};this.def["port_open_drain_t"] = {file: "pins_driver_h.html",line:91,type:"type"};this.def["port_drive_strength_t"] = {file: "pins_driver_h.html",line:116,type:"type"};this.def["port_mux_t"] = {file: "pins_driver_h.html",line:140,type:"type"};this.def["port_interrupt_config_t"] = {file: "pins_driver_h.html",line:166,type:"type"};this.def["port_slew_rate_t"] = {file: "pins_driver_h.html",line:177,type:"type"};this.def["port_digital_filter_clock_t"] = {file: "pins_driver_h.html",line:188,type:"type"};this.def["port_digital_filter_config_t"] = {file: "pins_driver_h.html",line:198,type:"type"};this.def["port_global_control_pins_t"] = {file: "pins_driver_h.html",line:208,type:"type"};this.def["port_over_current_config_t"] = {file: "pins_driver_h.html",line:220,type:"type"};this.def["port_ddr_type_t"] = {file: "pins_driver_h.html",line:235,type:"type"};this.def["port_ddr_trim_delay_t"] = {file: "pins_driver_h.html",line:251,type:"type"};this.def["port_ddr_crpoint_t"] = {file: "pins_driver_h.html",line:267,type:"type"};this.def["port_ddr_trim_t"] = {file: "pins_driver_h.html",line:282,type:"type"};this.def["port_ddr_input_t"] = {file: "pins_driver_h.html",line:292,type:"type"};this.def["port_on_die_termination_t"] = {file: "pins_driver_h.html",line:308,type:"type"};this.def["pin_ddr_config_t"] = {file: "pins_driver_h.html",line:322,type:"type"};this.def["port_mux_t"] = {file: "pins_driver_h.html",line:348,type:"type"};this.def["siul2_interrupt_type_t"] = {file: "pins_driver_h.html",line:360,type:"type"};this.def["siul2_interrupt_dma_select_t"] = {file: "pins_driver_h.html",line:371,type:"type"};this.def["siul2_interrupt_config_t"] = {file: "pins_driver_h.html",line:387,type:"type"};this.def["port_output_buffer_t"] = {file: "pins_driver_h.html",line:397,type:"type"};this.def["port_input_buffer_t"] = {file: "pins_driver_h.html",line:407,type:"type"};this.def["port_hysteresis_t"] = {file: "pins_driver_h.html",line:420,type:"type"};this.def["port_invert_output_t"] = {file: "pins_driver_h.html",line:432,type:"type"};this.def["port_invert_input_t"] = {file: "pins_driver_h.html",line:444,type:"type"};this.def["port_pull_keep_t"] = {file: "pins_driver_h.html",line:456,type:"type"};this.def["port_pull_keeper_select_t"] = {file: "pins_driver_h.html",line:466,type:"type"};this.def["port_pull_up_down_t"] = {file: "pins_driver_h.html",line:478,type:"type"};this.def["port_analog_pad_t"] = {file: "pins_driver_h.html",line:491,type:"type"};this.def["port_input_mux_t"] = {file: "pins_driver_h.html",line:519,type:"type"};this.def["port_safe_mode_t"] = {file: "pins_driver_h.html",line:530,type:"type"};this.def["port_slew_rate_control_t"] = {file: "pins_driver_h.html",line:543,type:"type"};this.def["port_slew_rate_t"] = {file: "pins_driver_h.html",line:557,type:"type"};this.def["pin_settings_config_t"] = {file: "pins_driver_h.html",line:642,type:"type"};this.def["PMC_SetLpoMode"] = {file: "pmc_hw_access_h.html",line:53,type:"fcn"};this.def["PMC_GetLpoMode"] = {file: "pmc_hw_access_h.html",line:71,type:"fcn"};this.def["PMC_SetLpoTrimValue"] = {file: "pmc_hw_access_h.html",line:87,type:"fcn"};this.def["power_manager_policy_t"] = {file: "power_manager_h.html",line:76,type:"type"};this.def["power_manager_notify_t"] = {file: "power_manager_h.html",line:92,type:"type"};this.def["power_manager_callback_type_t"] = {file: "power_manager_h.html",line:108,type:"type"};this.def["power_manager_callback_data_t"] = {file: "power_manager_h.html",line:118,type:"type"};this.def["power_manager_notify_struct_t"] = {file: "power_manager_h.html",line:149,type:"type"};this.def[")"] = {file: "power_manager_h.html",line:173,type:"type"};this.def["power_manager_callback_user_config_t"] = {file: "power_manager_h.html",line:193,type:"type"};this.def["power_manager_state_t"] = {file: "power_manager_h.html",line:212,type:"type"};this.def["power_manager_modes_t"] = {file: "power_manager_S32K1xx_h.html",line:82,type:"type"};this.def["power_manager_user_config_t"] = {file: "power_manager_S32K1xx_h.html",line:102,type:"type"};this.def["power_mode_stat_t"] = {file: "power_manager_S32K1xx_h.html",line:117,type:"type"};this.def["smc_run_mode_t"] = {file: "power_manager_S32K1xx_h.html",line:128,type:"type"};this.def["smc_stop_mode_t"] = {file: "power_manager_S32K1xx_h.html",line:139,type:"type"};this.def["smc_stop_option_t"] = {file: "power_manager_S32K1xx_h.html",line:150,type:"type"};this.def["smc_power_mode_protection_config_t"] = {file: "power_manager_S32K1xx_h.html",line:162,type:"type"};this.def["smc_power_mode_config_t"] = {file: "power_manager_S32K1xx_h.html",line:178,type:"type"};this.def["rcm_source_names_t"] = {file: "power_manager_S32K1xx_h.html",line:201,type:"type"};this.def["POWER_SYS_DoGetDefaultConfig"] = {file: "power_manager_S32K1xx_h.html",line:264,type:"fcn"};this.def["RCM_GetSrcStatusCmd"] = {file: "power_rcm_hw_access_h.html",line:47,type:"fcn"};this.def["SMC_SetRunModeControl"] = {file: "power_smc_hw_access_h.html",line:103,type:"fcn"};this.def["SMC_SetStopModeControl"] = {file: "power_smc_hw_access_h.html",line:123,type:"fcn"};this.def["SMC_SetStopOption"] = {file: "power_smc_hw_access_h.html",line:145,type:"fcn"};this.def["SMC_GetPowerModeStatus"] = {file: "power_smc_hw_access_h.html",line:176,type:"fcn"};this.def["SCG_GetClockoutSourceSel"] = {file: "scg_hw_access_h.html",line:55,type:"fcn"};this.def["SCG_GetCurrentSystemClockSource"] = {file: "scg_hw_access_h.html",line:69,type:"fcn"};this.def["SCG_GetCurrentCoreClockDividerRatio"] = {file: "scg_hw_access_h.html",line:82,type:"fcn"};this.def["SCG_GetCurrentBusClockDividerRatio"] = {file: "scg_hw_access_h.html",line:95,type:"fcn"};this.def["SCG_GetCurrentSlowClockDividerRatio"] = {file: "scg_hw_access_h.html",line:108,type:"fcn"};this.def["SCG_SetRunClockControl"] = {file: "scg_hw_access_h.html",line:121,type:"fcn"};this.def["SCG_SetVlprClockControl"] = {file: "scg_hw_access_h.html",line:138,type:"fcn"};this.def["SCG_SetHsrunClockControl"] = {file: "scg_hw_access_h.html",line:157,type:"fcn"};this.def["SCG_GetFircFirstAsyncDivider"] = {file: "scg_hw_access_h.html",line:176,type:"fcn"};this.def["SCG_GetFircSecondAsyncDivider"] = {file: "scg_hw_access_h.html",line:189,type:"fcn"};this.def["SCG_SetFircAsyncConfig"] = {file: "scg_hw_access_h.html",line:204,type:"fcn"};this.def["SCG_GetSircFirstAsyncDivider"] = {file: "scg_hw_access_h.html",line:220,type:"fcn"};this.def["SCG_GetSircSecondAsyncDivider"] = {file: "scg_hw_access_h.html",line:233,type:"fcn"};this.def["SCG_SetSircAsyncConfig"] = {file: "scg_hw_access_h.html",line:248,type:"fcn"};this.def["SCG_GetSoscFirstAsyncDivider"] = {file: "scg_hw_access_h.html",line:265,type:"fcn"};this.def["SCG_GetSoscSecondAsyncDivider"] = {file: "scg_hw_access_h.html",line:278,type:"fcn"};this.def["SCG_SetSoscAsyncConfig"] = {file: "scg_hw_access_h.html",line:293,type:"fcn"};this.def["SCG_GetSpllFirstAsyncDivider"] = {file: "scg_hw_access_h.html",line:309,type:"fcn"};this.def["SCG_GetSpllSecondAsyncDivider"] = {file: "scg_hw_access_h.html",line:322,type:"fcn"};this.def["SCG_SetSpllAsyncConfig"] = {file: "scg_hw_access_h.html",line:337,type:"fcn"};this.def["SCG_SetClockoutSourceSel"] = {file: "scg_hw_access_h.html",line:353,type:"fcn"};this.def["SCG_GetSircSystemClockMode"] = {file: "scg_hw_access_h.html",line:423,type:"fcn"};this.def["SCG_GetSircStatus"] = {file: "scg_hw_access_h.html",line:440,type:"fcn"};this.def["SCG_GetSircRange"] = {file: "scg_hw_access_h.html",line:452,type:"fcn"};this.def["SCG_ClearSircLock"] = {file: "scg_hw_access_h.html",line:462,type:"fcn"};this.def["SCG_ClearSircControl"] = {file: "scg_hw_access_h.html",line:474,type:"fcn"};this.def["SCG_SetSircConfiguration"] = {file: "scg_hw_access_h.html",line:487,type:"fcn"};this.def["SCG_SetSircControl"] = {file: "scg_hw_access_h.html",line:501,type:"fcn"};this.def["SCG_GetFircSystemClockMode"] = {file: "scg_hw_access_h.html",line:523,type:"fcn"};this.def["SCG_GetFircStatus"] = {file: "scg_hw_access_h.html",line:540,type:"fcn"};this.def["SCG_GetFircRange"] = {file: "scg_hw_access_h.html",line:552,type:"fcn"};this.def["SCG_ClearFircLock"] = {file: "scg_hw_access_h.html",line:565,type:"fcn"};this.def["SCG_ClearFircControl"] = {file: "scg_hw_access_h.html",line:578,type:"fcn"};this.def["SCG_SetFircConfiguration"] = {file: "scg_hw_access_h.html",line:591,type:"fcn"};this.def["SCG_SetFircControl"] = {file: "scg_hw_access_h.html",line:604,type:"fcn"};this.def["SCG_GetSoscSystemClockMode"] = {file: "scg_hw_access_h.html",line:625,type:"fcn"};this.def["SCG_GetSoscStatus"] = {file: "scg_hw_access_h.html",line:642,type:"fcn"};this.def["SCG_ClearSoscLock"] = {file: "scg_hw_access_h.html",line:652,type:"fcn"};this.def["SCG_ClearSoscControl"] = {file: "scg_hw_access_h.html",line:664,type:"fcn"};this.def["SCG_SetSoscConfiguration"] = {file: "scg_hw_access_h.html",line:685,type:"fcn"};this.def["SCG_SetSoscControl"] = {file: "scg_hw_access_h.html",line:701,type:"fcn"};this.def["SCG_GetSpllSystemClockMode"] = {file: "scg_hw_access_h.html",line:723,type:"fcn"};this.def["SCG_GetSpllStatus"] = {file: "scg_hw_access_h.html",line:740,type:"fcn"};this.def["SCG_GetSpllPredivider"] = {file: "scg_hw_access_h.html",line:752,type:"fcn"};this.def["SCG_GetSpllMultiplier"] = {file: "scg_hw_access_h.html",line:764,type:"fcn"};this.def["SCG_ClearSpllLock"] = {file: "scg_hw_access_h.html",line:777,type:"fcn"};this.def["SCG_ClearSpllControl"] = {file: "scg_hw_access_h.html",line:790,type:"fcn"};this.def["SCG_SetSpllConfiguration"] = {file: "scg_hw_access_h.html",line:803,type:"fcn"};this.def["SCG_SetSpllControl"] = {file: "scg_hw_access_h.html",line:818,type:"fcn"};this.def["SIM_GetRtcClkSrc"] = {file: "sim_hw_access_h.html",line:53,type:"fcn"};this.def["SIM_SetLpoClocks"] = {file: "sim_hw_access_h.html",line:68,type:"fcn"};this.def["SIM_SetEimClockGate"] = {file: "sim_hw_access_h.html",line:94,type:"fcn"};this.def["SIM_GetEimClockGate"] = {file: "sim_hw_access_h.html",line:110,type:"fcn"};this.def["SIM_SetErmClockGate"] = {file: "sim_hw_access_h.html",line:125,type:"fcn"};this.def["SIM_GetErmClockGate"] = {file: "sim_hw_access_h.html",line:143,type:"fcn"};this.def["SIM_SetDmaClockGate"] = {file: "sim_hw_access_h.html",line:158,type:"fcn"};this.def["SIM_GetDmaClockGate"] = {file: "sim_hw_access_h.html",line:176,type:"fcn"};this.def["SIM_SetMpuClockGate"] = {file: "sim_hw_access_h.html",line:192,type:"fcn"};this.def["SIM_GetMpuClockGate"] = {file: "sim_hw_access_h.html",line:208,type:"fcn"};this.def["SIM_SetMscmClockGate"] = {file: "sim_hw_access_h.html",line:223,type:"fcn"};this.def["SIM_GetMscmClockGate"] = {file: "sim_hw_access_h.html",line:239,type:"fcn"};this.def["SIM_SetQspiIntRefClockGate"] = {file: "sim_hw_access_h.html",line:255,type:"fcn"};this.def["QSPI_GetClockingModeSelection"] = {file: "sim_hw_access_h.html",line:271,type:"fcn"};this.def["SIM_GetClockingModeSelection"] = {file: "sim_hw_access_h.html",line:284,type:"fcn"};this.def["QSPI_GetClockingProgrammableDividerValue"] = {file: "sim_hw_access_h.html",line:297,type:"fcn"};this.def["SIM_GetFtm0ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:310,type:"fcn"};this.def["SIM_GetFtm1ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:321,type:"fcn"};this.def["SIM_GetFtm2ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:332,type:"fcn"};this.def["SIM_GetFtm3ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:343,type:"fcn"};this.def["SIM_GetFtm4ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:355,type:"fcn"};this.def["SIM_GetFtm5ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:368,type:"fcn"};this.def["SIM_GetFtm6ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:381,type:"fcn"};this.def["SIM_GetFtm7ExternalClkPinMode"] = {file: "sim_hw_access_h.html",line:395,type:"fcn"};this.def["SIM_GetLpo32KStatus"] = {file: "sim_hw_access_h.html",line:406,type:"fcn"};this.def["SIM_GetLpo1KStatus"] = {file: "sim_hw_access_h.html",line:416,type:"fcn"};this.def["SIM_GetLpoClkSelectorValue"] = {file: "sim_hw_access_h.html",line:429,type:"fcn"};this.def["SIM_GetClockoutStatus"] = {file: "sim_hw_access_h.html",line:442,type:"fcn"};this.def["SIM_GetClockoutDividerValue"] = {file: "sim_hw_access_h.html",line:455,type:"fcn"};this.def["SIM_GetClockoutSelectorValue"] = {file: "sim_hw_access_h.html",line:468,type:"fcn"};this.def["SIM_SetClockout"] = {file: "sim_hw_access_h.html",line:480,type:"fcn"};this.def["SIM_SetTraceClockSource"] = {file: "sim_hw_access_h.html",line:501,type:"fcn"};this.def["SIM_ClearTraceClockConfig"] = {file: "sim_hw_access_h.html",line:519,type:"fcn"};this.def["SIM_SetTraceClockConfig"] = {file: "sim_hw_access_h.html",line:533,type:"fcn"};this.def["SMC_GetCurrentRunningMode"] = {file: "smc_hw_access_h.html",line:53,type:"fcn"};}
CodeDefine.instance = new CodeDefine();
var testHarnessInfo = {OwnerFileName: "", HarnessOwner: "", HarnessName: "", IsTestHarness: "0"};
var relPathToBuildDir = "../ert_main.c";
var fileSep = "\\";
var isPC = true;
function Html2SrcLink() {
	this.html2SrcPath = new Array;
	this.html2Root = new Array;
	this.html2SrcPath["gpio_isr_control_s32k144_c.html"] = "../gpio_isr_control_s32k144.c";
	this.html2Root["gpio_isr_control_s32k144_c.html"] = "gpio_isr_control_s32k144_c.html";
	this.html2SrcPath["gpio_isr_control_s32k144_h.html"] = "../gpio_isr_control_s32k144.h";
	this.html2Root["gpio_isr_control_s32k144_h.html"] = "gpio_isr_control_s32k144_h.html";
	this.html2SrcPath["gpio_isr_control_s32k144_private_h.html"] = "../gpio_isr_control_s32k144_private.h";
	this.html2Root["gpio_isr_control_s32k144_private_h.html"] = "gpio_isr_control_s32k144_private_h.html";
	this.html2SrcPath["gpio_isr_control_s32k144_types_h.html"] = "../gpio_isr_control_s32k144_types.h";
	this.html2Root["gpio_isr_control_s32k144_types_h.html"] = "gpio_isr_control_s32k144_types_h.html";
	this.html2SrcPath["rtwtypes_h.html"] = "../rtwtypes.h";
	this.html2Root["rtwtypes_h.html"] = "rtwtypes_h.html";
	this.html2SrcPath["S32K144_h.html"] = "../S32K144/include/S32K144.h";
	this.html2Root["S32K144_h.html"] = "S32K144_h.html";
	this.html2SrcPath["S32K144_features_h.html"] = "../S32K144/include/S32K144_features.h";
	this.html2Root["S32K144_features_h.html"] = "S32K144_features_h.html";
	this.html2SrcPath["S32_core_cm4_h.html"] = "../common/S32_core_cm4.h";
	this.html2Root["S32_core_cm4_h.html"] = "S32_core_cm4_h.html";
	this.html2SrcPath["clock_h.html"] = "../inc/clock.h";
	this.html2Root["clock_h.html"] = "clock_h.html";
	this.html2SrcPath["clock_S32K1xx_h.html"] = "../src/clock/S32K1xx/clock_S32K1xx.h";
	this.html2Root["clock_S32K1xx_h.html"] = "clock_S32K1xx_h.html";
	this.html2SrcPath["clock_manager_h.html"] = "../inc/clock_manager.h";
	this.html2Root["clock_manager_h.html"] = "clock_manager_h.html";
	this.html2SrcPath["interrupt_manager_h.html"] = "../inc/interrupt_manager.h";
	this.html2Root["interrupt_manager_h.html"] = "interrupt_manager_h.html";
	this.html2SrcPath["lpit_driver_h.html"] = "../inc/lpit_driver.h";
	this.html2Root["lpit_driver_h.html"] = "lpit_driver_h.html";
	this.html2SrcPath["mbd_main_c.html"] = "../mbd_main.c";
	this.html2Root["mbd_main_c.html"] = "mbd_main_c.html";
	this.html2SrcPath["pcc_hw_access_h.html"] = "../src/clock/S32K1xx/pcc_hw_access.h";
	this.html2Root["pcc_hw_access_h.html"] = "pcc_hw_access_h.html";
	this.html2SrcPath["pins_driver_h.html"] = "../inc/pins_driver.h";
	this.html2Root["pins_driver_h.html"] = "pins_driver_h.html";
	this.html2SrcPath["pmc_hw_access_h.html"] = "../src/clock/S32K1xx/pmc_hw_access.h";
	this.html2Root["pmc_hw_access_h.html"] = "pmc_hw_access_h.html";
	this.html2SrcPath["power_manager_h.html"] = "../inc/power_manager.h";
	this.html2Root["power_manager_h.html"] = "power_manager_h.html";
	this.html2SrcPath["power_manager_S32K1xx_h.html"] = "../src/power/S32K1xx/power_manager_S32K1xx.h";
	this.html2Root["power_manager_S32K1xx_h.html"] = "power_manager_S32K1xx_h.html";
	this.html2SrcPath["power_rcm_hw_access_h.html"] = "../src/power/S32K1xx/power_rcm_hw_access.h";
	this.html2Root["power_rcm_hw_access_h.html"] = "power_rcm_hw_access_h.html";
	this.html2SrcPath["power_smc_hw_access_h.html"] = "../src/power/S32K1xx/power_smc_hw_access.h";
	this.html2Root["power_smc_hw_access_h.html"] = "power_smc_hw_access_h.html";
	this.html2SrcPath["s32k_clock_init_h.html"] = "../s32k_clock_init.h";
	this.html2Root["s32k_clock_init_h.html"] = "s32k_clock_init_h.html";
	this.html2SrcPath["scg_hw_access_h.html"] = "../src/clock/S32K1xx/scg_hw_access.h";
	this.html2Root["scg_hw_access_h.html"] = "scg_hw_access_h.html";
	this.html2SrcPath["sim_hw_access_h.html"] = "../src/clock/S32K1xx/sim_hw_access.h";
	this.html2Root["sim_hw_access_h.html"] = "sim_hw_access_h.html";
	this.html2SrcPath["smc_hw_access_h.html"] = "../src/clock/S32K1xx/smc_hw_access.h";
	this.html2Root["smc_hw_access_h.html"] = "smc_hw_access_h.html";
	this.getLink2Src = function (htmlFileName) {
		 if (this.html2SrcPath[htmlFileName])
			 return this.html2SrcPath[htmlFileName];
		 else
			 return null;
	}
	this.getLinkFromRoot = function (htmlFileName) {
		 if (this.html2Root[htmlFileName])
			 return this.html2Root[htmlFileName];
		 else
			 return null;
	}
}
Html2SrcLink.instance = new Html2SrcLink();
var fileList = [
"gpio_isr_control_s32k144_c.html","gpio_isr_control_s32k144_h.html","gpio_isr_control_s32k144_private_h.html","gpio_isr_control_s32k144_types_h.html","rtwtypes_h.html","S32K144_h.html","S32K144_features_h.html","S32_core_cm4_h.html","clock_h.html","clock_S32K1xx_h.html","clock_manager_h.html","interrupt_manager_h.html","lpit_driver_h.html","mbd_main_c.html","pcc_hw_access_h.html","pins_driver_h.html","pmc_hw_access_h.html","power_manager_h.html","power_manager_S32K1xx_h.html","power_rcm_hw_access_h.html","power_smc_hw_access_h.html","s32k_clock_init_h.html","scg_hw_access_h.html","sim_hw_access_h.html","smc_hw_access_h.html"];
