============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:04:19 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-11 ps) Setup Check with Pin out_q_reg[4]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     143                  
      Launch Clock:-       0                  
         Data Path:-     154                  
             Slack:=     -11                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[1]/CK -       -     R     (arrival)       32    -     0     0       0    (-,-) 
  in2_q_reg[1]/Q  -       CK->Q R     DFFRHQX4LVT      4 11.9    20    46      46    (-,-) 
  g6155/Y         -       AN->Y R     NAND2BX4LVT      2  5.0    12    20      66    (-,-) 
  g5911__6783/Y   -       B0->Y F     OAI21X4LVT       2  7.0    23    17      83    (-,-) 
  g5874__7098/Y   -       B->Y  R     NAND2X6LVT       1  5.9    10     9      91    (-,-) 
  g5863__1666/Y   -       B->Y  F     NAND2X8LVT       6 13.2    20    14     106    (-,-) 
  g5806__7482/Y   -       A1->Y R     AOI211X1LVT      1  2.8    49    33     138    (-,-) 
  g5788__8428/Y   -       A1->Y F     OAI21X2LVT       1  2.0    21    16     154    (-,-) 
  out_q_reg[4]/D  <<<     -     F     DFFRHQX1LVT      1    -     -     0     154    (-,-) 
#------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:04:43 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-41 ps) Setup Check with Pin out_q_reg[12]/CK->D
          Group: clock
     Startpoint: (R) in1_q_reg[5]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[12]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     144                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  in1_q_reg[5]/CK            -       -     R     (arrival)        56    -     0     0       0    (-,-) 
  in1_q_reg[5]/Q             -       CK->Q R     DFFRHQX4LVT       5 10.5    18    46      46    (-,-) 
  fopt16931/Y                -       A->Y  F     INVX3LVT          1  3.7     9     8      54    (-,-) 
  sub_103_37_g10478__1705/Y  -       B->Y  R     NAND2X4LVT        4 10.6    19    12      66    (-,-) 
  sub_103_37_g10425__16916/Y -       A0->Y F     AOI21X4LVT        2  4.8    19    16      82    (-,-) 
  sub_103_37_g10408__1881/Y  -       A2->Y R     OAI31X4LVT        1  6.3    34    23     105    (-,-) 
  sub_103_37_g10395__6260/Y  -       B->Y  F     NOR2X8LVT         8 16.5    16    12     117    (-,-) 
  sub_103_37_g10382__7482/Y  -       A1->Y R     OAI21X2LVT        1  2.3    19    15     132    (-,-) 
  sub_103_37_g10526__16968/Y -       B->Y  F     CLKXOR2X2LVT      1  3.7    14    33     165    (-,-) 
  g16653__6131/Y             -       B->Y  R     NAND2X4LVT        1  3.7    12     8     173    (-,-) 
  g16491__7482/Y             -       C->Y  F     NAND3X4LVT        1  2.0    20    12     184    (-,-) 
  out_q_reg[12]/D            <<<     -     F     DFFRHQX1LVT       1    -     -     0     184    (-,-) 
#------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:05:09 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-79 ps) Setup Check with Pin out_q_reg[27]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[13]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     138                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=     -79                  

#---------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  in2_q_reg[13]/CK -       -      R     (arrival)       104    -     0     0       0    (-,-) 
  in2_q_reg[13]/Q  -       CK->Q  R     DFFRHQX4LVT       4  9.4    17    45      45    (-,-) 
  g20217__5122/Y   -       B->Y   R     AND2X2LVT         2  5.0    16    27      72    (-,-) 
  g19947__7482/Y   -       B0->Y  F     AOI21X4LVT        2  3.4    15     8      80    (-,-) 
  g19785__3680/Y   -       A1N->Y F     AOI2BB1X4LVT      2  4.8    17    28     108    (-,-) 
  g19686__8428/Y   -       A1->Y  R     OAI221X4LVT       1  6.1    33    21     128    (-,-) 
  g19657__2883/Y   -       A->Y   F     NOR2X8LVT        13 16.8    18    14     142    (-,-) 
  g19599__3680/Y   -       A1N->Y F     AOI2BB1X1LVT      1  2.2    17    23     165    (-,-) 
  g19557__2802/Y   -       B->Y   R     XNOR2X1LVT        1  3.8    21    31     196    (-,-) 
  g19480__9945/Y   -       A1->Y  F     AOI21X4LVT        1  3.7    18    14     210    (-,-) 
  g19451__3680/Y   -       B0->Y  R     OAI21X4LVT        1  1.9    14     7     217    (-,-) 
  out_q_reg[27]/D  <<<     -      R     DFFRX1LVT         1    -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------

