
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.248481                       # Number of seconds simulated
sim_ticks                                1248480853500                       # Number of ticks simulated
final_tick                               1248480853500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79014                       # Simulator instruction rate (inst/s)
host_op_rate                                   115432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              197295382                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_seconds                                  6327.98                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          199104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        64328256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64527360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       199104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        199104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     33521600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33521600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1005129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1008240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        523775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             159477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           51525224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51684701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        159477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           159477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26849911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26849911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26849911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            159477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          51525224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78534612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1008240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523775                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1008240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               64456448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33519296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64527360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33521600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       475852                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             64254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            64177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33902                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1248448259500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1008240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  998220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       867285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.968337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.675777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.286827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       628775     72.50%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171022     19.72%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26883      3.10%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9784      1.13%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16439      1.90%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1844      0.21%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1505      0.17%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          998      0.12%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10035      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       867285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.379889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.929715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30116     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           21      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30143                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.375145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.343759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9974     33.09%     33.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1425      4.73%     37.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16373     54.32%     92.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2212      7.34%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              152      0.50%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30143                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15633276500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             34517001500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5035660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15522.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34272.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        51.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   450677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  212909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     814906.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3234682080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1764955500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3924874200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1660221360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          81544544640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         294840639315                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         490455090000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           877425007095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            702.795327                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 814143232750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41689440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  392646057250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3321992520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1812595125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3930755400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1733607360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          81544544640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         297066027330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         488502995250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           877912517625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.185810                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 810864043500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41689440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  395925246500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2496961707                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2496961707                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2347655                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.778740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293636766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.022094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3489832500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.778740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          872                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186290459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186290459                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224233519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224233519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403247                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293636766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293636766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293636766                       # number of overall hits
system.cpu.dcache.overall_hits::total       293636766                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1696839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1696839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635456                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2332295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2348679                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  62576241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  62576241000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  40589961500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40589961500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 103166202500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103166202500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 103166202500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103166202500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007935                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36878.125149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36878.125149                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63875.329685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63875.329685                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44233.770814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44233.770814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43925.203274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43925.203274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       316472                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.083189                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1029770                       # number of writebacks
system.cpu.dcache.writebacks::total           1029770                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2348679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  60879402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60879402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  39954505500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39954505500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1417467471                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1417467471                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 100833907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100833907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 102251374971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 102251374971                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35878.125149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35878.125149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62875.329685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62875.329685                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 86515.348572                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86515.348572                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43233.770814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43233.770814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43535.696011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43535.696011                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          13640933                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673756911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13640949                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.392232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           3832500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2763232389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2763232389                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673756911                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673756911                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673756911                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673756911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673756911                       # number of overall hits
system.cpu.icache.overall_hits::total       673756911                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     13640949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13640949                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     13640949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13640949                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     13640949                       # number of overall misses
system.cpu.icache.overall_misses::total      13640949                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 177753970500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177753970500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 177753970500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177753970500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 177753970500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177753970500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019844                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019844                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13030.909396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13030.909396                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13030.909396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13030.909396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13030.909396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13030.909396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks     13640933                       # number of writebacks
system.cpu.icache.writebacks::total          13640933                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     13640949                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13640949                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     13640949                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13640949                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     13640949                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13640949                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 164113021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 164113021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 164113021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 164113021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 164113021500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 164113021500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019844                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12030.909396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12030.909396                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12030.909396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12030.909396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12030.909396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12030.909396                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1000254                       # number of replacements
system.l2.tags.tagsinuse                  8179.262090                       # Cycle average of tags in use
system.l2.tags.total_refs                    30334262                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1008446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.080205                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3707786000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2823.538320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        113.653673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5242.070096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.344670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.639901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              130984412542                       # Number of tag accesses
system.l2.tags.data_accesses             130984412542                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1029770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1029770                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     13640932                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13640932                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             206714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206714                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        13637838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13637838                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1136836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1136836                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              13637838                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1343550                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14981388                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             13637838                       # number of overall hits
system.l2.overall_hits::cpu.data              1343550                       # number of overall hits
system.l2.overall_hits::total                14981388                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           428742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              428742                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3111                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       576387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          576387                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1005129                       # number of demand (read+write) misses
system.l2.demand_misses::total                1008240                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3111                       # number of overall misses
system.l2.overall_misses::cpu.data            1005129                       # number of overall misses
system.l2.overall_misses::total               1008240                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  36830631000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36830631000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    238446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    238446500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  47790182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47790182500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     238446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   84620813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84859260000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    238446500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  84620813500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84859260000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1029770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1029770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     13640932                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13640932                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     13640949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13640949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          13640949                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2348679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15989628                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         13640949                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2348679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15989628                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.674700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674700                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000228                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.336434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.336434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000228                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.427955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063056                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000228                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.427955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063056                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85903.949228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85903.949228                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76646.255223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76646.255223                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82913.359427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82913.359427                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76646.255223                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84189.008078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84165.734349                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76646.255223                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84189.008078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84165.734349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               523775                       # number of writebacks
system.l2.writebacks::total                    523775                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       428742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         428742                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3111                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       576387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       576387                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1005129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1008240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1005129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1008240                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  32543211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32543211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    207336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    207336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  42026312500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42026312500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    207336500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  74569523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74776860000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    207336500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  74569523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74776860000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.674700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.674700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.336434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.336434                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.427955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.427955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063056                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75903.949228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75903.949228                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66646.255223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66646.255223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72913.359427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72913.359427                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66646.255223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74189.008078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74165.734349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66646.255223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74189.008078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74165.734349                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             579498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       523775                       # Transaction distribution
system.membus.trans_dist::CleanEvict           475852                       # Transaction distribution
system.membus.trans_dist::ReadExReq            428742                       # Transaction distribution
system.membus.trans_dist::ReadExResp           428742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        579498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3016107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3016107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3016107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98048960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     98048960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98048960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2007867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2007867    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2007867                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4115149500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5471418500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31978216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15988588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            678                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          15354172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1553545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13640932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1794364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13640949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1713223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     40922830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47967843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1746040384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    216220736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1962261120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1000254                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16989882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16989203    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    679      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16989882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30659811000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20461423500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3523018500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
