# RTL-Verilog-design
welcome to the RTL Verilog Design challenge in repository!I started my journey of learning rtl design and verilog programming using hdlbits.
