<module name="USBPHY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="USBPHY_TERMINATION_CONTROL" acronym="USBPHY_TERMINATION_CONTROL" offset="0x0" width="32" description="Contains bits related to control of terminations in USBPHY">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="ALWAYS_UPDATE" width="1" begin="29" end="29" resetval="0" description="When set to 1, the calibration code is updated immediately after a code computation without waiting for idle periods." range="" rwaccess="RW"/>
    <bitfield id="RTERM_CAL_DONE" width="1" begin="28" end="28" resetval="0" description="Rterm calibration is done. First time cal is done this bit gets set and gets reset at a restart cal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="FS_CODE_SEL" width="4" begin="27" end="24" resetval="0x1" description="FS Code selection control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="USE_RTERM_RMX_REG" width="1" begin="21" end="21" resetval="0" description="Override termination resistor trim code with RTERM_RMX from this register" range="" rwaccess="RW"/>
    <bitfield id="RTERM_RMX" width="7" begin="20" end="14" resetval="0x00" description="When read, this field returns the current Termination resistor trim code. Read value is valid only if VDDLDO is on. The value written to this field is used as Termination resistor trim code if bit 21 is set to 1" range="" rwaccess="RW"/>
    <bitfield id="HS_CODE_SEL" width="3" begin="13" end="11" resetval="0x1" description="HS Code selection control. A higher positive value (for example, +3 -- 011) reduces the termination resistance and improves the vertical eye opening.HS_CODE_SEL Offset Value Termination Calibrated Value . 000 0 ~1.5% . 001 +1 (default) 0% . 010 +2 ~&#8211;1.5% . 011 +3 ~&#8211;3% . 100 &#8211;1 3% . 101 &#8211;2 4.5% . 110 &#8211;3 6% . 111 &#8211;4 7.5% ." range="" rwaccess="RW"/>
    <bitfield id="RTERM_COMP_OUT" width="1" begin="10" end="10" resetval="0" description="Master loop comparator output. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RESTART_RTERM_CAL" width="1" begin="9" end="9" resetval="0" description="Restart the rterm calibration. the calibration restarts on any toggle 0-1 or 1-0 on this bit." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_TEMP_TRACK" width="1" begin="8" end="8" resetval="0" description="Disables the temperature tracking function of the termination calibration" range="" rwaccess="RW"/>
    <bitfield id="USE_RTERM_CAL_REG" width="1" begin="7" end="7" resetval="0" description="When 1, the rterm cal code is overridden by values in RTERM_CAL" range="" rwaccess="RW"/>
    <bitfield id="RTERM_CAL" width="7" begin="6" end="0" resetval="0x00" description="When read this field returns the current rterm calibration code. Read value is valid only if VDDLDO is on. The value written to this filed is used as rterm calibration code if the bit USE_RTERM_CAL_REG is 1." range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_RX_CALIB" acronym="USBPHY_RX_CALIB" offset="0x4" width="32" description="Contains bits related to RX calibration">
    <bitfield id="RESTART_HSRX_CAL" width="1" begin="31" end="31" resetval="0" description="Restart the HSRX calibration state machine when this bit goes from 0 to 1." range="" rwaccess="RW"/>
    <bitfield id="USE_HS_OFF_REG" width="1" begin="30" end="30" resetval="0" description="Override HS offset correction with HS_OFF_CODE when set to 1" range="" rwaccess="RW"/>
    <bitfield id="HS_OFF_CODE" width="6" begin="29" end="24" resetval="0x00" description="HS offset code, this code is forced when bit 30 is 1. Code is updated from calibration logic when bit 30 = 0." range="" rwaccess="RW"/>
    <bitfield id="HSRX_COMP_OUT" width="1" begin="23" end="23" resetval="0" description="The output of the HSRX comparator. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="HSRX_CAL_DONE" width="1" begin="22" end="22" resetval="0" description="Signal that indicates that the HSRX calibration is done. This gets reset at every restart. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="USE_SQ_OFF_DAC1" width="1" begin="21" end="21" resetval="0" description="Override Squelch offset DAC1 code when '1'" range="" rwaccess="RW"/>
    <bitfield id="SQ_OFF_CODE_DAC1" width="6" begin="20" end="15" resetval="0x00" description="When read returns current Sq offset code for DAC1, if VDDLDO is on. When written this is used as Sq offset code for DAC1 when USE_SQ_OFF_DAC1 = 1" range="" rwaccess="RW"/>
    <bitfield id="USE_SQ_OFF_DAC2" width="1" begin="14" end="14" resetval="0" description="Override Squelch offset DAC2 code when '1'" range="" rwaccess="RW"/>
    <bitfield id="SQ_OFF_CODE_DAC2" width="5" begin="13" end="9" resetval="0x00" description="When read returns current Sq offset code for DAC2, if VDDLDO is on. When written this is used as Sq offset code for DAC2 when USE_SQ_OFF_DAC2 = 1" range="" rwaccess="RW"/>
    <bitfield id="USE_SQ_OFF_DAC3" width="1" begin="8" end="8" resetval="0" description="Override Squelch offset DAC3 code when 1" range="" rwaccess="RW"/>
    <bitfield id="SQ_OFF_CODE_DAC3" width="5" begin="7" end="3" resetval="0x00" description="When read returns current Sq offset code for DAC3, if VDDLDO is on. When written this is used as Sq offset code for DAC3 when USE_SQ_OFF_DAC3 = 1" range="" rwaccess="RW"/>
    <bitfield id="SQ_COMP_OUT" width="1" begin="2" end="2" resetval="0" description="Sq comp output.Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="SQ_CAL_DONE" width="1" begin="1" end="1" resetval="0" description="Sq calibration is done when this bit = 1. See RESTART_SQ_CAL for more description. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RESTART_SQ_CAL" width="1" begin="0" end="0" resetval="0" description="The squelch calibration continuously goes through restart cycles when this bit is 1." range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_DLLHS_2" acronym="USBPHY_DLLHS_2" offset="0x8" width="32" description="Second DLLHS control register. Bits 4:0 are unrelated to the DLLHS and are linestate filter settings.">
    <bitfield id="DLLHS_CNTRL_LDO" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DLLHS_STATUS_LDO" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="LINESTATE_DEBOUNCE_EN" width="1" begin="4" end="4" resetval="1" description="Enables the linestate debounce filter" range="" rwaccess="RW"/>
    <bitfield id="LINESTATE_DEBOUNCE_CNTL" width="4" begin="3" end="0" resetval="0xF" description="Used for control of the linestate debounce filter when going from syncronous to async linestate." range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_RX_TEST_2" acronym="USBPHY_RX_TEST_2" offset="0xC" width="32" description="Second receiver test register">
    <bitfield id="HSOSREVERSAL" width="1" begin="31" end="31" resetval="0" description="Swaps the dataout from HSOS" range="" rwaccess="RW"/>
    <bitfield id="HSOSBITINVERSION" width="1" begin="30" end="30" resetval="0" description="Inverts the HSOS bits" range="" rwaccess="RW"/>
    <bitfield id="PHYCLKOUTINVERSION" width="1" begin="29" end="29" resetval="0" description="This inverts the phase for the PHYCLKOUT" range="" rwaccess="RW"/>
    <bitfield id="RXPIDERR" width="1" begin="28" end="28" resetval="0" description="Flags if the RX data packet has PID error. NOT IMPLEMENTED." range="" rwaccess="R"/>
    <bitfield id="USEINTDATAOUT" width="1" begin="27" end="27" resetval="0" description="This will bypass the analog and will send data packet to controller incase of receiver (Faking the receive data). data used will be INTDATAOUTREG" range="" rwaccess="RW"/>
    <bitfield id="INTDATAOUTREG" width="16" begin="26" end="11" resetval="0x0000" description="This register will be loaded through OCP and this data will be given to the controller if USEINTDATAOUT is set to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="CDR_TESTOUT" width="8" begin="7" end="0" resetval="0x00" description="CDR debug bits. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
  </register>
  <register id="USBPHY_TX_TEST_CHRG_DET" acronym="USBPHY_TX_TEST_CHRG_DET" offset="0x10" width="32" description="TX test register and also charger detect register">
    <bitfield id="TXSYNCERR" width="1" begin="31" end="31" resetval="0" description="Sync error on TX data. NOT IMPLEMENTED." range="" rwaccess="R"/>
    <bitfield id="UTMIDATATX" width="16" begin="30" end="15" resetval="0x0000" description="Stores Last 2 byte of transmit data coming from the controller. NOT IMPLEMENTED ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="TXPIDERR" width="1" begin="13" end="13" resetval="0" description="Flags if the TX packet has PID error. NOT IMPLEMENTED." range="" rwaccess="R"/>
    <bitfield id="USE_CHGDET_DPDMSW" width="1" begin="12" end="12" resetval="0" description="Use bits 11:8 as override bits" range="" rwaccess="RW"/>
    <bitfield id="CHGDET_DPSW0EN" width="1" begin="11" end="11" resetval="0" description="Overrides the same named A/D interface signal for the charger detect block" range="" rwaccess="RW"/>
    <bitfield id="CHGDET_DPSW1EN" width="1" begin="10" end="10" resetval="0" description="Overrides the same named A/D interface signal for the charger detect block. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="CHGDET_DMSW0EN" width="1" begin="9" end="9" resetval="0" description="Overrides the same named A/D interface signal for the charger detect block. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="CHGDET_DMSW1EN" width="1" begin="8" end="8" resetval="0" description="Overrides the same named A/D interface signal for the charger detect block..Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="RDPPDCHGDETEN" width="1" begin="6" end="6" resetval="0" description="When set to 1 connects a 15K (+/- 30%) pulldown resistor on DP. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="RDMPDCHGDETEN" width="1" begin="5" end="5" resetval="0" description="When set to 1 connects a 15K (+/- 30%) pulldown resistor on DM. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="RDPPUCHGDETEN" width="1" begin="4" end="4" resetval="0" description="When set to 1 connects a 150K (+/- 30%) pullup resistor on DP. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="RDMPUCHGDETEN" width="1" begin="3" end="3" resetval="0" description="When set to 1 connects a 150K (+/- 30%) pullup resistor on DM. Read value is valid only if VCHGLDO is on." range="" rwaccess="RW"/>
    <bitfield id="USE_CHG_DET_PU_REG" width="1" begin="2" end="2" resetval="0" description="Use bits 4:3 from this register" range="" rwaccess="RW"/>
    <bitfield id="USE_CHG_DET_PD_REG" width="1" begin="1" end="1" resetval="0" description="Use bits 6:5 from this register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_CHRG_DET" acronym="USBPHY_CHRG_DET" offset="0x14" width="32" description="This is the charger detect register. This register is not used in the dead battery case.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="USE_CHG_DET_REG" width="1" begin="29" end="29" resetval="0" description="Use bits 28:24 and 18:17 from this register" range="" rwaccess="RW"/>
    <bitfield id="DIS_CHG_DET" width="1" begin="28" end="28" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="SRC_ON_DM" width="1" begin="27" end="27" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="SINK_ON_DP" width="1" begin="26" end="26" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_EXT_CTL" width="1" begin="25" end="25" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="RESTART_CHG_DET" width="1" begin="24" end="24" resetval="0" description="Restart the charger detection protocol when this goes from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_DONE" width="1" begin="23" end="23" resetval="0" description="Charger detect protocol has completed" range="" rwaccess="R"/>
    <bitfield id="CHG_DETECTED" width="1" begin="22" end="22" resetval="0" description="Same signal as CE pin" range="" rwaccess="R"/>
    <bitfield id="DATA_DET" width="1" begin="21" end="21" resetval="0" description="Output of the data det comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="CHG_ISINK_EN" width="1" begin="18" end="18" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="CHG_VSRC_EN" width="1" begin="17" end="17" resetval="0" description="When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this filed overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="COMP_DP" width="1" begin="16" end="16" resetval="0" description="Comparator on the DP line value" range="" rwaccess="R"/>
    <bitfield id="COMP_DM" width="1" begin="15" end="15" resetval="0" description="Comparator on the DM line value" range="" rwaccess="R"/>
    <bitfield id="CHG_DET_OSC_CNTRL" width="2" begin="14" end="13" resetval="0x0" description="Charger detect osc control" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_TIMER" width="6" begin="12" end="7" resetval="0x00" description="Charger detect timer control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_ICTRL" width="2" begin="4" end="3" resetval="0x0" description="Charger detect current control" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_VCTRL" width="2" begin="2" end="1" resetval="0x0" description="Charger detect voltage buffer control" range="" rwaccess="RW"/>
    <bitfield id="FOR_CE" width="1" begin="0" end="0" resetval="0" description="Force CE = 1 when this bit is set" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_PWR_CNTL" acronym="USBPHY_PWR_CNTL" offset="0x18" width="32" description="Includes all the power control bits">
    <bitfield id="RESETDONETCLK" width="1" begin="31" end="31" resetval="0" description="Goes high when the RESET is synchronized to TCLK" range="" rwaccess="R"/>
    <bitfield id="RESET_DONE_VMAIN" width="1" begin="30" end="30" resetval="0" description="Goes high when LDO domain is up, PLL LOCK is available, and utmi_reset is deasserted." range="" rwaccess="R"/>
    <bitfield id="VMAIN_GLOBAL_RESET_DONE" width="1" begin="29" end="29" resetval="0" description="Goes high when LDO domain is up and PLL LOCK is available." range="" rwaccess="R"/>
    <bitfield id="RESETDONEMCLK" width="1" begin="28" end="28" resetval="0" description="Goes high when the RESET is synchronized to MCLK" range="" rwaccess="R"/>
    <bitfield id="RESETDONE_CHGDET" width="1" begin="27" end="27" resetval="0" description="Goes high when the RESET is synchronized to charger detect oscillator clock domain" range="" rwaccess="R"/>
    <bitfield id="LDOPWRCOUNTER" width="15" begin="26" end="12" resetval="0x0400" description="This is the value of the counter used for LDO power up. RESET to default." range="" rwaccess="RW"/>
    <bitfield id="FORCEPLLSLOWCLK" width="1" begin="11" end="11" resetval="0" description="Forces the PLL to the slow clk mode" range="" rwaccess="RW"/>
    <bitfield id="FORCELDOON" width="1" begin="10" end="10" resetval="0" description="Forces the LDO to be ON." range="" rwaccess="RW"/>
    <bitfield id="FORCEPLLON" width="1" begin="9" end="9" resetval="0" description="Forces the PLL to be ON." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="PLLLOCK" width="1" begin="6" end="6" resetval="0" description="Lock signal from the PLL" range="" rwaccess="R"/>
    <bitfield id="USEPLLLOCK" width="1" begin="5" end="5" resetval="0" description="This signal is used to indicate to the Phy, not to do any clock related activity until PLLLOCK = 1.This is not the default option. 0 - do not use PLLLOCK. 1 - use PLLLOCK as a clock gate." range="" rwaccess="RW"/>
    <bitfield id="USE_DATAPOLARITYN_REG" width="1" begin="4" end="4" resetval="0" description="1 - use bit 3 as override for the DATAPOLARITYN signal." range="" rwaccess="RW"/>
    <bitfield id="DATAPOLARITYN" width="1" begin="3" end="3" resetval="0" description="Override value of datapolarityn" range="" rwaccess="RW"/>
    <bitfield id="USE_PD_REG" width="1" begin="2" end="2" resetval="0" description="Use bit 1 from this register as PD override when set to 1" range="" rwaccess="RW"/>
    <bitfield id="PD" width="1" begin="1" end="1" resetval="0" description="Override value for PD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_UTMI_INTERFACE_CNTL_1" acronym="USBPHY_UTMI_INTERFACE_CNTL_1" offset="0x1C" width="32" description="register to override UTMI interface control pins.">
    <bitfield id="USEUTMIDATAREG" width="1" begin="31" end="31" resetval="0" description="Use datain from UTMI interface register" range="" rwaccess="RW"/>
    <bitfield id="UTMIDATAIN" width="16" begin="30" end="15" resetval="0x0000" description="Override value for the UTMIDATAIN" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="USEDATABUSREG" width="1" begin="13" end="13" resetval="0" description="When set to 1 use bit 12 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="DATABUS16OR8" width="1" begin="12" end="12" resetval="0" description="Override value for UTMI signal DATABUS16OR8" range="" rwaccess="RW"/>
    <bitfield id="USEOPMODEREG" width="1" begin="11" end="11" resetval="0" description="When set to 1 use bits 10:9 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="OPMODE" width="2" begin="10" end="9" resetval="0x0" description="Override value for UTMI signal OPMODE[1:0]" range="" rwaccess="RW"/>
    <bitfield id="OVERRIDESUSRESET" width="1" begin="8" end="8" resetval="0" description="Override the suspend and reset values. Use bits 6 and 7" range="" rwaccess="RW"/>
    <bitfield id="SUSPENDM" width="1" begin="7" end="7" resetval="0" description="Override value for UTMI signal SUSPENDM" range="" rwaccess="RW"/>
    <bitfield id="UTMIRESET" width="1" begin="6" end="6" resetval="0" description="Override value for UTMI signal UTMIRESET" range="" rwaccess="RW"/>
    <bitfield id="OVERRIDEXCVRSEL" width="1" begin="5" end="5" resetval="0" description="When set to 1 use bits 4:3 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="XCVRSEL" width="2" begin="4" end="3" resetval="0x0" description="Override value for UTMI signal XCVRSEL[1:0]" range="" rwaccess="RW"/>
    <bitfield id="USETXVALIDREG" width="1" begin="2" end="2" resetval="0" description="When set to 1 use bits 1:0 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="TXVALID" width="1" begin="1" end="1" resetval="0" description="Override value for UTMI signal TXVALID" range="" rwaccess="RW"/>
    <bitfield id="TXVALIDH" width="1" begin="0" end="0" resetval="0" description="Override value for UTMI signal TXVALIDH" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_UTMI_INTERFACE_CNTL_2" acronym="USBPHY_UTMI_INTERFACE_CNTL_2" offset="0x20" width="32" description="UTMI interface override and observe register 2">
    <bitfield id="RXRCV" width="1" begin="31" end="31" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXDP" width="1" begin="30" end="30" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXDM" width="1" begin="29" end="29" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT" width="1" begin="28" end="28" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="LINESTATE" width="2" begin="27" end="26" resetval="0x0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXVALID" width="1" begin="25" end="25" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXVALIDH" width="1" begin="24" end="24" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="23" end="23" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RXERROR" width="1" begin="22" end="22" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="TXREADY" width="1" begin="21" end="21" resetval="0" description="Read for UTMI signal. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="UTMIRESETDONE" width="1" begin="20" end="20" resetval="0" description="Read for UTMIRESETDONE signal" range="" rwaccess="R"/>
    <bitfield id="USEBITSTUFFREG" width="1" begin="19" end="19" resetval="0" description="When set to 1 use bits 18-17 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="TXBITSTUFFENABLE" width="1" begin="18" end="18" resetval="0" description="Override value for signal TXBITSTUFFENABLE" range="" rwaccess="RW"/>
    <bitfield id="TXBITSTUFFENABLEH" width="1" begin="17" end="17" resetval="0" description="Override value for pin TXBITSTUFFENABLE" range="" rwaccess="RW"/>
    <bitfield id="USETERMCONTROLREG" width="1" begin="16" end="16" resetval="0" description="When set to 1, bits 15:13 from register are used instead of interface" range="" rwaccess="RW"/>
    <bitfield id="TERMSEL" width="1" begin="15" end="15" resetval="0" description="Override value for signal TERMSEL" range="" rwaccess="RW"/>
    <bitfield id="DPPULLDOWN" width="1" begin="14" end="14" resetval="0" description="Override value for signal DPPULLDOWN" range="" rwaccess="RW"/>
    <bitfield id="DMPULLDOWN" width="1" begin="13" end="13" resetval="0" description="Override value for signal DMPULLDOWN" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="USEREGSERIALMODE" width="1" begin="9" end="9" resetval="0" description="When set to 1 use bits 8:5 from register instead of interface" range="" rwaccess="RW"/>
    <bitfield id="TXSE0" width="1" begin="8" end="8" resetval="0" description="Override value for signal TXSE0" range="" rwaccess="RW"/>
    <bitfield id="TXDAT" width="1" begin="7" end="7" resetval="0" description="Override value for signal TXDAT" range="" rwaccess="RW"/>
    <bitfield id="FSLSSERIALMODE" width="1" begin="6" end="6" resetval="0" description="Override value for signal FSLSSERIALMODE" range="" rwaccess="RW"/>
    <bitfield id="TXENABLEN" width="1" begin="5" end="5" resetval="0" description="Override value for signal TXENABLEN" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="SIG_BYPASS_SUSPENDMPULSE_INCR" width="1" begin="0" end="0" resetval="0" description="If the suspend signal is asserted for a short time, it is pulse-extended so that the sampling logic samples it reliably." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SIG_BYPASS_SUSPENDMPULSE_INCR_0" description="Pulse extension active"/>
      <bitenum value="1" id="1" token="SIG_BYPASS_SUSPENDMPULSE_INCR_1" description="Bypass pulse extension"/>
    </bitfield>
  </register>
  <register id="USBPHY_BIST" acronym="USBPHY_BIST" offset="0x24" width="32" description="COntains bits related to the built in self test of the phy">
    <bitfield id="BIST_START" width="1" begin="31" end="31" resetval="0" description="When set to 1 the BIST mode is started." range="" rwaccess="RW"/>
    <bitfield id="REDUCED_SWING" width="1" begin="30" end="30" resetval="0" description="When 1 the TX swing is reduced in BIST mode" range="" rwaccess="RW"/>
    <bitfield id="BIST_CRC_CALC_EN" width="1" begin="29" end="29" resetval="0" description="Enables CRC calculation during BIST when set to 1" range="" rwaccess="RW"/>
    <bitfield id="BIST_PKT_LENGTH" width="9" begin="28" end="20" resetval="0x000" description="Address for which BIST to select" range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK_EN" width="1" begin="19" end="19" resetval="0" description="Enables the loopback mode" range="" rwaccess="RW"/>
    <bitfield id="BIST_OP_PHASE_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects which phase to use for data transmission during BIST" range="" rwaccess="RW"/>
    <bitfield id="SWEEP_EN" width="1" begin="15" end="15" resetval="0" description="Enables freq sweep on CDR" range="" rwaccess="RW"/>
    <bitfield id="SWEEP_MODE" width="3" begin="14" end="12" resetval="0x0" description="Selects the freq sweep mode." range="" rwaccess="RW"/>
    <bitfield id="BIST_PASS" width="1" begin="11" end="11" resetval="0" description="Indicates that the BIST has passed. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="BIST_BUSY" width="1" begin="10" end="10" resetval="0" description="Indicates that BIST is running. Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="9" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="OP_CODE" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_TEST_MODE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="INTER_PKT_DELAY_TEST" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_ALL_ONES_TEST" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="USE_BIST_TX_PHASES" width="1" begin="0" end="0" resetval="0" description="When set to 1 bits 18:16 are activated for choosing the transmitting phase." range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_BIST_CRC" acronym="USBPHY_BIST_CRC" offset="0x28" width="32" description="CRC code for BIST test">
    <bitfield id="BIST_CRC" width="32" begin="31" end="0" resetval="0x0000 0000" description="The CRC value from the BIST." range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_CDR_BIST2" acronym="USBPHY_CDR_BIST2" offset="0x2C" width="32" description="clock data recovery register and BIST register 2">
    <bitfield id="CDR_EXE_EN" width="1" begin="31" end="31" resetval="0" description="CDR debug bits" range="" rwaccess="RW"/>
    <bitfield id="CDR_EXE_MODE" width="3" begin="30" end="28" resetval="0x0" description="CDR debug bits" range="" rwaccess="RW"/>
    <bitfield id="NUM_DECISIONS" width="3" begin="27" end="25" resetval="0x0" description="CDR debug bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="24" end="12" resetval="0x000" description="reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_START_ADDR" width="6" begin="11" end="6" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_END_ADDR" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_GPIO" acronym="USBPHY_GPIO" offset="0x30" width="32" description="GPIO mode configurations and reads">
    <bitfield id="USEGPIOMODEREG" width="1" begin="31" end="31" resetval="0" description="When set to 1 use bits 31:24 from this register instead of primary inputs" range="" rwaccess="RW"/>
    <bitfield id="GPIOMODE" width="1" begin="30" end="30" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOGZ" width="1" begin="29" end="29" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DMGPIOGZ" width="1" begin="28" end="28" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOA" width="1" begin="27" end="27" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DMGPIOA" width="1" begin="26" end="26" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOY" width="1" begin="25" end="25" resetval="0" description="The GPIO Y output is stored here" range="" rwaccess="R"/>
    <bitfield id="DMGPIOY" width="1" begin="24" end="24" resetval="0" description="The GPIO Y output is stored here" range="" rwaccess="R"/>
    <bitfield id="GPIO1P8VCONFIG" width="1" begin="23" end="23" resetval="0" description="Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="GPIOCONFIG" width="3" begin="22" end="20" resetval="0x0" description="Used for configuring the GPIOs." range="" rwaccess="RW"/>
    <bitfield id="DMGPIOPIPD" width="1" begin="19" end="19" resetval="0" description="GPIO mode DM pull-down enabled. Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOPIPD" width="1" begin="18" end="18" resetval="0" description="GPIO mode DP pull-down enabled. Overrides the corresponding primary input." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x00000" description="reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_DLLHS" acronym="USBPHY_DLLHS" offset="0x34" width="32" description="Bits for control and debug of the DLL inside the USBPHY">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="DLLHS_LOCK" width="1" begin="28" end="28" resetval="0" description="Read the AFE output by this name" range="" rwaccess="R"/>
    <bitfield id="DLLHS_GENERATED_CODE" width="6" begin="27" end="22" resetval="0x00" description="Read the AFE output by this name.Read value is valid only if VDDLDO is on." range="" rwaccess="R"/>
    <bitfield id="DLL_SEL_CODE_PHS" width="1" begin="21" end="21" resetval="0" description="Connect to DLLHS_TEST_LDO[0] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_LOCKCHK" width="2" begin="20" end="19" resetval="0x0" description="Connect to DLLHS_TEST_LDO[2:1] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_SEL_COD" width="3" begin="18" end="16" resetval="0x0" description="Connect to DLLHS_TEST_LDO[5:3] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_PHS0_8" width="1" begin="15" end="15" resetval="1" description="Connect to DLLHS_TEST_LDO[6] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_FORCED_CODE" width="6" begin="14" end="9" resetval="0x00" description="Connect to the pin of this name on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DLL_CODE" width="1" begin="8" end="8" resetval="0" description="Connect to DLLHS_TEST_LDO[11] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_RATE" width="2" begin="7" end="6" resetval="0x0" description="Connect to DLLHS_TEST_LDO[8:7] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_FILT" width="2" begin="5" end="4" resetval="0x0" description="Connect to DLLHS_TEST_LDO[10:9] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_CDR_MODE" width="1" begin="3" end="3" resetval="0" description="Connect to the pin of this name on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_IDLE" width="1" begin="2" end="2" resetval="0" description="Connect to DLLHS_TEST_LDO[12] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="DLL_FREEZE" width="1" begin="1" end="1" resetval="0" description="Connect to DLLHS_TEST_LDO[13] on AFE interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_USB2PHYCM_TRIM" acronym="USBPHY_USB2PHYCM_TRIM" offset="0x38" width="32" description="Contains trim bit overrides for the USBPHYCM">
    <bitfield id="USEBGTRIM" width="1" begin="31" end="31" resetval="0" description="When set to 1 bits 30:16 are used as the trim value for the USBPHYCM bandgap" range="" rwaccess="RW"/>
    <bitfield id="BGTRIM" width="15" begin="30" end="16" resetval="0x0000" description="Override value for the BGTRIM value" range="" rwaccess="RW"/>
    <bitfield id="USE_SW_TRIM" width="1" begin="15" end="15" resetval="0" description="Use bits 14:8 to override the switch cap trim value." range="" rwaccess="RW"/>
    <bitfield id="SWTRIM" width="7" begin="14" end="8" resetval="0x00" description="Override value for the switch cap trim value." range="" rwaccess="RW"/>
    <bitfield id="USE_NWELLTRIM_REG" width="1" begin="7" end="7" resetval="0" description="Override NWELL resistor trim using NWELLTRIM_CODE" range="" rwaccess="RW"/>
    <bitfield id="NWELLTRIM_CODE" width="3" begin="6" end="4" resetval="0x0" description="NWELL resistor trim code." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_USB2PHYCM_CONFIG" acronym="USBPHY_USB2PHYCM_CONFIG" offset="0x3C" width="32" description="Configuration and status register for the USBPHYCM and LDO">
    <bitfield id="CONFIGURECM" width="8" begin="31" end="24" resetval="0x00" description="Connects to the CONFIGURECM pins." range="" rwaccess="RW"/>
    <bitfield id="CMSTATUS" width="6" begin="23" end="18" resetval="0x00" description="Reads the CMSTATUS bits." range="" rwaccess="R"/>
    <bitfield id="LDOCONFIG" width="16" begin="17" end="2" resetval="0x0000" description="The LDOCONFIG bit settings." range="" rwaccess="RW"/>
    <bitfield id="LDOSTATUS" width="2" begin="1" end="0" resetval="0x0" description="Reads the LDOSTATUS bits." range="" rwaccess="R"/>
  </register>
  <register id="USBPHY_USBOTG" acronym="USBPHY_USBOTG" offset="0x40" width="32" description="">
    <bitfield id="TESTOTGCONFIG" width="16" begin="31" end="16" resetval="0x0000" description="Used to control the OTG module if used." range="" rwaccess="RW"/>
    <bitfield id="TESTOTGSTATUS" width="10" begin="15" end="6" resetval="0x000" description="The OTG status bits (if OTG macro is used)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="reserved" range="" rwaccess="R"/>
  </register>
  <register id="USBPHY_AD_INTERFACE_REG1" acronym="USBPHY_AD_INTERFACE_REG1" offset="0x44" width="32" description="All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the over-ride bits return a '0' on read, if VDDLDO is off.">
    <bitfield id="USE_AD_DATA_REG" width="1" begin="31" end="31" resetval="0" description="Override for bits 30:29" range="" rwaccess="RW"/>
    <bitfield id="HS_TX_DATA" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FS_TX_DATA" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_PRE_EN_CNTRL" width="1" begin="28" end="28" resetval="0" description="Override for bits 27:25" range="" rwaccess="RW"/>
    <bitfield id="SQ_PRE_EN" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_TX_PRE_EN" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_RX_PRE_EN" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_EN_CNTRL" width="1" begin="24" end="24" resetval="0" description="Override for bits 23:19" range="" rwaccess="RW"/>
    <bitfield id="HS_TX_EN" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FS_RX_EN" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SQ_EN" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_RX_EN" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_HS_MODE" width="1" begin="18" end="18" resetval="0" description="Override for bits 17:16" range="" rwaccess="RW"/>
    <bitfield id="HS_HV_SW" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_CHIRP" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_FS_MODE" width="1" begin="15" end="15" resetval="0" description="Override for bits 14:12" range="" rwaccess="RW"/>
    <bitfield id="FSTX_GZ" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FSTX_PRE_EN" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_SQ_CAL_CONTROL" width="1" begin="11" end="11" resetval="0" description="Override for bits 10:8" range="" rwaccess="RW"/>
    <bitfield id="SQ_CAL_EN3" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SQ_CAL_EN1" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SQ_CAL_EN2" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_RTERM_CAL_CONTROL" width="1" begin="7" end="7" resetval="0" description="Override for bits 6" range="" rwaccess="RW"/>
    <bitfield id="RTERM_CAL_EN" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DLL_RX_DATA" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DISCON_DETECT" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USE_LSHOST_REG" width="1" begin="3" end="3" resetval="0" description="Use bit 2 for this reg" range="" rwaccess="RW"/>
    <bitfield id="LSHOSTMODE" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="LSFS_RX_DATA" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SQUELCH" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBPHY_AD_INTERFACE_REG2" acronym="USBPHY_AD_INTERFACE_REG2" offset="0x48" width="32" description="All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the override bits return a '0' on read, if VDDLDO is off.">
    <bitfield id="USE_SUSP_DRV_REG" width="1" begin="31" end="31" resetval="0" description="Use bits 30:27 from this register as overrides" range="" rwaccess="RW"/>
    <bitfield id="SUS_DRV_DP_DATA" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SUS_DRV_DP_EN" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SUS_DRV_DM_DATA" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SUS_DRV_DM_EN" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="USE_DISCON_REG" width="1" begin="26" end="26" resetval="0" description="Use bits 25:24 from this register as override" range="" rwaccess="RW"/>
    <bitfield id="DISCON_EN" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DISCON_PRE_EN" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="SPARE_OUT_CORE" width="5" begin="22" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SERX_DP_CORE" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SERX_DM_CORE" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USE_HSRX_CAL_EN_REG" width="1" begin="15" end="15" resetval="0" description="Use bit 14 from this register as override" range="" rwaccess="RW"/>
    <bitfield id="HSRX_CAL_EN" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="USE_RPU_RPD_REG" width="1" begin="13" end="13" resetval="0" description="Use override from bits 12:7" range="" rwaccess="RW"/>
    <bitfield id="RPU_DP_SW1_EN_CORE" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RPU_DP_SW2_EN_CORE" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RPU_DM_SW1_EN_CORE" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RPU_DM_SW2_EN_CORE" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DP_PULLDOWN_EN_CORE" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DM_PULLDOWN_EN_CORE" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DP_DM_5V_SHORT" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SPARE_IN_CORE" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="PORZ" width="1" begin="0" end="0" resetval="0" description="Read only bit - the PORZ generated from the digital registered on the A-D interface." range="" rwaccess="R"/>
  </register>
  <register id="USBPHY_AD_INTERFACE_REG3" acronym="USBPHY_AD_INTERFACE_REG3" offset="0x4C" width="32" description="All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the override bits return a '0' on read, if VDDLDO is off.">
    <bitfield id="USE_HSOS_DATA_REG" width="1" begin="31" end="31" resetval="0" description="Use bits 30:23 in this register as bypass bits" range="" rwaccess="RW"/>
    <bitfield id="HSOS_DATA" width="8" begin="30" end="23" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="USE_FS_REG3" width="1" begin="22" end="22" resetval="0" description="Use bits 21:20 as bypass bits" range="" rwaccess="RW"/>
    <bitfield id="FSTX_MODE" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FSTX_SE0" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="USE_HS_TERM_RES_REG" width="1" begin="19" end="19" resetval="0" description="Use bit 18 as override bit" range="" rwaccess="RW"/>
    <bitfield id="HS_TERM_RES" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SPARE_IN_LDO" width="8" begin="17" end="10" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="SPARE_OUT_LDO" width="8" begin="9" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="USE_FARCORE_REG" width="1" begin="1" end="1" resetval="0" description="Use bit 0 from this register as bypass" range="" rwaccess="RW"/>
    <bitfield id="FARCORE" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_ANA_CONFIG1" acronym="USBPHY_ANA_CONFIG1" offset="0x50" width="32" description="Used to configure and debug the analog blocks.">
    <bitfield id="SQ_CTRL_REG" width="15" begin="31" end="17" resetval="0x0000" description="" range="" rwaccess="RW"/>
    <bitfield id="FS_SLEW" width="3" begin="16" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HS_PRE_EMP_CNTRL" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HSFSTX_TEST" width="7" begin="11" end="5" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="PROTECT_TEST" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USBPHY_ANA_CONFIG2" acronym="USBPHY_ANA_CONFIG2" offset="0x54" width="32" description="Used to configure and debug the analog blocks.">
    <bitfield id="RTERM_CAL_TEST" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="REF_GEN_TEST" width="7" begin="26" end="20" resetval="0x00" description="NOT IMPLEMENTED" range="" rwaccess="RW"/>
    <bitfield id="FSRX_TEST" width="2" begin="19" end="18" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="RTERM_TEST" width="3" begin="17" end="15" resetval="0x0" description="0x0 is default 0x3 decreases the termination impedance by 2 to 3% (can be used to get 1 to 1.5% better eye vertical opening)" range="" rwaccess="RW"/>
    <bitfield id="DISCON_TEST" width="4" begin="14" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HSRX_TEST" width="5" begin="10" end="6" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="SERX_TEST" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SERX_HYST_CNTRL" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SQ_LPMODEZ" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
  </register>
</module>
