# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 679.5 0.000512 4096 4.56123e-41 1590 32768 8.65706 191.556 262.092 462.357 462.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 679.5 0.000512 4096 4.58687e-41 1590 32760 8.66074 217.698 262.096 488.504 488.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 679.5 0.000512 4096 4.56585e-41 1590 32720 8.64771 226.021 261.738 496.455 496.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 679.5 0.000512 4096 4.56109e-41 1590 32736 8.64934 212.009 262.102 482.809 482.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 679.5 0.000512 4096 4.58197e-41 1590 32700 8.64253 215.239 261.988 485.919 485.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 679.5 0.000512 4096 4.57944e-41 1590 32704 8.63846 219.605 261.863 490.156 490.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 679.5 0.000512 4096 4.57888e-41 1590 32640 8.63027 219.488 261.516 489.684 489.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 679.5 0.000512 4096 4.58701e-41 1590 32640 8.63232 215.244 261.519 485.451 485.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 679.5 0.000512 4096 4.59093e-41 1590 32640 8.66042 215.293 261.951 485.955 486.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 679.5 0.000512 4096 4.56739e-41 1590 32600 8.64256 230.385 261.954 501.032 501.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 679.5 0.000512 4096 4.56879e-41 1590 32512 8.62618 270.131 261.562 540.372 540.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 679.5 0.000512 4096 4.58687e-41 1590 32800 8.65485 360.756 262.075 631.535 631.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 679.5 0.000512 4096 4.58757e-41 1590 32800 8.65654 382.495 261.988 653.189 653.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 679.5 0.000512 4096 4.58379e-41 1590 32784 8.652 368.54 261.909 639.153 639.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 679.5 0.000512 4096 4.55548e-41 1590 32760 8.63437 193.352 262.074 464.111 464.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 679.5 0.000512 4096 4.56431e-41 1590 32768 8.65146 197.231 261.947 467.882 467.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 679.5 0.000512 4096 4.58435e-41 1590 32760 8.6495 221.762 262.132 492.594 492.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 679.5 0.000512 4096 4.57005e-41 1590 32720 8.63949 215.749 261.987 486.426 486.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 679.5 0.000512 4096 4.58785e-41 1590 32736 8.6487 230.984 261.952 501.636 501.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 679.5 0.000512 4096 4.57328e-41 1590 32700 8.63786 229.786 261.776 500.253 500.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 679.5 0.000512 4096 4.5765e-41 1590 32704 8.64131 231.245 261.827 501.763 501.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 679.5 0.000512 4096 4.56389e-41 1590 32640 8.62416 227.1 261.738 497.515 497.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 679.5 0.000512 4096 4.56697e-41 1590 32640 8.63232 218.098 261.74 488.523 488.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 679.5 0.000512 4096 4.57818e-41 1590 32640 8.6465 254.584 262.13 525.411 525.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 679.5 0.000512 4096 4.56347e-41 1590 32600 8.64256 256.578 261.742 527.012 527.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 679.5 0.000512 4096 4.58757e-41 1590 32512 8.6303 234.014 261.565 504.262 504.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 679.5 0.000512 4096 4.58421e-41 1600 32704 8.65034 354.591 261.935 625.23 625.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 679.5 0.000512 4096 4.58155e-41 1600 32680 8.64256 387.848 261.849 658.391 658.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 679.5 0.000512 4096 4.58183e-41 1600 32688 8.65757 186.716 262.153 457.581 457.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 679.5 0.000512 4096 4.58084e-41 1600 32648 8.63027 190.919 262.013 461.612 461.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 679.5 0.000512 4096 4.573e-41 1600 32640 8.64461 191.697 261.8 462.192 462.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 679.5 0.000512 4096 4.58056e-41 1600 32616 8.62736 234.5 261.675 504.851 504.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 679.5 0.000512 4096 4.58785e-41 1600 32544 8.62995 163.459 261.672 433.81 433.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 679.5 0.000512 4096 4.56249e-41 1600 32640 8.64845 226.226 262.089 497.017 497.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 679.5 0.000512 4096 4.56081e-41 1600 32480 8.62899 158.526 261.351 428.557 428.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 679.5 0.000512 4096 4.55814e-41 1600 32640 8.6569 211.378 261.884 481.971 482.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 679.5 0.000512 4096 4.57482e-41 1600 32448 8.62659 151.774 261.659 422.111 422.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 679.5 0.000512 4096 4.59023e-41 1600 32600 8.63882 220.727 261.679 491.099 491.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 679.5 0.000512 4096 4.57622e-41 1600 32400 8.59946 155.277 261.207 425.134 425.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 679.5 0.000512 4096 4.57692e-41 1600 32592 8.63846 281.702 261.762 552.151 552.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 679.5 0.000512 4096 4.56571e-41 1600 32480 8.63485 185.627 261.798 456.111 456.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 679.5 0.000512 4096 4.58014e-41 1600 32520 8.62618 270.561 261.426 540.662 540.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 679.5 0.000512 4096 4.57594e-41 1600 32400 8.6272 182.838 261.633 453.147 453.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 679.5 0.000512 4096 4.57356e-41 1600 32512 8.62416 262.743 261.415 532.833 532.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 679.5 0.000512 4096 4.58056e-41 1600 32256 8.59165 177.651 260.981 447.273 447.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 679.5 0.000512 4096 4.57594e-41 1600 32448 8.6376 228.375 261.667 498.73 498.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 679.5 0.000512 4096 4.58281e-41 1600 32256 8.62208 159.897 261.42 429.991 430.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 679.5 0.000512 4096 4.56207e-41 1600 32400 8.59898 235.741 261.423 505.813 505.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 679.5 0.000512 4096 4.58617e-41 1600 32000 8.5673 167.657 260.348 436.624 436.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 679.5 0.000512 4096 4.56137e-41 1584 32864 8.65485 341.105 262.155 611.963 612.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 679.5 0.000512 4096 4.56753e-41 1584 32840 8.64822 341.502 262.095 612.299 612.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 679.5 0.000512 4096 4.57706e-41 1584 32832 8.64202 183.037 261.881 453.612 453.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 679.5 0.000512 4096 4.56235e-41 1584 32736 8.62982 352.152 261.831 622.666 622.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 679.5 0.000512 4096 4.57944e-41 1584 32816 8.63757 212.375 261.83 482.893 482.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 679.5 0.000512 4096 4.57748e-41 1584 32704 8.62998 428.951 261.503 699.135 699.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 679.5 0.000512 4096 4.58169e-41 1584 32832 8.6543 206.144 262.153 477.002 477.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 679.5 0.000512 4096 4.5573e-41 1584 32768 8.6487 139.229 262.101 410.027 410.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 679.5 0.000512 4096 4.58701e-41 1584 32832 8.65101 223.951 261.922 494.578 494.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 679.5 0.000512 4096 4.58239e-41 1584 32688 8.63642 156.781 261.834 427.304 427.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 679.5 0.000512 4096 4.58701e-41 1584 32800 8.63712 210.895 261.882 481.466 481.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 679.5 0.000512 4096 4.59023e-41 1584 32640 8.6303 152.414 261.657 422.753 422.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 679.5 0.000512 4096 4.57496e-41 1584 32736 8.63002 270.991 261.514 541.185 541.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 679.5 0.000512 4096 4.57019e-41 1584 32640 8.63107 176.21 261.786 446.679 446.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 679.5 0.000512 4096 4.56529e-41 1584 32800 8.6528 267.32 261.989 538.022 538.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 679.5 0.000512 4096 4.58631e-41 1584 32600 8.62618 181.307 261.419 451.405 451.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 679.5 0.000512 4096 4.56207e-41 1584 32704 8.62752 261.282 261.748 531.708 531.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 679.5 0.000512 4096 4.58841e-41 1584 32480 8.5975 172.024 261.276 441.948 442.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 679.5 0.000512 4096 4.57748e-41 1584 32760 8.6368 254.607 261.849 525.14 525.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 679.5 0.000512 4096 4.58939e-41 1584 32640 8.64659 164.325 262.091 435.112 435.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 679.5 0.000512 4096 4.57636e-41 1584 32768 8.6559 243.26 261.931 513.897 513.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 679.5 0.000512 4096 4.5751e-41 1584 32512 8.6199 163.498 261.285 433.454 433.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 679.5 0.000512 4096 4.55716e-41 1600 32704 8.65418 385.044 261.934 655.683 655.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 679.5 0.000512 4096 4.57244e-41 1600 32680 8.63437 334.053 261.848 604.587 604.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 679.5 0.000512 4096 4.58211e-41 1600 32640 8.63578 328.442 262.067 599.197 599.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 679.5 0.000512 4096 4.57818e-41 1600 32688 8.6511 190.392 261.968 461.061 461.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 679.5 0.000512 4096 4.56809e-41 1600 32640 8.6527 360.348 262.117 631.17 631.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 679.5 0.000512 4096 4.58953e-41 1600 32648 8.63616 205.536 261.761 475.981 476.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 679.5 0.000512 4096 4.56585e-41 1600 32592 8.63846 415.091 261.979 685.761 685.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 679.5 0.000512 4096 4.58589e-41 1600 32640 8.64272 212.57 261.797 483.062 483.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 679.5 0.000512 4096 4.57636e-41 1600 32512 8.62995 142.144 261.634 412.457 412.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 679.5 0.000512 4096 4.58561e-41 1600 32616 8.62906 223.832 261.894 494.404 494.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 679.5 0.000512 4096 4.58673e-41 1600 32544 8.62298 161.82 261.865 432.358 432.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 679.5 0.000512 4096 4.58813e-41 1600 32640 8.64301 218.984 261.78 489.455 489.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 679.5 0.000512 4096 4.58127e-41 1600 32480 8.63763 153.739 261.422 423.849 423.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 679.5 0.000512 4096 4.56445e-41 1600 32640 8.65418 266.161 262.151 537.016 537.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 679.5 0.000512 4096 4.56081e-41 1600 32448 8.7104 179.768 261.367 449.9 449.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 679.5 0.000512 4096 4.57692e-41 1600 32600 8.63795 267.08 261.929 537.697 537.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 679.5 0.000512 4096 4.59093e-41 1600 32400 8.59779 179.242 261.448 449.34 449.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 679.5 0.000512 4096 4.58519e-41 1600 32592 8.6384 258.324 261.701 528.715 528.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 679.5 0.000512 4096 4.58505e-41 1600 32480 8.63254 168.942 261.739 439.365 439.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 679.5 0.000512 4096 4.56431e-41 1600 32520 8.62688 248.801 261.634 519.114 519.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 679.5 0.000512 4096 4.58084e-41 1600 32400 8.62618 164.486 261.458 434.62 434.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 679.5 0.000512 4096 4.58183e-41 1600 32512 8.6263 238.72 261.42 508.82 508.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 679.5 0.000512 4096 4.5758e-41 1600 32256 8.59136 168.189 260.914 437.745 437.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 679.5 0.000512 4096 4.59107e-41 1600 32704 8.65562 322.06 261.974 592.741 592.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 679.5 0.000512 4096 4.56053e-41 1600 32640 8.64854 321.27 261.981 591.951 592.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 679.5 0.000512 4096 4.57286e-41 1600 32680 8.63539 333.843 261.784 604.314 604.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 679.5 0.000512 4096 4.56095e-41 1600 32640 8.63693 333.63 261.784 604.104 604.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 679.5 0.000512 4096 4.56963e-41 1600 32688 8.65421 194.695 262.157 465.563 465.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 679.5 0.000512 4096 4.56865e-41 1600 32640 8.64944 390.523 262.153 661.38 661.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 679.5 0.000512 4096 4.58505e-41 1600 32648 8.63846 190.549 261.984 461.223 461.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 679.5 0.000512 4096 4.58519e-41 1600 32592 8.63949 124.572 261.794 395.056 395.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 679.5 0.000512 4096 4.55884e-41 1600 32424 8.59546 341.258 261.2 611.107 611.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 679.5 0.000512 4096 4.55983e-41 1600 32640 8.64035 195.512 261.715 465.917 465.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 679.5 0.000512 4096 4.56907e-41 1600 32512 8.63034 133.351 261.705 403.737 403.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 679.5 0.000512 4096 4.57524e-41 1600 32448 8.63478 110.486 261.661 380.834 380.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 679.5 0.000512 4096 4.55688e-41 1600 32616 8.63126 273.605 261.924 544.211 544.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 679.5 0.000512 4096 4.57972e-41 1600 32544 8.63126 175.848 261.894 446.424 446.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 679.5 0.000512 4096 4.58435e-41 1600 32400 8.62413 144.204 261.218 414.096 414.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 679.5 0.000512 4096 4.5559e-41 1600 32640 8.64365 254.768 262.059 525.521 525.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 679.5 0.000512 4096 4.558e-41 1600 32480 8.63034 174.333 261.456 444.471 444.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 679.5 0.000512 4096 4.57566e-41 1600 32400 8.61558 145.713 261.417 415.796 415.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 679.5 0.000512 4096 4.57048e-41 1600 32640 8.65325 241.338 262.15 512.193 512.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 679.5 0.000512 4096 4.58112e-41 1600 32448 8.6327 156.83 261.6 427.112 427.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 679.5 0.000512 4096 4.58127e-41 1600 32256 8.59533 136.315 261.149 406.112 406.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 679.5 0.000512 4096 4.58953e-41 1600 32600 8.64077 238.54 261.956 509.187 509.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 679.5 0.000512 4096 4.58771e-41 1600 32400 8.60483 166.06 261.204 435.922 435.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 679.5 0.000512 4096 4.56529e-41 1600 32400 8.63904 137.849 261.775 408.313 408.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 679.5 0.000512 4096 4.56865e-41 1600 32592 8.63642 230.601 261.694 500.982 501.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 679.5 0.000512 4096 4.58757e-41 1600 32480 8.63882 163.373 261.759 433.821 433.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 679.5 0.000512 4096 4.56431e-41 1600 32256 8.60355 132.188 261.159 402.002 402.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 679.5 0.000512 4096 4.56977e-41 1600 32520 8.62822 229.029 261.602 499.309 499.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 679.5 0.000512 4096 4.58267e-41 1600 32400 8.63232 162.898 261.658 433.239 433.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 679.5 0.000512 4096 4.57482e-41 1600 32040 8.57011 134.841 260.122 403.584 403.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 679.5 0.000512 4096 4.58141e-41 1600 32512 8.63277 227.962 261.417 498.064 498.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 679.5 0.000512 4096 4.57944e-41 1600 32256 8.58758 153.907 260.676 423.224 423.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 679.5 0.000512 4096 4.58477e-41 1600 32256 8.63597 142.033 261.421 412.139 412.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 679.5 0.000512 4096 4.55828e-41 1600 32704 8.65085 334.523 261.93 605.157 605.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 679.5 0.000512 4096 4.5779e-41 1600 32640 8.63872 334.812 261.959 605.458 605.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 679.5 0.000512 4096 4.58141e-41 1600 32680 8.6368 377.303 262.03 648.02 648.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 679.5 0.000512 4096 4.58701e-41 1600 32640 8.64051 377.879 261.885 648.455 648.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 679.5 0.000512 4096 4.58953e-41 1600 32520 8.62851 381.743 261.653 652.078 652.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 679.5 0.000512 4096 4.58659e-41 1600 32688 8.65674 187.192 262.154 458.057 458.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 679.5 0.000512 4096 4.56221e-41 1600 32640 8.65363 327.694 262.151 598.548 598.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 679.5 0.000512 4096 4.58295e-41 1600 32544 8.63187 326.543 261.674 596.898 596.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 679.5 0.000512 4096 4.58687e-41 1600 32648 8.63344 266.211 261.986 536.881 536.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 679.5 0.000512 4096 4.58477e-41 1600 32592 8.63846 167.672 261.974 438.334 438.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 679.5 0.000512 4096 4.56921e-41 1600 32424 8.59846 136.98 261.379 407.009 407.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 679.5 0.000512 4096 4.57748e-41 1600 32640 8.63971 246.43 261.703 516.825 516.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 679.5 0.000512 4096 4.57678e-41 1600 32512 8.62646 159.31 261.417 429.403 429.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 679.5 0.000512 4096 4.56025e-41 1600 32448 8.62963 129.084 261.453 399.218 399.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 679.5 0.000512 4096 4.56641e-41 1600 32616 8.62739 252.609 261.669 522.956 523.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 679.5 0.000512 4096 4.56851e-41 1600 32544 8.6312 164.305 261.894 434.881 434.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 679.5 0.000512 4096 4.56739e-41 1600 32400 8.61421 145.056 261.294 415.016 415.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 679.5 0.000512 4096 4.58715e-41 1600 32256 8.59062 128.516 261.118 398.277 398.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 679.5 0.000512 4096 4.58365e-41 1600 32640 8.63846 238.853 261.84 509.386 509.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 679.5 0.000512 4096 4.58169e-41 1600 32480 8.63027 162.131 261.407 432.223 432.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 679.5 0.000512 4096 4.58785e-41 1600 32400 8.62534 135.936 261.668 406.28 406.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 679.5 0.000512 4096 4.58911e-41 1600 32320 8.6296 136.604 261.603 406.885 406.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 679.5 0.000512 4096 4.57384e-41 1600 32640 8.65101 225.55 261.866 496.118 496.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 679.5 0.000512 4096 4.55772e-41 1600 32448 8.62502 159.939 261.452 430.069 430.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 679.5 0.000512 4096 4.57958e-41 1600 32256 8.59546 132.13 261.117 401.892 401.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 679.5 0.000512 4096 4.58393e-41 1600 32256 8.62618 124.289 261.346 394.317 394.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 679.5 0.000512 4096 4.5573e-41 1600 32600 8.63872 231.371 264.249 504.308 504.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 679.5 0.000512 4096 4.5594e-41 1600 32400 8.60141 158.834 261.443 428.928 428.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 679.5 0.000512 4096 4.56165e-41 1600 32400 8.63712 141.576 261.741 412.004 412.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 679.5 0.000512 4096 4.57146e-41 1600 32000 8.57747 126.692 260.127 395.445 395.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 679.5 0.000512 4096 4.56179e-41 1584 32864 8.66614 389.355 261.92 659.993 660.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 679.5 0.000512 4096 4.55702e-41 1584 32832 8.65088 389.898 261.878 660.48 660.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 679.5 0.000512 4096 4.57636e-41 1584 32736 8.63168 387.491 261.802 657.975 658.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 679.5 0.000512 4096 4.5723e-41 1584 32840 8.64288 327.402 262.081 598.176 598.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 679.5 0.000512 4096 4.56025e-41 1584 32800 8.63661 327.602 261.852 598.144 598.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 679.5 0.000512 4096 4.58799e-41 1584 32760 8.63872 329.258 262.059 600.009 600.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 679.5 0.000512 4096 4.558e-41 1584 32832 8.64029 255.394 262.094 526.178 526.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 679.5 0.000512 4096 4.58477e-41 1584 32736 8.62787 160.868 261.59 431.133 431.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 679.5 0.000512 4096 4.55562e-41 1584 32688 8.62845 472.879 261.552 743.112 743.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 679.5 0.000512 4096 4.5793e-41 1584 32640 8.63501 472.836 261.776 743.301 743.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 679.5 0.000512 4096 4.56025e-41 1584 32816 8.64499 237.99 261.804 508.491 508.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 679.5 0.000512 4096 4.57832e-41 1584 32704 8.62618 151.904 261.496 422.077 422.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 679.5 0.000512 4096 4.57286e-41 1584 32592 8.60445 124.973 261.197 394.826 394.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 679.5 0.000512 4096 4.57384e-41 1584 32480 8.59507 430.96 260.882 700.491 700.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 679.5 0.000512 4096 4.56403e-41 1584 32832 8.6487 230.705 262.13 501.536 501.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 679.5 0.000512 4096 4.56361e-41 1584 32768 8.65286 151.292 261.974 421.971 422.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 679.5 0.000512 4096 4.57244e-41 1584 32640 8.62448 127.687 261.589 397.951 398.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 679.5 0.000512 4096 4.58645e-41 1584 32512 8.61798 111.79 261.223 381.684 381.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 679.5 0.000512 4096 4.55702e-41 1584 32832 8.65491 226.171 262.189 497.068 497.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 679.5 0.000512 4096 4.56431e-41 1584 32688 8.63392 156.6 261.625 426.911 426.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 679.5 0.000512 4096 4.56543e-41 1584 32616 8.63642 134.245 261.624 404.556 404.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 679.5 0.000512 4096 4.56627e-41 1584 32544 8.63786 133.552 261.831 404.071 404.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 679.5 0.000512 4096 4.56319e-41 1584 32800 8.64461 223.655 261.813 494.166 494.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 679.5 0.000512 4096 4.58435e-41 1584 32640 8.63437 159.489 261.669 429.845 429.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 679.5 0.000512 4096 4.58351e-41 1584 32640 8.64442 134.083 261.849 404.627 404.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 679.5 0.000512 4096 4.58589e-41 1584 32320 8.58205 123.675 260.55 392.857 392.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 679.5 0.000512 4096 4.58056e-41 1600 32704 8.65414 368.662 261.929 639.294 639.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 679.5 0.000512 4096 4.55618e-41 1600 32640 8.63846 368.08 261.948 638.717 638.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 679.5 0.000512 4096 4.57272e-41 1600 32640 8.6569 368.1 261.923 638.729 638.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 679.5 0.000512 4096 4.57902e-41 1600 32680 8.63798 330.572 261.778 601.036 601.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 679.5 0.000512 4096 4.56725e-41 1600 32640 8.63856 330.209 261.881 600.781 600.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 679.5 0.000512 4096 4.59009e-41 1600 32520 8.62605 329.423 261.611 599.709 599.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 679.5 0.000512 4096 4.56851e-41 1600 32480 8.63232 328.557 261.401 598.641 598.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 679.5 0.000512 4096 4.56529e-41 1600 32688 8.6569 252.959 261.933 523.607 523.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 679.5 0.000512 4096 4.56445e-41 1600 32640 8.6487 158.765 262.146 429.61 429.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 679.5 0.000512 4096 4.57132e-41 1600 32544 8.62822 477.325 261.924 747.931 747.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 679.5 0.000512 4096 4.57566e-41 1600 32448 8.6304 475.66 261.619 745.96 746.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 679.5 0.000512 4096 4.56991e-41 1600 32648 8.63699 231.986 261.782 502.457 502.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 679.5 0.000512 4096 4.57608e-41 1600 32592 8.6345 150.117 262.015 420.818 420.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 679.5 0.000512 4096 4.56865e-41 1600 32424 8.60349 123.927 261.196 393.777 393.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 679.5 0.000512 4096 4.55926e-41 1600 32480 8.63504 419.88 261.76 690.331 690.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 679.5 0.000512 4096 4.57202e-41 1600 32640 8.63469 230.984 261.692 501.362 501.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 679.5 0.000512 4096 4.58084e-41 1600 32512 8.62963 150.712 261.463 420.856 420.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 679.5 0.000512 4096 4.57216e-41 1600 32448 8.63232 129.426 261.468 399.578 399.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 679.5 0.000512 4096 4.56711e-41 1600 32256 8.58739 114.286 260.736 383.66 383.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 679.5 0.000512 4096 4.56011e-41 1600 32616 8.63437 237.224 261.894 507.805 507.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 679.5 0.000512 4096 4.57594e-41 1600 32544 8.63027 169.524 261.675 439.88 439.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 679.5 0.000512 4096 4.58785e-41 1600 32400 8.61542 138.817 261.286 408.769 408.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 679.5 0.000512 4096 4.56753e-41 1600 32256 8.59302 130.785 261.12 400.551 400.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 679.5 0.000512 4096 4.56011e-41 1600 32040 8.56883 120.804 260.127 389.551 389.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 679.5 0.000512 4096 4.58309e-41 1600 32640 8.64461 228.749 262.001 499.444 499.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 679.5 0.000512 4096 4.56389e-41 1600 32480 8.62781 157.811 261.596 428.086 428.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 679.5 0.000512 4096 4.55983e-41 1600 32400 8.63165 136.054 261.453 406.188 406.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 679.5 0.000512 4096 4.58757e-41 1600 32320 8.6249 123.291 261.426 393.39 393.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 679.5 0.000512 4096 4.57426e-41 1600 32000 8.57472 118.063 260.318 387.004 387.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 679.5 0.000512 4096 4.57132e-41 1620 32512 8.65485 330.787 261.921 601.416 601.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 679.5 0.000512 4096 4.58673e-41 1620 32448 8.64051 326.822 261.804 597.315 597.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 679.5 0.000512 4096 4.57426e-41 1620 32448 8.65718 330.709 262.223 601.643 601.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 679.5 0.000512 4096 4.57342e-41 1620 32384 8.63642 331.87 261.845 602.402 602.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 679.5 0.000512 4096 4.57608e-41 1620 32480 8.63939 479.134 262.1 749.925 749.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 679.5 0.000512 4096 4.56543e-41 1620 32400 8.63846 481.649 261.832 752.171 752.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 679.5 0.000512 4096 4.57986e-41 1620 32400 8.64256 478.543 261.847 749.084 749.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 679.5 0.000512 4096 4.56487e-41 1620 32320 8.62611 481.195 261.825 751.697 751.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 679.5 0.000512 4096 4.56039e-41 1620 32496 8.74256 234.748 262.22 505.762 505.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 679.5 0.000512 4096 4.56305e-41 1620 32448 8.65894 150.815 262.226 421.75 421.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 679.5 0.000512 4096 4.55814e-41 1620 32400 8.64758 414.29 261.984 684.974 685.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 679.5 0.000512 4096 4.57538e-41 1620 32256 8.63094 412.416 261.414 682.516 682.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 679.5 0.000512 4096 4.57342e-41 1620 32160 8.61389 411.299 261.248 681.215 681.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 679.5 0.000512 4096 4.56935e-41 1620 32480 8.64947 224.329 262.187 495.218 495.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 679.5 0.000512 4096 4.55534e-41 1620 32368 8.63949 144.255 261.669 414.617 414.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 679.5 0.000512 4096 4.57692e-41 1620 32256 8.62102 123.024 261.558 393.255 393.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 679.5 0.000512 4096 4.56375e-41 1620 32256 8.63437 108.3 261.601 378.586 378.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 679.5 0.000512 4096 4.57762e-41 1620 32200 8.62419 367.61 261.642 637.929 637.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 679.5 0.000512 4096 4.56893e-41 1620 32448 8.63642 212.272 262.004 482.961 483.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 679.5 0.000512 4096 4.56375e-41 1620 32384 8.63904 147.251 262.053 417.995 418.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 679.5 0.000512 4096 4.56907e-41 1620 32256 8.62746 123.719 261.651 394.048 394.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 679.5 0.000512 4096 4.573e-41 1620 32256 8.6487 114.308 261.847 384.855 384.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 679.5 0.000512 4096 4.58169e-41 1620 32000 8.59408 103.889 260.969 373.505 373.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 679.5 0.000512 4096 4.57033e-41 1600 32704 8.65075 326.246 261.917 596.874 596.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 679.5 0.000512 4096 4.57524e-41 1600 32640 8.64016 325.767 261.946 596.405 596.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 679.5 0.000512 4096 4.58841e-41 1600 32640 8.65325 327.003 262.183 597.901 597.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 679.5 0.000512 4096 4.59037e-41 1600 32512 8.62518 325.372 261.457 595.503 595.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 679.5 0.000512 4096 4.58589e-41 1600 32680 8.63818 442.473 262.03 713.195 713.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 679.5 0.000512 4096 4.56221e-41 1600 32640 8.64173 442.391 262.064 713.147 713.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 679.5 0.000512 4096 4.5716e-41 1600 32520 8.62208 439.929 261.412 710.015 710.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 679.5 0.000512 4096 4.56585e-41 1600 32480 8.63437 439.385 261.397 709.469 709.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 679.5 0.000512 4096 4.57216e-41 1600 32400 8.60314 449.153 261.212 719.019 719.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 679.5 0.000512 4096 4.59023e-41 1600 32688 8.64714 223.824 261.885 494.406 494.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 679.5 0.000512 4096 4.57636e-41 1600 32640 8.64506 143.499 261.968 414.164 414.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 679.5 0.000512 4096 4.58533e-41 1600 32544 8.63235 388.047 261.76 658.492 658.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 679.5 0.000512 4096 4.58869e-41 1600 32448 8.62288 388.164 261.415 658.251 658.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 679.5 0.000512 4096 4.56459e-41 1600 32400 8.62944 388.475 261.602 658.759 658.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 679.5 0.000512 4096 4.58533e-41 1600 32648 8.64051 212.011 262.009 482.713 482.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 679.5 0.000512 4096 4.56039e-41 1600 32592 8.63898 137.474 261.959 408.123 408.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 679.5 0.000512 4096 4.57888e-41 1600 32424 8.59526 115.307 261.343 385.298 385.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 679.5 0.000512 4096 4.58673e-41 1600 32480 8.63798 103.106 261.951 373.747 373.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 679.5 0.000512 4096 4.58645e-41 1600 32200 8.57965 352.967 260.551 622.153 622.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 679.5 0.000512 4096 4.56613e-41 1600 32640 8.63846 209.789 261.949 480.426 480.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 679.5 0.000512 4096 4.58421e-41 1600 32512 8.6352 143.897 261.387 413.973 414.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 679.5 0.000512 4096 4.57174e-41 1600 32448 8.63264 120.24 261.661 390.585 390.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 679.5 0.000512 4096 4.57342e-41 1600 32256 8.58726 109.695 260.909 379.242 379.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 679.5 0.000512 4096 4.57468e-41 1600 32320 8.6303 102.625 261.661 372.968 373.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 679.5 0.000512 4096 4.58295e-41 1600 32256 8.63104 96.4507 261.614 366.747 366.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 679.5 0.000512 4096 4.56179e-41 1664 32096 8.6633 382.815 262.075 653.607 653.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 679.5 0.000512 4096 4.58141e-41 1664 32064 8.65962 350.686 262.165 621.564 621.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 679.5 0.000512 4096 4.58911e-41 1664 32000 8.64461 351.195 261.99 621.881 621.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 679.5 0.000512 4096 4.5559e-41 1664 31968 8.64666 348.391 261.966 619.055 619.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 679.5 0.000512 4096 4.57132e-41 1664 31872 8.6185 348.849 261.365 618.885 618.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 679.5 0.000512 4096 4.56809e-41 1664 31840 8.62822 348.461 261.683 618.825 618.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 679.5 0.000512 4096 4.5559e-41 1664 31872 8.64051 347.531 261.816 618.039 618.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 679.5 0.000512 4096 4.58659e-41 1664 31808 8.62691 346.725 261.6 617.004 617.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 679.5 0.000512 4096 4.57832e-41 1664 31744 8.62499 347.337 261.652 617.668 617.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 679.5 0.000512 4096 4.58603e-41 1620 32256 8.63027 329.194 261.603 599.477 599.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 679.5 0.000512 4096 4.56137e-41 1600 32480 8.63437 324.522 261.798 595.01 595.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 679.5 0.000512 4096 4.57818e-41 1600 32200 8.58112 326.331 260.777 595.745 595.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 679.5 0.000512 4096 4.58365e-41 1584 32480 8.60365 327.037 261.391 597.085 597.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 679.5 0.000512 4096 4.55954e-41 1600 32512 8.63181 320.397 261.412 590.492 590.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 679.5 0.000512 4096 4.58659e-41 1600 32160 8.62339 452.336 261.456 722.465 722.51
