#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002803560 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "saiAnd";
o0000000002818508 .functor BUFZ 1, C4<z>; HiZ drive
o0000000002818568 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000027c27e0 .functor AND 1, o0000000002818508, o0000000002818568, C4<1>, C4<1>;
v000000000280ef10_0 .net "branch", 0 0, o0000000002818508;  0 drivers
v000000000280d570_0 .net "saiAnd", 0 0, L_00000000027c27e0;  1 drivers
v000000000280de30_0 .net "zero", 0 0, o0000000002818568;  0 drivers
S_000000000280f170 .scope module, "mips" "mips" 3 22;
 .timescale 0 0;
P_0000000002805a00 .param/l "w" 0 3 24, +C4<00000000000000000000000000011111>;
L_0000000002871480 .functor AND 1, v000000000280ea10_0, L_00000000028d8870, C4<1>, C4<1>;
v0000000002870200_0 .net "ALUop", 1 0, L_00000000027c2850;  1 drivers
v000000000286f3a0_0 .net "branch", 0 0, v000000000280ea10_0;  1 drivers
v000000000286fee0_0 .var "clk", 0 0;
v0000000002870f20_0 .net "controle", 3 0, L_00000000027c29a0;  1 drivers
v000000000286f300_0 .net "dadosEscrita", 31 0, L_00000000027df530;  1 drivers
v0000000002870de0_0 .net "dadosLeitura1", 31 0, L_00000000027c2e00;  1 drivers
v000000000286fbc0_0 .net "dadosLeitura2", 31 0, L_00000000027c2e70;  1 drivers
v000000000286f440_0 .net "deslocamento", 31 0, L_00000000028711e0;  1 drivers
v000000000286f9e0_0 .net "endALU", 31 0, L_00000000027c24d0;  1 drivers
v0000000002870340_0 .net "endEntrada", 31 0, L_0000000002871640;  1 drivers
v000000000286f940_0 .net "endSaida", 31 0, v000000000286f8a0_0;  1 drivers
v000000000286ff80_0 .net "escreveMem", 0 0, L_00000000027c30a0;  1 drivers
v0000000002870660_0 .net "escreveReg", 0 0, L_00000000027c2cb0;  1 drivers
v0000000002870020_0 .net "extSinal", 31 0, L_00000000027c2ee0;  1 drivers
v00000000028700c0_0 .net "instrucao", 31 0, L_00000000027c2a10;  1 drivers
v000000000286f080_0 .net "leMem", 0 0, L_00000000027c2d90;  1 drivers
v0000000002870700_0 .net "leituraDados", 31 0, L_00000000027df760;  1 drivers
v0000000002870a20_0 .net "mALU", 31 0, L_00000000027c2f50;  1 drivers
v000000000286f4e0_0 .net "memparaReg", 0 0, L_00000000027c31f0;  1 drivers
v00000000028707a0_0 .net "origALU", 0 0, L_00000000027c2c40;  1 drivers
v0000000002870840_0 .net "proxEndereco", 31 0, L_0000000002870e80;  1 drivers
v000000000286f620_0 .net "regDst", 0 0, L_00000000027c28c0;  1 drivers
v0000000002870160_0 .net "regEscrita", 4 0, L_00000000027c2460;  1 drivers
v00000000028708e0_0 .net "resultadoSoma", 31 0, L_0000000002871870;  1 drivers
v0000000002870ac0_0 .net "saidaAND", 0 0, L_0000000002871480;  1 drivers
v0000000002870b60_0 .net "zero", 0 0, L_00000000028d8870;  1 drivers
L_000000000286f260 .part L_00000000027c2a10, 26, 6;
L_000000000286f6c0 .part L_00000000027c2a10, 16, 5;
L_000000000286f760 .part L_00000000027c2a10, 11, 5;
L_00000000028d9b30 .part L_00000000027c2a10, 0, 6;
L_00000000028d8230 .part L_00000000027c2a10, 21, 5;
L_00000000028d9e50 .part L_00000000027c2a10, 16, 5;
L_00000000028d8c30 .part L_00000000027c2a10, 0, 16;
S_00000000027d5130 .scope module, "ALU" "ALU" 3 126, 4 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe1";
    .port_info 1 /INPUT 32 "muxOut";
    .port_info 2 /INPUT 4 "controlOut";
    .port_info 3 /OUTPUT 32 "aluOut";
    .port_info 4 /OUTPUT 1 "zr";
L_00000000027c24d0 .functor BUFZ 32, v000000000280e150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002880118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000280e470_0 .net/2u *"_s2", 31 0, L_0000000002880118;  1 drivers
v000000000280e510_0 .net "aluOut", 31 0, L_00000000027c24d0;  alias, 1 drivers
v000000000280d9d0_0 .net "controlOut", 3 0, L_00000000027c29a0;  alias, 1 drivers
v000000000280e6f0_0 .net "dadosLe1", 31 0, L_00000000027c2e00;  alias, 1 drivers
v000000000280e150_0 .var "eA", 31 0;
v000000000280e290_0 .net "muxOut", 31 0, L_00000000027c2f50;  alias, 1 drivers
v000000000280ded0_0 .net "zr", 0 0, L_00000000028d8870;  alias, 1 drivers
E_0000000002806640 .event edge, v000000000280d9d0_0;
L_00000000028d8870 .cmp/eq 32, v000000000280e150_0, L_0000000002880118;
S_00000000027d52c0 .scope module, "adiciona" "adiciona" 3 155, 5 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "desl";
    .port_info 2 /OUTPUT 32 "result";
L_0000000002871870 .functor BUFZ 32, v000000000280e1f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000280ec90_0 .net "desl", 31 0, L_00000000028711e0;  alias, 1 drivers
v000000000280d930_0 .net "proxEnd", 31 0, L_0000000002870e80;  alias, 1 drivers
v000000000280e1f0_0 .var "res", 31 0;
v000000000280e790_0 .net "result", 31 0, L_0000000002871870;  alias, 1 drivers
E_00000000028062c0 .event edge, v000000000280ec90_0, v000000000280d930_0;
S_00000000027c6d70 .scope module, "control" "controle" 3 79, 6 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /OUTPUT 1 "regD";
    .port_info 2 /OUTPUT 1 "oriALU";
    .port_info 3 /OUTPUT 1 "memReg";
    .port_info 4 /OUTPUT 1 "escReg";
    .port_info 5 /OUTPUT 1 "lMem";
    .port_info 6 /OUTPUT 1 "escMem";
    .port_info 7 /OUTPUT 1 "br";
    .port_info 8 /OUTPUT 2 "ALUo";
L_00000000027c28c0 .functor BUFZ 1, v000000000286d460_0, C4<0>, C4<0>, C4<0>;
L_00000000027c2c40 .functor BUFZ 1, v000000000286c380_0, C4<0>, C4<0>, C4<0>;
L_00000000027c31f0 .functor BUFZ 1, v000000000286c4c0_0, C4<0>, C4<0>, C4<0>;
L_00000000027c2cb0 .functor BUFZ 1, v000000000280f050_0, C4<0>, C4<0>, C4<0>;
L_00000000027c2d90 .functor BUFZ 1, v000000000280d750_0, C4<0>, C4<0>, C4<0>;
L_00000000027c30a0 .functor BUFZ 1, v000000000280eab0_0, C4<0>, C4<0>, C4<0>;
L_00000000027c2850 .functor BUFZ 2, v000000000280e970_0, C4<00>, C4<00>, C4<00>;
v000000000280efb0_0 .net "ALUo", 1 0, L_00000000027c2850;  alias, 1 drivers
v000000000280e970_0 .var "aO", 1 0;
v000000000280ea10_0 .var "b", 0 0;
v000000000280d610_0 .net "br", 0 0, v000000000280ea10_0;  alias, 1 drivers
v000000000280eab0_0 .var "eM", 0 0;
v000000000280f050_0 .var "eR", 0 0;
v000000000280d1b0_0 .net "escMem", 0 0, L_00000000027c30a0;  alias, 1 drivers
v000000000280d390_0 .net "escReg", 0 0, L_00000000027c2cb0;  alias, 1 drivers
v000000000280d430_0 .net "inst", 5 0, L_000000000286f260;  1 drivers
v000000000280d750_0 .var "lM", 0 0;
v00000000027e4400_0 .net "lMem", 0 0, L_00000000027c2d90;  alias, 1 drivers
v000000000286c4c0_0 .var "mR", 0 0;
v000000000286d000_0 .net "memReg", 0 0, L_00000000027c31f0;  alias, 1 drivers
v000000000286c380_0 .var "oA", 0 0;
v000000000286d1e0_0 .var "opcode", 5 0;
v000000000286d500_0 .net "oriALU", 0 0, L_00000000027c2c40;  alias, 1 drivers
v000000000286d460_0 .var "rD", 0 0;
v000000000286da00_0 .net "regD", 0 0, L_00000000027c28c0;  alias, 1 drivers
E_0000000002806000 .event edge, v000000000280d430_0;
S_00000000027c6f00 .scope module, "controleALU" "aluControl" 3 98, 7 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "ALUO";
    .port_info 2 /OUTPUT 4 "controlOut";
L_00000000027c29a0 .functor BUFZ 4, v000000000286c420_0, C4<0000>, C4<0000>, C4<0000>;
v000000000286cce0_0 .net "ALUO", 1 0, L_00000000027c2850;  alias, 1 drivers
v000000000286c420_0 .var "c", 3 0;
v000000000286cc40_0 .net "controlOut", 3 0, L_00000000027c29a0;  alias, 1 drivers
v000000000286d0a0_0 .net "inst", 5 0, L_00000000028d9b30;  1 drivers
E_0000000002806200 .event edge, v000000000286d0a0_0, v000000000280efb0_0;
S_00000000027c4cf0 .scope module, "deslocaEsquerda" "deslocamentEsq" 3 150, 8 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sinalExt";
    .port_info 1 /OUTPUT 32 "desl";
L_00000000028711e0 .functor BUFZ 32, v000000000286c880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286c880_0 .var "d", 31 0;
v000000000286d5a0_0 .net "desl", 31 0, L_00000000028711e0;  alias, 1 drivers
v000000000286d3c0_0 .net "sinalExt", 31 0, L_00000000027c2ee0;  alias, 1 drivers
E_0000000002806300 .event edge, v000000000286d3c0_0;
S_00000000027c4e80 .scope module, "extensaoSinal" "extensorSinal" 3 114, 9 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst";
    .port_info 1 /OUTPUT 32 "sinalExt";
L_00000000027c2ee0 .functor BUFZ 32, v000000000286daa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286daa0_0 .var "e", 31 0;
v000000000286cba0_0 .net "inst", 15 0, L_00000000028d8c30;  1 drivers
v000000000286c1a0_0 .net "sinalExt", 31 0, L_00000000027c2ee0;  alias, 1 drivers
E_0000000002806340 .event edge, v000000000286cba0_0;
S_00000000027e6690 .scope module, "instructionMen" "instructionMem" 3 74, 10 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /OUTPUT 32 "instrucaoOut";
L_00000000027c2a10 .functor BUFZ 32, L_000000000286f120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286d140_0 .net *"_s0", 31 0, L_000000000286f120;  1 drivers
L_00000000028800d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000286c6a0_0 .net/2u *"_s2", 31 0, L_00000000028800d0;  1 drivers
v000000000286d8c0_0 .net *"_s4", 31 0, L_000000000286f1c0;  1 drivers
v000000000286d820_0 .net "endereco", 31 0, v000000000286f8a0_0;  alias, 1 drivers
v000000000286c100 .array "instrucao", 25 0, 31 0;
v000000000286d640_0 .net "instrucaoOut", 31 0, L_00000000027c2a10;  alias, 1 drivers
L_000000000286f120 .array/port v000000000286c100, L_000000000286f1c0;
L_000000000286f1c0 .arith/div 32, v000000000286f8a0_0, L_00000000028800d0;
S_00000000027e6820 .scope module, "memoriaDados" "dataMem" 3 134, 11 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "lMem";
    .port_info 2 /INPUT 1 "escMem";
    .port_info 3 /INPUT 32 "aluOut";
    .port_info 4 /INPUT 32 "dadosLe2";
    .port_info 5 /OUTPUT 32 "leDados";
L_00000000027df760 .functor BUFZ 32, v000000000286c560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286d960_0 .net "aluOut", 31 0, L_00000000027c24d0;  alias, 1 drivers
v000000000286d6e0_0 .net "clock", 0 0, v000000000286fee0_0;  1 drivers
v000000000286dd20 .array "dados", 31 0, 31 0;
v000000000286c740_0 .net "dadosLe2", 31 0, L_00000000027c2e70;  alias, 1 drivers
v000000000286d280_0 .net "escMem", 0 0, L_00000000027c30a0;  alias, 1 drivers
v000000000286c560_0 .var "lD", 31 0;
v000000000286c7e0_0 .net "lMem", 0 0, L_00000000027c2d90;  alias, 1 drivers
v000000000286c920_0 .net "leDados", 31 0, L_00000000027df760;  alias, 1 drivers
E_0000000002806680 .event posedge, v000000000286d6e0_0;
S_00000000027dedb0 .scope module, "muxALU" "muxALU" 3 119, 12 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe2";
    .port_info 1 /INPUT 32 "sinalExt";
    .port_info 2 /INPUT 1 "ALUScr";
    .port_info 3 /OUTPUT 32 "muxOut";
L_00000000027c2f50 .functor BUFZ 32, v000000000286d320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286d780_0 .net "ALUScr", 0 0, L_00000000027c2c40;  alias, 1 drivers
v000000000286db40_0 .net "dadosLe2", 31 0, L_00000000027c2e70;  alias, 1 drivers
v000000000286dbe0_0 .net "muxOut", 31 0, L_00000000027c2f50;  alias, 1 drivers
v000000000286c600_0 .net "sinalExt", 31 0, L_00000000027c2ee0;  alias, 1 drivers
v000000000286d320_0 .var "x", 31 0;
E_0000000002805a80 .event edge, v000000000286d3c0_0, v000000000286c740_0, v000000000286d500_0;
S_00000000027def40 .scope module, "muxDados" "muxData" 3 143, 13 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "leDados";
    .port_info 1 /INPUT 32 "aluOut";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "dadosEsc";
L_00000000027df530 .functor BUFZ 32, v000000000286dc80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286cd80_0 .net "aluOut", 31 0, L_00000000027c24d0;  alias, 1 drivers
v000000000286dc80_0 .var "dE", 31 0;
v000000000286ce20_0 .net "dadosEsc", 31 0, L_00000000027df530;  alias, 1 drivers
v000000000286c9c0_0 .net "leDados", 31 0, L_00000000027df760;  alias, 1 drivers
v000000000286cec0_0 .net "memtoReg", 0 0, L_00000000027c31f0;  alias, 1 drivers
E_0000000002806040 .event edge, v000000000280e510_0, v000000000286c920_0, v000000000286d000_0;
S_00000000027efc80 .scope module, "muxEndereco" "muxEndereco" 3 169, 14 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "result";
    .port_info 2 /INPUT 1 "saiAND";
    .port_info 3 /OUTPUT 32 "endEnt";
L_0000000002871640 .functor BUFZ 32, v000000000286ca60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286cf60_0 .net "endEnt", 31 0, L_0000000002871640;  alias, 1 drivers
v000000000286ca60_0 .var "endereco", 31 0;
v000000000286ddc0_0 .net "proxEnd", 31 0, L_0000000002870e80;  alias, 1 drivers
v000000000286de60_0 .net "result", 31 0, L_0000000002871870;  alias, 1 drivers
v000000000286df00_0 .net "saiAND", 0 0, L_0000000002871480;  alias, 1 drivers
E_0000000002807380 .event edge, v000000000280e790_0, v000000000280d930_0, v000000000286df00_0;
S_00000000027efe10 .scope module, "muxRegistrador" "muxReg" 3 91, 15 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inst1";
    .port_info 1 /INPUT 5 "inst2";
    .port_info 2 /INPUT 1 "regD";
    .port_info 3 /OUTPUT 5 "regEsc";
L_00000000027c2460 .functor BUFZ 5, v000000000286c060_0, C4<00000>, C4<00000>, C4<00000>;
v000000000286c060_0 .var "escrita", 4 0;
v000000000286cb00_0 .net "inst1", 4 0, L_000000000286f6c0;  1 drivers
v000000000286c240_0 .net "inst2", 4 0, L_000000000286f760;  1 drivers
v000000000286c2e0_0 .net "regD", 0 0, L_00000000027c28c0;  alias, 1 drivers
v000000000286fc60_0 .net "regEsc", 4 0, L_00000000027c2460;  alias, 1 drivers
E_0000000002806e40 .event edge, v000000000286c240_0, v000000000286cb00_0, v000000000286da00_0;
S_00000000008ad500 .scope module, "pc" "contadorPrograma" 3 63, 16 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "endIn";
    .port_info 2 /OUTPUT 32 "endOut";
v00000000028705c0_0 .net "clock", 0 0, v000000000286fee0_0;  alias, 1 drivers
v0000000002870980_0 .net "endIn", 31 0, L_0000000002871640;  alias, 1 drivers
v00000000028703e0_0 .net "endOut", 31 0, v000000000286f8a0_0;  alias, 1 drivers
v000000000286f8a0_0 .var "endereco", 31 0;
S_00000000008ad690 .scope module, "registradores" "registradores" 3 104, 17 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "regLe1";
    .port_info 1 /INPUT 5 "regLe2";
    .port_info 2 /INPUT 5 "regEsc";
    .port_info 3 /INPUT 32 "dadosEsc";
    .port_info 4 /INPUT 1 "escReg";
    .port_info 5 /OUTPUT 32 "dadosLe1";
    .port_info 6 /OUTPUT 32 "dadosLe2";
L_00000000027c2e00 .functor BUFZ 32, v0000000002870520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000027c2e70 .functor BUFZ 32, v000000000286fa80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000286f800_0 .net "dadosEsc", 31 0, L_00000000027df530;  alias, 1 drivers
v000000000286f580_0 .net "dadosLe1", 31 0, L_00000000027c2e00;  alias, 1 drivers
v000000000286fda0_0 .net "dadosLe2", 31 0, L_00000000027c2e70;  alias, 1 drivers
v0000000002870480_0 .net "escReg", 0 0, L_00000000027c2cb0;  alias, 1 drivers
v0000000002870ca0_0 .net "regEsc", 4 0, L_00000000027c2460;  alias, 1 drivers
v0000000002870520_0 .var "regL1", 31 0;
v000000000286fa80_0 .var "regL2", 31 0;
v0000000002870c00_0 .net "regLe1", 4 0, L_00000000028d8230;  1 drivers
v000000000286fb20_0 .net "regLe2", 4 0, L_00000000028d9e50;  1 drivers
v00000000028702a0 .array "registrador", 31 0, 31 0;
E_0000000002807200 .event edge, v000000000286fb20_0, v0000000002870c00_0;
S_00000000027d90e0 .scope module, "soma" "soma" 3 69, 18 1 0, S_000000000280f170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endSai";
    .port_info 1 /OUTPUT 32 "proxEnd";
L_0000000002880088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002870d40_0 .net/2u *"_s0", 31 0, L_0000000002880088;  1 drivers
v000000000286fe40_0 .net "endSai", 31 0, v000000000286f8a0_0;  alias, 1 drivers
v000000000286fd00_0 .net "proxEnd", 31 0, L_0000000002870e80;  alias, 1 drivers
L_0000000002870e80 .arith/sum 32, v000000000286f8a0_0, L_0000000002880088;
    .scope S_00000000008ad500;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000286f8a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000008ad500;
T_1 ;
    %wait E_0000000002806680;
    %load/vec4 v0000000002870980_0;
    %store/vec4 v000000000286f8a0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027e6690;
T_2 ;
    %vpi_call 10 5 "$readmemb", "instrucoes.bin", v000000000286c100 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000027c6d70;
T_3 ;
    %wait E_0000000002806000;
    %load/vec4 v000000000280d430_0;
    %store/vec4 v000000000286d1e0_0, 0, 6;
    %load/vec4 v000000000286d1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286d460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286c4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000280f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280d750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280ea10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000280e970_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286d460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286c4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000280f050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000280d750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280ea10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000280e970_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000286d460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000286c380_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000286c4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280d750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000280eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280ea10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000280e970_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000286d460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000286c380_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000286c4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280d750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000280eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000280ea10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000280e970_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027efe10;
T_4 ;
    %wait E_0000000002806e40;
    %load/vec4 v000000000286c2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000286c060_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000000000286cb00_0;
    %assign/vec4 v000000000286c060_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000000000286c240_0;
    %assign/vec4 v000000000286c060_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000027c6f00;
T_5 ;
    %wait E_0000000002806200;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000286d0a0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000000000286d0a0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000000000286d0a0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000000000286d0a0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000000000286d0a0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000286cce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000286c420_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008ad690;
T_6 ;
    %vpi_call 17 8 "$readmemb", "registradores.bin", v00000000028702a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000008ad690;
T_7 ;
    %wait E_0000000002807200;
    %load/vec4 v0000000002870c00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028702a0, 4;
    %assign/vec4 v0000000002870520_0, 0;
    %load/vec4 v000000000286fb20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028702a0, 4;
    %assign/vec4 v000000000286fa80_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008ad690;
T_8 ;
    %load/vec4 v000000000286f800_0;
    %load/vec4 v0000000002870ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028702a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000000027c4e80;
T_9 ;
    %wait E_0000000002806340;
    %load/vec4 v000000000286cba0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000286cba0_0;
    %pad/u 32;
    %store/vec4 v000000000286daa0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v000000000286cba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000286daa0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000027dedb0;
T_10 ;
    %wait E_0000000002805a80;
    %load/vec4 v000000000286d780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000286d320_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000000000286db40_0;
    %assign/vec4 v000000000286d320_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000000000286c600_0;
    %assign/vec4 v000000000286d320_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027d5130;
T_11 ;
    %wait E_0000000002806640;
    %load/vec4 v000000000280d9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %and;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %or;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %add;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %sub;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v000000000280e6f0_0;
    %load/vec4 v000000000280e290_0;
    %or;
    %inv;
    %assign/vec4 v000000000280e150_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000027e6820;
T_12 ;
    %wait E_0000000002806680;
    %load/vec4 v000000000286d280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000286c740_0;
    %ix/getv 3, v000000000286d960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000286dd20, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000286c7e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v000000000286d960_0;
    %load/vec4a v000000000286dd20, 4;
    %store/vec4 v000000000286c560_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000027def40;
T_13 ;
    %wait E_0000000002806040;
    %load/vec4 v000000000286cec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000286dc80_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000000000286c9c0_0;
    %assign/vec4 v000000000286dc80_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000000000286cd80_0;
    %assign/vec4 v000000000286dc80_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000027c4cf0;
T_14 ;
    %wait E_0000000002806300;
    %load/vec4 v000000000286d3c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000286c880_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000027d52c0;
T_15 ;
    %wait E_00000000028062c0;
    %load/vec4 v000000000280d930_0;
    %load/vec4 v000000000280ec90_0;
    %add;
    %assign/vec4 v000000000280e1f0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000027efc80;
T_16 ;
    %wait E_0000000002807380;
    %load/vec4 v000000000286df00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000286ca60_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v000000000286ddc0_0;
    %assign/vec4 v000000000286ca60_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v000000000286de60_0;
    %assign/vec4 v000000000286ca60_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000280f170;
T_17 ;
    %delay 1, 0;
    %load/vec4 v000000000286fee0_0;
    %inv;
    %assign/vec4 v000000000286fee0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000280f170;
T_18 ;
    %vpi_call 3 182 "$monitor", "Instrucao: %b\012Saida PC: %b \012Saida ALU: %b \012", v00000000028700c0_0, v000000000286f940_0, v000000000286f9e0_0 {0 0 0};
    %vpi_call 3 186 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 187 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286fee0_0, 0, 1;
    %delay 16, 0;
    %vpi_call 3 191 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./and.v";
    "mips.v";
    "./ALU.v";
    "./adiciona.v";
    "./controle.v";
    "./aluControl.v";
    "./deslocamentEsq.v";
    "./extensorSinal.v";
    "./instructionMem.v";
    "./dataMem.v";
    "./muxALU.v";
    "./muxData.v";
    "./muxEndereco.v";
    "./muxReg.v";
    "./contadorPrograma.v";
    "./registradores.v";
    "./soma.v";
