// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/16/2019 21:15:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module YouseiOS (
	Clock50M,
	Reset,
	\Type ,
	Set,
	Swap,
	Switches,
	\Output );
input 	Clock50M;
input 	Reset;
input 	\Type ;
input 	Set;
input 	Swap;
input 	[12:0] Switches;
output 	[31:0] \Output ;

// Design Ports Information
// Type	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Swap	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[9]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[11]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[12]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[14]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[16]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[17]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[20]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[21]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[22]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[24]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[25]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[26]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[27]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[28]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[30]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[31]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock50M	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Set	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ProcessadorAOC_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~0 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~0 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~3 ;
wire \Type~input_o ;
wire \Swap~input_o ;
wire \Output[0]~output_o ;
wire \Output[1]~output_o ;
wire \Output[2]~output_o ;
wire \Output[3]~output_o ;
wire \Output[4]~output_o ;
wire \Output[5]~output_o ;
wire \Output[6]~output_o ;
wire \Output[7]~output_o ;
wire \Output[8]~output_o ;
wire \Output[9]~output_o ;
wire \Output[10]~output_o ;
wire \Output[11]~output_o ;
wire \Output[12]~output_o ;
wire \Output[13]~output_o ;
wire \Output[14]~output_o ;
wire \Output[15]~output_o ;
wire \Output[16]~output_o ;
wire \Output[17]~output_o ;
wire \Output[18]~output_o ;
wire \Output[19]~output_o ;
wire \Output[20]~output_o ;
wire \Output[21]~output_o ;
wire \Output[22]~output_o ;
wire \Output[23]~output_o ;
wire \Output[24]~output_o ;
wire \Output[25]~output_o ;
wire \Output[26]~output_o ;
wire \Output[27]~output_o ;
wire \Output[28]~output_o ;
wire \Output[29]~output_o ;
wire \Output[30]~output_o ;
wire \Output[31]~output_o ;
wire \Clock50M~input_o ;
wire \Clock50M~inputclkctrl_outclk ;
wire \CPU|AO|OutADD[0]~1 ;
wire \CPU|AO|OutADD[1]~3 ;
wire \CPU|AO|OutADD[2]~5 ;
wire \CPU|AO|OutADD[3]~7 ;
wire \CPU|AO|OutADD[4]~8_combout ;
wire \CPU|MI|Mux29~1_combout ;
wire \CPU|MI|Mux29~2_combout ;
wire \CPU|AO|Add0~2_combout ;
wire \Reset~input_o ;
wire \CPU|MI|Mux5~0_combout ;
wire \CPU|MI|Mux5~1_combout ;
wire \CPU|MI|Mux3~1_combout ;
wire \CPU|MI|Mux3~0_combout ;
wire \CPU|MI|Mux3~2_combout ;
wire \CPU|UC|Decoder0~2_combout ;
wire \Set~input_o ;
wire \CPU|ModuloIO|next_state~0_combout ;
wire \CPU|ModuloIO|current_state~q ;
wire \CPU|PC|Endereco[26]~0_combout ;
wire \CPU|MI|Mux28~0_combout ;
wire \CPU|MI|Mux28~1_combout ;
wire \CPU|AO|OutADD[3]~6_combout ;
wire \CPU|AO|Add0~4_combout ;
wire \CPU|MI|Mux2~0_combout ;
wire \CPU|MI|Mux2~1_combout ;
wire \CPU|UC|WideOr2~0_combout ;
wire \CPU|MI|Mux13~0_combout ;
wire \CPU|MI|Mux13~1_combout ;
wire \CPU|UC|Decoder0~3_combout ;
wire \CPU|UC|Decoder0~1_combout ;
wire \CPU|MI|Mux15~0_combout ;
wire \CPU|MI|Mux15~1_combout ;
wire \CPU|UC|WideOr3~0_combout ;
wire \CPU|Mux_4|M2R[6]~3_combout ;
wire \CPU|MI|Mux26~1_combout ;
wire \CPU|ULA|Mux27~20_combout ;
wire \CPU|ULA|Mux31~7_combout ;
wire \CPU|ULA|Mux31~8_combout ;
wire \CPU|MR2A|Saida[0]~0_combout ;
wire \CPU|ULA|Add2~0_combout ;
wire \CPU|ULA|Mux31~5_combout ;
wire \CPU|MI|Mux8~0_combout ;
wire \CPU|MI|Mux7~0_combout ;
wire \CPU|MI|Mux7~1_combout ;
wire \CPU|MI|Mux12~0_combout ;
wire \CPU|MI|Mux12~1_combout ;
wire \CPU|MI|Mux17~0_combout ;
wire \CPU|UC|WideOr0~0_combout ;
wire \CPU|MM2R|Saida[3]~3_combout ;
wire \CPU|MM2R|Saida[2]~2_combout ;
wire \CPU|MI|Mux29~0_combout ;
wire \CPU|MI|Mux14~0_combout ;
wire \CPU|MI|Mux14~1_combout ;
wire \CPU|MM2R|Saida[1]~1_combout ;
wire \CPU|MM2R|Saida[0]~0_combout ;
wire \CPU|Reg|Registros~2471_combout ;
wire \CPU|UC|WideOr1~0_combout ;
wire \CPU|Reg|Registros~2491_combout ;
wire \CPU|Reg|Registros~895_q ;
wire \CPU|Reg|Registros~1979_combout ;
wire \CPU|Reg|Registros~1980_combout ;
wire \CPU|Reg|Registros~1126_combout ;
wire \CPU|Reg|Registros~2507_combout ;
wire \CPU|Reg|Registros~1023_q ;
wire \CPU|Reg|Registros~2476_combout ;
wire \CPU|Reg|Registros~2496_combout ;
wire \CPU|Reg|Registros~991_q ;
wire \CPU|Reg|Registros~927feeder_combout ;
wire \CPU|Reg|Registros~2477_combout ;
wire \CPU|Reg|Registros~2497_combout ;
wire \CPU|Reg|Registros~927_q ;
wire \CPU|Reg|Registros~1985_combout ;
wire \CPU|Reg|Registros~1986_combout ;
wire \CPU|Reg|Registros~2474_combout ;
wire \CPU|Reg|Registros~2494_combout ;
wire \CPU|Reg|Registros~639_q ;
wire \CPU|Reg|Registros~1970_combout ;
wire \CPU|Reg|Registros~1983_combout ;
wire \CPU|Reg|Registros~1103_combout ;
wire \CPU|Reg|Registros~2505_combout ;
wire \CPU|Reg|Registros~703_q ;
wire \CPU|Reg|Registros~1114_combout ;
wire \CPU|Reg|Registros~2506_combout ;
wire \CPU|Reg|Registros~671_q ;
wire \CPU|Reg|Registros~1981_combout ;
wire \CPU|Reg|Registros~2472_combout ;
wire \CPU|Reg|Registros~2492_combout ;
wire \CPU|Reg|Registros~735_q ;
wire \CPU|Reg|Registros~2473_combout ;
wire \CPU|Reg|Registros~2493_combout ;
wire \CPU|Reg|Registros~767_q ;
wire \CPU|Reg|Registros~1982_combout ;
wire \CPU|Reg|Registros~1984_combout ;
wire \CPU|Reg|Registros~1987_combout ;
wire \CPU|Reg|Registros~2475_combout ;
wire \CPU|Reg|Registros~2498_combout ;
wire \CPU|Reg|Registros~447_q ;
wire \CPU|Reg|Registros~1139_combout ;
wire \CPU|Reg|Registros~2508_combout ;
wire \CPU|Reg|Registros~319_q ;
wire \CPU|Reg|Registros~1152_combout ;
wire \CPU|Reg|Registros~2509_combout ;
wire \CPU|Reg|Registros~63_q ;
wire \CPU|Reg|Registros~1988_combout ;
wire \CPU|Reg|Registros~1989_combout ;
wire \CPU|Reg|Registros~287feeder_combout ;
wire \CPU|Reg|Registros~1190_combout ;
wire \CPU|Reg|Registros~2512_combout ;
wire \CPU|Reg|Registros~287_q ;
wire \CPU|Reg|Registros~2501_combout ;
wire \CPU|Reg|Registros~415_q ;
wire \CPU|Reg|Registros~1197_combout ;
wire \CPU|Reg|Registros~2513_combout ;
wire \CPU|Reg|Registros~31_q ;
wire \CPU|Reg|Registros~1992_combout ;
wire \CPU|Reg|Registros~1993_combout ;
wire \CPU|Reg|Registros~351feeder_combout ;
wire \CPU|Reg|Registros~2510_combout ;
wire \CPU|Reg|Registros~351_q ;
wire \CPU|Reg|Registros~2500_combout ;
wire \CPU|Reg|Registros~479_q ;
wire \CPU|Reg|Registros~2499_combout ;
wire \CPU|Reg|Registros~223_q ;
wire \CPU|Reg|Registros~1179_combout ;
wire \CPU|Reg|Registros~2511_combout ;
wire \CPU|Reg|Registros~95_q ;
wire \CPU|Reg|Registros~1990_combout ;
wire \CPU|Reg|Registros~1991_combout ;
wire \CPU|Reg|Registros~1994_combout ;
wire \CPU|Reg|Registros~2502_combout ;
wire \CPU|Reg|Registros~255_q ;
wire \CPU|Reg|Registros~2503_combout ;
wire \CPU|Reg|Registros~383_q ;
wire \CPU|Reg|Registros~2504_combout ;
wire \CPU|Reg|Registros~127_q ;
wire \CPU|Reg|Registros~1995_combout ;
wire \CPU|Reg|Registros~1996_combout ;
wire \CPU|Reg|Registros~1997_combout ;
wire \CPU|MR2A|Saida[31]~1_combout ;
wire \CPU|MI|Mux30~0_combout ;
wire \CPU|ULA|Mux27~6_combout ;
wire \CPU|ULA|Mux27~7_combout ;
wire \CPU|ULA|Mux27~9_combout ;
wire \CPU|MI|Mux30~1_combout ;
wire \CPU|ULA|Mux27~10_combout ;
wire \CPU|Mux_4|M2R[22]~86_combout ;
wire \CPU|MI|Mux10~0_combout ;
wire \CPU|MI|Mux10~1_combout ;
wire \CPU|Reg|Registros~446_q ;
wire \CPU|Reg|Registros~414feeder_combout ;
wire \CPU|Reg|Registros~414_q ;
wire \CPU|Reg|Registros~2518_combout ;
wire \CPU|Reg|Registros~478feeder_combout ;
wire \CPU|Reg|Registros~478_q ;
wire \CPU|Reg|Registros~254_q ;
wire \CPU|Reg|Registros~222_q ;
wire \CPU|Reg|Registros~1945_combout ;
wire \CPU|Reg|Registros~1946_combout ;
wire \CPU|Reg|Registros~382_q ;
wire \CPU|Reg|Registros~350_q ;
wire \CPU|Reg|Registros~94feeder_combout ;
wire \CPU|Reg|Registros~94_q ;
wire \CPU|Reg|Registros~126_q ;
wire \CPU|Reg|Registros~1940_combout ;
wire \CPU|Reg|Registros~1941_combout ;
wire \CPU|Reg|Registros~318feeder_combout ;
wire \CPU|Reg|Registros~318_q ;
wire \CPU|Reg|Registros~62_q ;
wire \CPU|Reg|Registros~30feeder_combout ;
wire \CPU|Reg|Registros~30_q ;
wire \CPU|Reg|Registros~286_q ;
wire \CPU|Reg|Registros~1942_combout ;
wire \CPU|Reg|Registros~1943_combout ;
wire \CPU|Reg|Registros~1944_combout ;
wire \CPU|Reg|Registros~1947_combout ;
wire \CPU|Reg|Registros~894_q ;
wire \CPU|Reg|Registros~1404_combout ;
wire \CPU|Reg|Registros~1934_combout ;
wire \CPU|Reg|Registros~638_q ;
wire \CPU|Reg|Registros~1935_combout ;
wire \CPU|Reg|Registros~1936_combout ;
wire \CPU|Reg|Registros~766feeder_combout ;
wire \CPU|Reg|Registros~766_q ;
wire \CPU|Reg|Registros~734_q ;
wire \CPU|Reg|Registros~670feeder_combout ;
wire \CPU|Reg|Registros~670_q ;
wire \CPU|Reg|Registros~702_q ;
wire \CPU|Reg|Registros~1932_combout ;
wire \CPU|Reg|Registros~1933_combout ;
wire \CPU|Reg|Registros~926_q ;
wire \CPU|Reg|Registros~1937_combout ;
wire \CPU|Reg|Registros~1022_q ;
wire \CPU|Reg|Registros~958feeder_combout ;
wire \CPU|Reg|Registros~2495_combout ;
wire \CPU|Reg|Registros~958_q ;
wire \CPU|Reg|Registros~1938_combout ;
wire \CPU|Reg|Registros~1939_combout ;
wire \CPU|Reg|Registros~1948_combout ;
wire \CPU|Reg|Registros~285feeder_combout ;
wire \CPU|Reg|Registros~285_q ;
wire \CPU|Reg|Registros~349_q ;
wire \CPU|Reg|Registros~93_q ;
wire \CPU|Reg|Registros~29_q ;
wire \CPU|Reg|Registros~1922_combout ;
wire \CPU|Reg|Registros~1923_combout ;
wire \CPU|Reg|Registros~125_q ;
wire \CPU|Reg|Registros~61_q ;
wire \CPU|Reg|Registros~1920_combout ;
wire \CPU|Reg|Registros~317feeder_combout ;
wire \CPU|Reg|Registros~317_q ;
wire \CPU|Reg|Registros~381_q ;
wire \CPU|Reg|Registros~1921_combout ;
wire \CPU|Reg|Registros~2488_combout ;
wire \CPU|Reg|Registros~1888_combout ;
wire \CPU|Reg|Registros~1890_combout ;
wire \CPU|Reg|Registros~637_q ;
wire \CPU|Reg|Registros~893_q ;
wire \CPU|Reg|Registros~1926_combout ;
wire \CPU|Reg|Registros~1927_combout ;
wire \CPU|Reg|Registros~701_q ;
wire \CPU|Reg|Registros~957_q ;
wire \CPU|Reg|Registros~669feeder_combout ;
wire \CPU|Reg|Registros~669_q ;
wire \CPU|Reg|Registros~925_q ;
wire \CPU|Reg|Registros~1924_combout ;
wire \CPU|Reg|Registros~1925_combout ;
wire \CPU|Reg|Registros~765_q ;
wire \CPU|Reg|Registros~989feeder_combout ;
wire \CPU|Reg|Registros~989_q ;
wire \CPU|Reg|Registros~733_q ;
wire \CPU|Reg|Registros~1928_combout ;
wire \CPU|Reg|Registros~1929_combout ;
wire \CPU|Reg|Registros~1930_combout ;
wire \CPU|Reg|Registros~1931_combout ;
wire \CPU|Reg|Registros~988_q ;
wire \CPU|Reg|Registros~1020_q ;
wire \CPU|Reg|Registros~956_q ;
wire \CPU|Reg|Registros~924_q ;
wire \CPU|Reg|Registros~2033_combout ;
wire \CPU|Reg|Registros~2034_combout ;
wire \CPU|Reg|Registros~700_q ;
wire \CPU|Reg|Registros~764_q ;
wire \CPU|Reg|Registros~732_q ;
wire \CPU|Reg|Registros~668feeder_combout ;
wire \CPU|Reg|Registros~668_q ;
wire \CPU|Reg|Registros~2031_combout ;
wire \CPU|Reg|Registros~2032_combout ;
wire \CPU|Reg|Registros~2035_combout ;
wire \CPU|Reg|Registros~220feeder_combout ;
wire \CPU|Reg|Registros~220_q ;
wire \CPU|Reg|Registros~476_q ;
wire \CPU|Reg|Registros~348_q ;
wire \CPU|Reg|Registros~92_q ;
wire \CPU|Reg|Registros~2036_combout ;
wire \CPU|Reg|Registros~2037_combout ;
wire \CPU|Reg|Registros~124_q ;
wire \CPU|Reg|Registros~252_q ;
wire \CPU|Reg|Registros~2043_combout ;
wire \CPU|Reg|Registros~2044_combout ;
wire \CPU|Reg|Registros~412_q ;
wire \CPU|Reg|Registros~284feeder_combout ;
wire \CPU|Reg|Registros~284_q ;
wire \CPU|Reg|Registros~28feeder_combout ;
wire \CPU|Reg|Registros~28_q ;
wire \CPU|Reg|Registros~2040_combout ;
wire \CPU|Reg|Registros~2041_combout ;
wire \CPU|Reg|Registros~316feeder_combout ;
wire \CPU|Reg|Registros~316_q ;
wire \CPU|Reg|Registros~444_q ;
wire \CPU|Reg|Registros~60_q ;
wire \CPU|Reg|Registros~2038_combout ;
wire \CPU|Reg|Registros~2039_combout ;
wire \CPU|Reg|Registros~2042_combout ;
wire \CPU|Reg|Registros~2045_combout ;
wire \CPU|MR2A|Saida[28]~4_combout ;
wire \CPU|Mux_4|M2R[28]~217_combout ;
wire \CPU|ULA|Mux27~21_combout ;
wire \CPU|Reg|Registros~2460_combout ;
wire \CPU|Mux_4|M2R[28]~221_combout ;
wire \CPU|Reg|Registros~443_q ;
wire \CPU|Reg|Registros~315_q ;
wire \CPU|Reg|Registros~59_q ;
wire \CPU|Reg|Registros~2054_combout ;
wire \CPU|Reg|Registros~2055_combout ;
wire \CPU|Reg|Registros~283_q ;
wire \CPU|Reg|Registros~411_q ;
wire \CPU|Reg|Registros~27_q ;
wire \CPU|Reg|Registros~2058_combout ;
wire \CPU|Reg|Registros~2059_combout ;
wire \CPU|Reg|Registros~91_q ;
wire \CPU|Reg|Registros~219_q ;
wire \CPU|Reg|Registros~2056_combout ;
wire \CPU|Reg|Registros~347_q ;
wire \CPU|Reg|Registros~475_q ;
wire \CPU|Reg|Registros~2057_combout ;
wire \CPU|Reg|Registros~2060_combout ;
wire \CPU|Reg|Registros~251_q ;
wire \CPU|Reg|Registros~379_q ;
wire \CPU|Reg|Registros~2061_combout ;
wire \CPU|Reg|Registros~2062_combout ;
wire \CPU|Reg|Registros~2063_combout ;
wire \CPU|Reg|Registros~891_q ;
wire \CPU|Reg|Registros~2046_combout ;
wire \CPU|Reg|Registros~955_q ;
wire \CPU|Reg|Registros~1019_q ;
wire \CPU|Reg|Registros~987_q ;
wire \CPU|Reg|Registros~923_q ;
wire \CPU|Reg|Registros~2051_combout ;
wire \CPU|Reg|Registros~2052_combout ;
wire \CPU|Reg|Registros~635_q ;
wire \CPU|Reg|Registros~2049_combout ;
wire \CPU|Reg|Registros~763feeder_combout ;
wire \CPU|Reg|Registros~763_q ;
wire \CPU|Reg|Registros~731feeder_combout ;
wire \CPU|Reg|Registros~731_q ;
wire \CPU|Reg|Registros~699feeder_combout ;
wire \CPU|Reg|Registros~699_q ;
wire \CPU|Reg|Registros~667feeder_combout ;
wire \CPU|Reg|Registros~667_q ;
wire \CPU|Reg|Registros~2047_combout ;
wire \CPU|Reg|Registros~2048_combout ;
wire \CPU|Reg|Registros~2050_combout ;
wire \CPU|Reg|Registros~2053_combout ;
wire \CPU|MR2A|Saida[27]~5_combout ;
wire \CPU|Reg|Registros~954feeder_combout ;
wire \CPU|Reg|Registros~954_q ;
wire \CPU|Reg|Registros~698feeder_combout ;
wire \CPU|Reg|Registros~698_q ;
wire \CPU|Reg|Registros~922_q ;
wire \CPU|Reg|Registros~666feeder_combout ;
wire \CPU|Reg|Registros~666_q ;
wire \CPU|Reg|Registros~1886_combout ;
wire \CPU|Reg|Registros~1887_combout ;
wire \CPU|Reg|Registros~634_q ;
wire \CPU|Reg|Registros~890_q ;
wire \CPU|Reg|Registros~1889_combout ;
wire \CPU|Reg|Registros~1891_combout ;
wire \CPU|Reg|Registros~1018_q ;
wire \CPU|Reg|Registros~986feeder_combout ;
wire \CPU|Reg|Registros~986_q ;
wire \CPU|Reg|Registros~730_q ;
wire \CPU|Reg|Registros~1892_combout ;
wire \CPU|Reg|Registros~762feeder_combout ;
wire \CPU|Reg|Registros~762_q ;
wire \CPU|Reg|Registros~1893_combout ;
wire \CPU|Reg|Registros~1894_combout ;
wire \CPU|Reg|Registros~346feeder_combout ;
wire \CPU|Reg|Registros~346_q ;
wire \CPU|Reg|Registros~282feeder_combout ;
wire \CPU|Reg|Registros~282_q ;
wire \CPU|Reg|Registros~26_q ;
wire \CPU|Reg|Registros~90feeder_combout ;
wire \CPU|Reg|Registros~90_q ;
wire \CPU|Reg|Registros~1884_combout ;
wire \CPU|Reg|Registros~1885_combout ;
wire \CPU|Reg|Registros~122_q ;
wire \CPU|Reg|Registros~58_q ;
wire \CPU|Reg|Registros~1882_combout ;
wire \CPU|Reg|Registros~314_q ;
wire \CPU|Reg|Registros~1883_combout ;
wire \CPU|Reg|Registros~2486_combout ;
wire \CPU|Reg|Registros~1895_combout ;
wire \CPU|Reg|Registros~121_q ;
wire \CPU|Reg|Registros~89feeder_combout ;
wire \CPU|Reg|Registros~89_q ;
wire \CPU|Reg|Registros~57_q ;
wire \CPU|Reg|Registros~25_q ;
wire \CPU|Reg|Registros~1874_combout ;
wire \CPU|Reg|Registros~1875_combout ;
wire \CPU|Reg|Registros~345_q ;
wire \CPU|Reg|Registros~377_q ;
wire \CPU|Reg|Registros~281_q ;
wire \CPU|Reg|Registros~313_q ;
wire \CPU|Reg|Registros~1872_combout ;
wire \CPU|Reg|Registros~1873_combout ;
wire \CPU|Reg|Registros~2485_combout ;
wire \CPU|Reg|Registros~1205_combout ;
wire \CPU|Reg|Registros~2514_combout ;
wire \CPU|Reg|Registros~921_q ;
wire \CPU|Reg|Registros~985_q ;
wire \CPU|Reg|Registros~729_q ;
wire \CPU|Reg|Registros~665_q ;
wire \CPU|Reg|Registros~1876_combout ;
wire \CPU|Reg|Registros~1877_combout ;
wire \CPU|Reg|Registros~1017_q ;
wire \CPU|Reg|Registros~761_q ;
wire \CPU|Reg|Registros~697_q ;
wire \CPU|Reg|Registros~1878_combout ;
wire \CPU|Reg|Registros~1879_combout ;
wire \CPU|Reg|Registros~1880_combout ;
wire \CPU|Reg|Registros~1881_combout ;
wire \CPU|Reg|Registros~888_q ;
wire \CPU|Reg|Registros~1865_combout ;
wire \CPU|Reg|Registros~632_q ;
wire \CPU|Reg|Registros~1866_combout ;
wire \CPU|Reg|Registros~1867_combout ;
wire \CPU|Reg|Registros~760_q ;
wire \CPU|Reg|Registros~728_q ;
wire \CPU|Reg|Registros~696_q ;
wire \CPU|Reg|Registros~664_q ;
wire \CPU|Reg|Registros~1863_combout ;
wire \CPU|Reg|Registros~1864_combout ;
wire \CPU|Reg|Registros~984_q ;
wire \CPU|Reg|Registros~920_q ;
wire \CPU|Reg|Registros~952_q ;
wire \CPU|Reg|Registros~1868_combout ;
wire \CPU|Reg|Registros~1016_q ;
wire \CPU|Reg|Registros~1869_combout ;
wire \CPU|Reg|Registros~1870_combout ;
wire \CPU|Reg|Registros~120feeder_combout ;
wire \CPU|Reg|Registros~120_q ;
wire \CPU|Reg|Registros~88feeder_combout ;
wire \CPU|Reg|Registros~88_q ;
wire \CPU|Reg|Registros~344feeder_combout ;
wire \CPU|Reg|Registros~344_q ;
wire \CPU|Reg|Registros~1858_combout ;
wire \CPU|Reg|Registros~376_q ;
wire \CPU|Reg|Registros~1859_combout ;
wire \CPU|Reg|Registros~56_q ;
wire \CPU|Reg|Registros~312_q ;
wire \CPU|Reg|Registros~280_q ;
wire \CPU|Reg|Registros~24_q ;
wire \CPU|Reg|Registros~1860_combout ;
wire \CPU|Reg|Registros~1861_combout ;
wire \CPU|Reg|Registros~1862_combout ;
wire \CPU|Reg|Registros~1871_combout ;
wire \CPU|Reg|Registros~951_q ;
wire \CPU|Reg|Registros~983_q ;
wire \CPU|Reg|Registros~919_q ;
wire \CPU|Reg|Registros~2117_combout ;
wire \CPU|Reg|Registros~1015_q ;
wire \CPU|Reg|Registros~2118_combout ;
wire \CPU|Reg|Registros~631_q ;
wire \CPU|Reg|Registros~2115_combout ;
wire \CPU|Reg|Registros~727_q ;
wire \CPU|Reg|Registros~759_q ;
wire \CPU|Reg|Registros~663_q ;
wire \CPU|Reg|Registros~695_q ;
wire \CPU|Reg|Registros~2113_combout ;
wire \CPU|Reg|Registros~2114_combout ;
wire \CPU|Reg|Registros~2116_combout ;
wire \CPU|Reg|Registros~887feeder_combout ;
wire \CPU|Reg|Registros~887_q ;
wire \CPU|Reg|Registros~2112_combout ;
wire \CPU|Reg|Registros~2119_combout ;
wire \CPU|Reg|Registros~439_q ;
wire \CPU|Reg|Registros~55_q ;
wire \CPU|Reg|Registros~311_q ;
wire \CPU|Reg|Registros~2120_combout ;
wire \CPU|Reg|Registros~2121_combout ;
wire \CPU|Reg|Registros~119_q ;
wire \CPU|Reg|Registros~375_q ;
wire \CPU|Reg|Registros~2127_combout ;
wire \CPU|Reg|Registros~2128_combout ;
wire \CPU|Reg|Registros~407feeder_combout ;
wire \CPU|Reg|Registros~407_q ;
wire \CPU|Reg|Registros~279feeder_combout ;
wire \CPU|Reg|Registros~279_q ;
wire \CPU|Reg|Registros~23_q ;
wire \CPU|Reg|Registros~2124_combout ;
wire \CPU|Reg|Registros~2125_combout ;
wire \CPU|Reg|Registros~343feeder_combout ;
wire \CPU|Reg|Registros~343_q ;
wire \CPU|Reg|Registros~471_q ;
wire \CPU|Reg|Registros~215feeder_combout ;
wire \CPU|Reg|Registros~215_q ;
wire \CPU|Reg|Registros~87_q ;
wire \CPU|Reg|Registros~2122_combout ;
wire \CPU|Reg|Registros~2123_combout ;
wire \CPU|Reg|Registros~2126_combout ;
wire \CPU|Reg|Registros~2129_combout ;
wire \CPU|MR2A|Saida[23]~9_combout ;
wire \CPU|ULA|Mux27~4_combout ;
wire \CPU|ULA|Mux27~5_combout ;
wire \CPU|Reg|Registros~1400_combout ;
wire \CPU|Reg|Registros~886_q ;
wire \CPU|Reg|Registros~1822_combout ;
wire \CPU|Reg|Registros~630_q ;
wire \CPU|Reg|Registros~1823_combout ;
wire \CPU|Reg|Registros~1824_combout ;
wire \CPU|Reg|Registros~726feeder_combout ;
wire \CPU|Reg|Registros~726_q ;
wire \CPU|Reg|Registros~662_q ;
wire \CPU|Reg|Registros~694_q ;
wire \CPU|Reg|Registros~1820_combout ;
wire \CPU|Reg|Registros~758_q ;
wire \CPU|Reg|Registros~1821_combout ;
wire \CPU|Reg|Registros~1014_q ;
wire \CPU|Reg|Registros~918_q ;
wire \CPU|Reg|Registros~982_q ;
wire \CPU|Reg|Registros~1825_combout ;
wire \CPU|Reg|Registros~950feeder_combout ;
wire \CPU|Reg|Registros~950_q ;
wire \CPU|Reg|Registros~1826_combout ;
wire \CPU|Reg|Registros~1827_combout ;
wire \CPU|Reg|Registros~310_q ;
wire \CPU|Reg|Registros~54_q ;
wire \CPU|Reg|Registros~1828_combout ;
wire \CPU|Reg|Registros~438feeder_combout ;
wire \CPU|Reg|Registros~438_q ;
wire \CPU|Reg|Registros~1829_combout ;
wire \CPU|Reg|Registros~246_q ;
wire \CPU|Reg|Registros~374_q ;
wire \CPU|Reg|Registros~118_q ;
wire \CPU|Reg|Registros~1835_combout ;
wire \CPU|Reg|Registros~1836_combout ;
wire \CPU|Reg|Registros~86_q ;
wire \CPU|Reg|Registros~342_q ;
wire \CPU|Reg|Registros~1830_combout ;
wire \CPU|Reg|Registros~470_q ;
wire \CPU|Reg|Registros~1831_combout ;
wire \CPU|Reg|Registros~406_q ;
wire \CPU|Reg|Registros~278_q ;
wire \CPU|Reg|Registros~22feeder_combout ;
wire \CPU|Reg|Registros~22_q ;
wire \CPU|Reg|Registros~1832_combout ;
wire \CPU|Reg|Registros~1833_combout ;
wire \CPU|Reg|Registros~1834_combout ;
wire \CPU|Reg|Registros~1837_combout ;
wire \CPU|Reg|Registros~1838_combout ;
wire \CPU|Mux_4|M2R[22]~163_combout ;
wire \CPU|Reg|Registros~2130_combout ;
wire \CPU|Reg|Registros~2131_combout ;
wire \CPU|Reg|Registros~2132_combout ;
wire \CPU|Reg|Registros~2133_combout ;
wire \CPU|Reg|Registros~2134_combout ;
wire \CPU|Reg|Registros~2467_combout ;
wire \CPU|Mux_4|M2R[22]~167_combout ;
wire \CPU|Mux_4|Equal1~4_combout ;
wire \Switches[3]~input_o ;
wire \Switches[4]~input_o ;
wire \CPU|MI|Mux26~0_combout ;
wire \Switches[6]~input_o ;
wire \CPU|Reg|Registros~65_q ;
wire \CPU|Reg|Registros~97_q ;
wire \CPU|Reg|Registros~2443_combout ;
wire \CPU|Reg|Registros~353_q ;
wire \CPU|Reg|Registros~321_q ;
wire \CPU|Reg|Registros~2444_combout ;
wire \CPU|Reg|Registros~289_q ;
wire \CPU|Reg|Registros~33_q ;
wire \CPU|Reg|Registros~1_q ;
wire \CPU|Reg|Registros~257_q ;
wire \CPU|Reg|Registros~2445_combout ;
wire \CPU|Reg|Registros~2446_combout ;
wire \CPU|Reg|Registros~2447_combout ;
wire \CPU|Reg|Registros~929feeder_combout ;
wire \CPU|Reg|Registros~929_q ;
wire \CPU|Reg|Registros~993_q ;
wire \CPU|Reg|Registros~961feeder_combout ;
wire \CPU|Reg|Registros~961_q ;
wire \CPU|Reg|Registros~897feeder_combout ;
wire \CPU|Reg|Registros~897_q ;
wire \CPU|Reg|Registros~2450_combout ;
wire \CPU|Reg|Registros~2451_combout ;
wire \CPU|Reg|Registros~705_q ;
wire \CPU|Reg|Registros~737_q ;
wire \CPU|Reg|Registros~673_q ;
wire \CPU|Reg|Registros~641_q ;
wire \CPU|Reg|Registros~2448_combout ;
wire \CPU|Reg|Registros~2449_combout ;
wire \CPU|Reg|Registros~2452_combout ;
wire \CPU|Reg|Registros~2453_combout ;
wire \CPU|Reg|Registros~323_q ;
wire \CPU|Reg|Registros~355_q ;
wire \CPU|Reg|Registros~291feeder_combout ;
wire \CPU|Reg|Registros~291_q ;
wire \CPU|Reg|Registros~259feeder_combout ;
wire \CPU|Reg|Registros~259_q ;
wire \CPU|Reg|Registros~2421_combout ;
wire \CPU|Reg|Registros~2422_combout ;
wire \CPU|Reg|Registros~3_q ;
wire \CPU|Reg|Registros~35_q ;
wire \CPU|Reg|Registros~2423_combout ;
wire \CPU|Reg|Registros~67_q ;
wire \CPU|Reg|Registros~99_q ;
wire \CPU|Reg|Registros~2424_combout ;
wire \CPU|Reg|Registros~2490_combout ;
wire \CPU|Reg|Registros~2384_combout ;
wire \CPU|Reg|Registros~2385_combout ;
wire \CPU|Reg|Registros~867_q ;
wire \CPU|Reg|Registros~2517_combout ;
wire \CPU|Reg|Registros~2427_combout ;
wire \CPU|Reg|Registros~963feeder_combout ;
wire \CPU|Reg|Registros~963_q ;
wire \CPU|Reg|Registros~899_q ;
wire \CPU|Reg|Registros~643_q ;
wire \CPU|Reg|Registros~707_q ;
wire \CPU|Reg|Registros~2425_combout ;
wire \CPU|Reg|Registros~2426_combout ;
wire \CPU|Reg|Registros~995_q ;
wire \CPU|Reg|Registros~931feeder_combout ;
wire \CPU|Reg|Registros~931_q ;
wire \CPU|Reg|Registros~675_q ;
wire \CPU|Reg|Registros~739_q ;
wire \CPU|Reg|Registros~2428_combout ;
wire \CPU|Reg|Registros~2429_combout ;
wire \CPU|Reg|Registros~2430_combout ;
wire \CPU|Reg|Registros~2431_combout ;
wire \CPU|Reg|Registros~614_q ;
wire \CPU|Reg|Registros~870_q ;
wire \CPU|Reg|Registros~2515_combout ;
wire \CPU|Reg|Registros~2386_combout ;
wire \CPU|Reg|Registros~998feeder_combout ;
wire \CPU|Reg|Registros~998_q ;
wire \CPU|Reg|Registros~934_q ;
wire \CPU|Reg|Registros~742_q ;
wire \CPU|Reg|Registros~678_q ;
wire \CPU|Reg|Registros~2387_combout ;
wire \CPU|Reg|Registros~2388_combout ;
wire \CPU|Reg|Registros~966feeder_combout ;
wire \CPU|Reg|Registros~966_q ;
wire \CPU|Reg|Registros~902_q ;
wire \CPU|Reg|Registros~646_q ;
wire \CPU|Reg|Registros~710feeder_combout ;
wire \CPU|Reg|Registros~710_q ;
wire \CPU|Reg|Registros~2382_combout ;
wire \CPU|Reg|Registros~2383_combout ;
wire \CPU|Reg|Registros~2389_combout ;
wire \CPU|Reg|Registros~454_q ;
wire \CPU|Reg|Registros~390_q ;
wire \CPU|Reg|Registros~422_q ;
wire \CPU|Reg|Registros~2396_combout ;
wire \CPU|Reg|Registros~2397_combout ;
wire \CPU|Reg|Registros~198_q ;
wire \CPU|Reg|Registros~2390_combout ;
wire \CPU|Reg|Registros~70feeder_combout ;
wire \CPU|Reg|Registros~70_q ;
wire \CPU|Reg|Registros~102_q ;
wire \CPU|Reg|Registros~38_q ;
wire \CPU|Reg|Registros~6_q ;
wire \CPU|Reg|Registros~2393_combout ;
wire \CPU|Reg|Registros~2394_combout ;
wire \CPU|Reg|Registros~358feeder_combout ;
wire \CPU|Reg|Registros~358_q ;
wire \CPU|Reg|Registros~326_q ;
wire \CPU|Reg|Registros~262_q ;
wire \CPU|Reg|Registros~294feeder_combout ;
wire \CPU|Reg|Registros~294_q ;
wire \CPU|Reg|Registros~2391_combout ;
wire \CPU|Reg|Registros~2392_combout ;
wire \CPU|Reg|Registros~2395_combout ;
wire \CPU|Reg|Registros~2398_combout ;
wire \CPU|Reg|Registros~2478_combout ;
wire \CPU|Reg|Registros~359_q ;
wire \CPU|Reg|Registros~103feeder_combout ;
wire \CPU|Reg|Registros~103_q ;
wire \CPU|Reg|Registros~1550_combout ;
wire \CPU|Reg|Registros~1551_combout ;
wire \CPU|Reg|Registros~327_q ;
wire \CPU|Reg|Registros~71feeder_combout ;
wire \CPU|Reg|Registros~71_q ;
wire \CPU|Reg|Registros~1543_combout ;
wire \CPU|Reg|Registros~455_q ;
wire \CPU|Reg|Registros~199feeder_combout ;
wire \CPU|Reg|Registros~199_q ;
wire \CPU|Reg|Registros~1544_combout ;
wire \CPU|Reg|Registros~423_q ;
wire \CPU|Reg|Registros~39feeder_combout ;
wire \CPU|Reg|Registros~39_q ;
wire \CPU|Reg|Registros~1545_combout ;
wire \CPU|Reg|Registros~295_q ;
wire \CPU|Reg|Registros~1546_combout ;
wire \CPU|Reg|Registros~263_q ;
wire \CPU|Reg|Registros~7_q ;
wire \CPU|Reg|Registros~1547_combout ;
wire \CPU|Reg|Registros~391_q ;
wire \CPU|Reg|Registros~1548_combout ;
wire \CPU|Reg|Registros~1549_combout ;
wire \CPU|Reg|Registros~1552_combout ;
wire \CPU|Reg|Registros~615_q ;
wire \CPU|Reg|Registros~1538_combout ;
wire \CPU|Reg|Registros~871_q ;
wire \CPU|Reg|Registros~1537_combout ;
wire \CPU|Reg|Registros~1539_combout ;
wire \CPU|Reg|Registros~647_q ;
wire \CPU|Reg|Registros~711_q ;
wire \CPU|Reg|Registros~1535_combout ;
wire \CPU|Reg|Registros~679_q ;
wire \CPU|Reg|Registros~743feeder_combout ;
wire \CPU|Reg|Registros~743_q ;
wire \CPU|Reg|Registros~1536_combout ;
wire \CPU|Reg|Registros~999_q ;
wire \CPU|Reg|Registros~967_q ;
wire \CPU|Reg|Registros~903_q ;
wire \CPU|Reg|Registros~935_q ;
wire \CPU|Reg|Registros~1540_combout ;
wire \CPU|Reg|Registros~1541_combout ;
wire \CPU|Reg|Registros~1542_combout ;
wire \CPU|Reg|Registros~1553_combout ;
wire \CPU|Reg|Registros~2369_combout ;
wire \CPU|Reg|Registros~2370_combout ;
wire \CPU|Reg|Registros~2371_combout ;
wire \CPU|Reg|Registros~2372_combout ;
wire \CPU|Reg|Registros~2373_combout ;
wire \CPU|MR2A|Saida[7]~25_combout ;
wire \CPU|MR2A|Saida[6]~26_combout ;
wire \CPU|Reg|Registros~197_q ;
wire \CPU|Reg|Registros~453_q ;
wire \CPU|Reg|Registros~69_q ;
wire \CPU|Reg|Registros~325feeder_combout ;
wire \CPU|Reg|Registros~325_q ;
wire \CPU|Reg|Registros~1505_combout ;
wire \CPU|Reg|Registros~1506_combout ;
wire \CPU|Reg|Registros~37_q ;
wire \CPU|Reg|Registros~1507_combout ;
wire \CPU|Reg|Registros~421_q ;
wire \CPU|Reg|Registros~293feeder_combout ;
wire \CPU|Reg|Registros~293_q ;
wire \CPU|Reg|Registros~1508_combout ;
wire \CPU|Reg|Registros~261_q ;
wire \CPU|Reg|Registros~5_q ;
wire \CPU|Reg|Registros~1509_combout ;
wire \CPU|Reg|Registros~389_q ;
wire \CPU|Reg|Registros~1510_combout ;
wire \CPU|Reg|Registros~1511_combout ;
wire \CPU|Reg|Registros~229_q ;
wire \CPU|Reg|Registros~101feeder_combout ;
wire \CPU|Reg|Registros~101_q ;
wire \CPU|Reg|Registros~1512_combout ;
wire \CPU|Reg|Registros~357_q ;
wire \CPU|Reg|Registros~1513_combout ;
wire \CPU|Reg|Registros~1514_combout ;
wire \CPU|Reg|Registros~613_q ;
wire \CPU|Reg|Registros~1500_combout ;
wire \CPU|Reg|Registros~869_q ;
wire \CPU|Reg|Registros~1499_combout ;
wire \CPU|Reg|Registros~1501_combout ;
wire \CPU|Reg|Registros~901_q ;
wire \CPU|Reg|Registros~933_q ;
wire \CPU|Reg|Registros~1502_combout ;
wire \CPU|Reg|Registros~965_q ;
wire \CPU|Reg|Registros~997feeder_combout ;
wire \CPU|Reg|Registros~997_q ;
wire \CPU|Reg|Registros~1503_combout ;
wire \CPU|Reg|Registros~645_q ;
wire \CPU|Reg|Registros~709_q ;
wire \CPU|Reg|Registros~1497_combout ;
wire \CPU|Reg|Registros~741_q ;
wire \CPU|Reg|Registros~1498_combout ;
wire \CPU|Reg|Registros~1504_combout ;
wire \CPU|Reg|Registros~1515_combout ;
wire \CPU|Reg|Registros~996_q ;
wire \CPU|Reg|Registros~900_q ;
wire \CPU|Reg|Registros~964_q ;
wire \CPU|Reg|Registros~1483_combout ;
wire \CPU|Reg|Registros~932_q ;
wire \CPU|Reg|Registros~1484_combout ;
wire \CPU|Reg|Registros~868_q ;
wire \CPU|Reg|Registros~1478_combout ;
wire \CPU|Reg|Registros~740_q ;
wire \CPU|Reg|Registros~644_q ;
wire \CPU|Reg|Registros~676_q ;
wire \CPU|Reg|Registros~1479_combout ;
wire \CPU|Reg|Registros~1480_combout ;
wire \CPU|Reg|Registros~612_q ;
wire \CPU|Reg|Registros~1481_combout ;
wire \CPU|Reg|Registros~1482_combout ;
wire \CPU|Reg|Registros~1485_combout ;
wire \CPU|Reg|Registros~324feeder_combout ;
wire \CPU|Reg|Registros~324_q ;
wire \CPU|Reg|Registros~68_q ;
wire \CPU|Reg|Registros~196_q ;
wire \CPU|Reg|Registros~1488_combout ;
wire \CPU|Reg|Registros~452_q ;
wire \CPU|Reg|Registros~1489_combout ;
wire \CPU|Reg|Registros~4feeder_combout ;
wire \CPU|Reg|Registros~4_q ;
wire \CPU|Reg|Registros~1490_combout ;
wire \CPU|Reg|Registros~388_q ;
wire \CPU|Reg|Registros~260feeder_combout ;
wire \CPU|Reg|Registros~260_q ;
wire \CPU|Reg|Registros~1491_combout ;
wire \CPU|Reg|Registros~1492_combout ;
wire \CPU|Reg|Registros~420_q ;
wire \CPU|Reg|Registros~292_q ;
wire \CPU|Reg|Registros~36_q ;
wire \CPU|Reg|Registros~1486_combout ;
wire \CPU|Reg|Registros~1487_combout ;
wire \CPU|Reg|Registros~228_q ;
wire \CPU|Reg|Registros~100_q ;
wire \CPU|Reg|Registros~356_q ;
wire \CPU|Reg|Registros~1493_combout ;
wire \CPU|Reg|Registros~1494_combout ;
wire \CPU|Reg|Registros~1495_combout ;
wire \CPU|Reg|Registros~1496_combout ;
wire \CPU|MR2A|Saida[3]~29_combout ;
wire \CPU|Reg|Registros~674_q ;
wire \CPU|Reg|Registros~642_q ;
wire \CPU|Reg|Registros~1441_combout ;
wire \CPU|Reg|Registros~706_q ;
wire \CPU|Reg|Registros~738_q ;
wire \CPU|Reg|Registros~1442_combout ;
wire \CPU|Reg|Registros~610_q ;
wire \CPU|Reg|Registros~1443_combout ;
wire \CPU|Reg|Registros~1444_combout ;
wire \CPU|Reg|Registros~866_q ;
wire \CPU|Reg|Registros~1440_combout ;
wire \CPU|Reg|Registros~930_q ;
wire \CPU|Reg|Registros~962feeder_combout ;
wire \CPU|Reg|Registros~962_q ;
wire \CPU|Reg|Registros~898_q ;
wire \CPU|Reg|Registros~1445_combout ;
wire \CPU|Reg|Registros~994_q ;
wire \CPU|Reg|Registros~1446_combout ;
wire \CPU|Reg|Registros~1447_combout ;
wire \CPU|Reg|Registros~258feeder_combout ;
wire \CPU|Reg|Registros~258_q ;
wire \CPU|Reg|Registros~2_q ;
wire \CPU|Reg|Registros~1452_combout ;
wire \CPU|Reg|Registros~386_q ;
wire \CPU|Reg|Registros~1453_combout ;
wire \CPU|Reg|Registros~322feeder_combout ;
wire \CPU|Reg|Registros~322_q ;
wire \CPU|Reg|Registros~450feeder_combout ;
wire \CPU|Reg|Registros~450_q ;
wire \CPU|Reg|Registros~194_q ;
wire \CPU|Reg|Registros~66feeder_combout ;
wire \CPU|Reg|Registros~66_q ;
wire \CPU|Reg|Registros~1450_combout ;
wire \CPU|Reg|Registros~1451_combout ;
wire \CPU|Reg|Registros~1454_combout ;
wire \CPU|Reg|Registros~34_q ;
wire \CPU|Reg|Registros~1448_combout ;
wire \CPU|Reg|Registros~418_q ;
wire \CPU|Reg|Registros~1449_combout ;
wire \CPU|Reg|Registros~98feeder_combout ;
wire \CPU|Reg|Registros~98_q ;
wire \CPU|Reg|Registros~354_q ;
wire \CPU|Reg|Registros~1455_combout ;
wire \CPU|Reg|Registros~226_q ;
wire \CPU|Reg|Registros~1456_combout ;
wire \CPU|Reg|Registros~1457_combout ;
wire \CPU|Reg|Registros~1458_combout ;
wire \CPU|MR2A|Saida[1]~31_combout ;
wire \CPU|ULA|Add2~1 ;
wire \CPU|ULA|Add2~3 ;
wire \CPU|ULA|Add2~5 ;
wire \CPU|ULA|Add2~7 ;
wire \CPU|ULA|Add2~9 ;
wire \CPU|ULA|Add2~11 ;
wire \CPU|ULA|Add2~13 ;
wire \CPU|ULA|Add2~14_combout ;
wire \CPU|ULA|Add3~1 ;
wire \CPU|ULA|Add3~3 ;
wire \CPU|ULA|Add3~5 ;
wire \CPU|ULA|Add3~7 ;
wire \CPU|ULA|Add3~9 ;
wire \CPU|ULA|Add3~11 ;
wire \CPU|ULA|Add3~13 ;
wire \CPU|ULA|Add3~14_combout ;
wire \CPU|Mux_4|M2R[7]~24_combout ;
wire \CPU|ULA|Mux27~8_combout ;
wire \CPU|Mux_4|M2R[7]~25_combout ;
wire \CPU|Mux_4|M2R[7]~253_combout ;
wire \Switches[7]~input_o ;
wire \CPU|Mux_4|M2R[7]~26_combout ;
wire \CPU|Mux_4|M2R[7]~17_combout ;
wire \CPU|Reg|Registros~968_q ;
wire \CPU|Reg|Registros~904_q ;
wire \CPU|Reg|Registros~936_q ;
wire \CPU|Reg|Registros~2356_combout ;
wire \CPU|Reg|Registros~2357_combout ;
wire \CPU|Reg|Registros~680_q ;
wire \CPU|Reg|Registros~744_q ;
wire \CPU|Reg|Registros~648_q ;
wire \CPU|Reg|Registros~712_q ;
wire \CPU|Reg|Registros~2354_combout ;
wire \CPU|Reg|Registros~2355_combout ;
wire \CPU|Reg|Registros~2358_combout ;
wire \CPU|Reg|Registros~232_q ;
wire \CPU|Reg|Registros~360_q ;
wire \CPU|Reg|Registros~104_q ;
wire \CPU|Reg|Registros~2366_combout ;
wire \CPU|Reg|Registros~2367_combout ;
wire \CPU|Reg|Registros~200_q ;
wire \CPU|Reg|Registros~328_q ;
wire \CPU|Reg|Registros~72_q ;
wire \CPU|Reg|Registros~2359_combout ;
wire \CPU|Reg|Registros~456_q ;
wire \CPU|Reg|Registros~2360_combout ;
wire \CPU|Reg|Registros~392_q ;
wire \CPU|Reg|Registros~264_q ;
wire \CPU|Reg|Registros~8_q ;
wire \CPU|Reg|Registros~2363_combout ;
wire \CPU|Reg|Registros~2364_combout ;
wire \CPU|Reg|Registros~40_q ;
wire \CPU|Reg|Registros~296_q ;
wire \CPU|Reg|Registros~2361_combout ;
wire \CPU|Reg|Registros~424_q ;
wire \CPU|Reg|Registros~2362_combout ;
wire \CPU|Reg|Registros~2365_combout ;
wire \CPU|Reg|Registros~2368_combout ;
wire \CPU|Reg|Registros~2480_combout ;
wire \CPU|Reg|Registros~937_q ;
wire \CPU|Reg|Registros~1001_q ;
wire \CPU|Reg|Registros~905_q ;
wire \CPU|Reg|Registros~969_q ;
wire \CPU|Reg|Registros~2341_combout ;
wire \CPU|Reg|Registros~2342_combout ;
wire \CPU|Reg|Registros~713_q ;
wire \CPU|Reg|Registros~745_q ;
wire \CPU|Reg|Registros~649_q ;
wire \CPU|Reg|Registros~681_q ;
wire \CPU|Reg|Registros~2339_combout ;
wire \CPU|Reg|Registros~2340_combout ;
wire \CPU|Reg|Registros~2343_combout ;
wire \CPU|Reg|Registros~2481_combout ;
wire \CPU|Reg|Registros~106_q ;
wire \CPU|Reg|Registros~362feeder_combout ;
wire \CPU|Reg|Registros~362_q ;
wire \CPU|Reg|Registros~2336_combout ;
wire \CPU|Reg|Registros~234_q ;
wire \CPU|Reg|Registros~2337_combout ;
wire \CPU|Reg|Registros~202feeder_combout ;
wire \CPU|Reg|Registros~202_q ;
wire \CPU|Reg|Registros~458_q ;
wire \CPU|Reg|Registros~330_q ;
wire \CPU|Reg|Registros~74_q ;
wire \CPU|Reg|Registros~2329_combout ;
wire \CPU|Reg|Registros~2330_combout ;
wire \CPU|Reg|Registros~426_q ;
wire \CPU|Reg|Registros~298_q ;
wire \CPU|Reg|Registros~42_q ;
wire \CPU|Reg|Registros~2331_combout ;
wire \CPU|Reg|Registros~2332_combout ;
wire \CPU|Reg|Registros~394_q ;
wire \CPU|Reg|Registros~10_q ;
wire \CPU|Reg|Registros~266_q ;
wire \CPU|Reg|Registros~2333_combout ;
wire \CPU|Reg|Registros~2334_combout ;
wire \CPU|Reg|Registros~2335_combout ;
wire \CPU|Reg|Registros~2338_combout ;
wire \CPU|Reg|Registros~2482_combout ;
wire \Switches[11]~input_o ;
wire \CPU|Reg|Registros~459_q ;
wire \CPU|Reg|Registros~75_q ;
wire \CPU|Reg|Registros~331_q ;
wire \CPU|Reg|Registros~1619_combout ;
wire \CPU|Reg|Registros~203_q ;
wire \CPU|Reg|Registros~1620_combout ;
wire \CPU|Reg|Registros~107_q ;
wire \CPU|Reg|Registros~235_q ;
wire \CPU|Reg|Registros~1626_combout ;
wire \CPU|Reg|Registros~363_q ;
wire \CPU|Reg|Registros~1627_combout ;
wire \CPU|Reg|Registros~43_q ;
wire \CPU|Reg|Registros~1621_combout ;
wire \CPU|Reg|Registros~299feeder_combout ;
wire \CPU|Reg|Registros~299_q ;
wire \CPU|Reg|Registros~427_q ;
wire \CPU|Reg|Registros~1622_combout ;
wire \CPU|Reg|Registros~395_q ;
wire \CPU|Reg|Registros~267_q ;
wire \CPU|Reg|Registros~11_q ;
wire \CPU|Reg|Registros~1623_combout ;
wire \CPU|Reg|Registros~1624_combout ;
wire \CPU|Reg|Registros~1625_combout ;
wire \CPU|Reg|Registros~1628_combout ;
wire \CPU|Reg|Registros~747_q ;
wire \CPU|Reg|Registros~651_q ;
wire \CPU|Reg|Registros~715_q ;
wire \CPU|Reg|Registros~1611_combout ;
wire \CPU|Reg|Registros~683_q ;
wire \CPU|Reg|Registros~1612_combout ;
wire \CPU|Reg|Registros~619_q ;
wire \CPU|Reg|Registros~1614_combout ;
wire \CPU|Reg|Registros~875_q ;
wire \CPU|Reg|Registros~1613_combout ;
wire \CPU|Reg|Registros~1615_combout ;
wire \CPU|Reg|Registros~1003_q ;
wire \CPU|Reg|Registros~939_q ;
wire \CPU|Reg|Registros~907_q ;
wire \CPU|Reg|Registros~1616_combout ;
wire \CPU|Reg|Registros~1617_combout ;
wire \CPU|Reg|Registros~1618_combout ;
wire \CPU|Reg|Registros~1629_combout ;
wire \CPU|Reg|Registros~2321_combout ;
wire \CPU|Reg|Registros~2322_combout ;
wire \CPU|Reg|Registros~2314_combout ;
wire \CPU|Reg|Registros~2315_combout ;
wire \CPU|Reg|Registros~2316_combout ;
wire \CPU|Reg|Registros~2317_combout ;
wire \CPU|Reg|Registros~2318_combout ;
wire \CPU|Reg|Registros~2319_combout ;
wire \CPU|Reg|Registros~2320_combout ;
wire \CPU|Reg|Registros~2323_combout ;
wire \CPU|MR2A|Saida[11]~21_combout ;
wire \CPU|Reg|Registros~874_q ;
wire \CPU|Reg|Registros~1592_combout ;
wire \CPU|Reg|Registros~1002_q ;
wire \CPU|Reg|Registros~938_q ;
wire \CPU|Reg|Registros~906_q ;
wire \CPU|Reg|Registros~1597_combout ;
wire \CPU|Reg|Registros~1598_combout ;
wire \CPU|Reg|Registros~746_q ;
wire \CPU|Reg|Registros~714_q ;
wire \CPU|Reg|Registros~682_q ;
wire \CPU|Reg|Registros~650_q ;
wire \CPU|Reg|Registros~1593_combout ;
wire \CPU|Reg|Registros~1594_combout ;
wire \CPU|Reg|Registros~618_q ;
wire \CPU|Reg|Registros~1595_combout ;
wire \CPU|Reg|Registros~1596_combout ;
wire \CPU|Reg|Registros~1599_combout ;
wire \CPU|Reg|Registros~1607_combout ;
wire \CPU|Reg|Registros~1608_combout ;
wire \CPU|Reg|Registros~1602_combout ;
wire \CPU|Reg|Registros~1603_combout ;
wire \CPU|Reg|Registros~1604_combout ;
wire \CPU|Reg|Registros~1605_combout ;
wire \CPU|Reg|Registros~1606_combout ;
wire \CPU|Reg|Registros~1600_combout ;
wire \CPU|Reg|Registros~1601_combout ;
wire \CPU|Reg|Registros~1609_combout ;
wire \CPU|Reg|Registros~1610_combout ;
wire \CPU|Reg|Registros~617_q ;
wire \CPU|Reg|Registros~1576_combout ;
wire \CPU|Reg|Registros~873_q ;
wire \CPU|Reg|Registros~1575_combout ;
wire \CPU|Reg|Registros~1577_combout ;
wire \CPU|Reg|Registros~1573_combout ;
wire \CPU|Reg|Registros~1574_combout ;
wire \CPU|Reg|Registros~1578_combout ;
wire \CPU|Reg|Registros~1579_combout ;
wire \CPU|Reg|Registros~1580_combout ;
wire \CPU|Reg|Registros~361feeder_combout ;
wire \CPU|Reg|Registros~361_q ;
wire \CPU|Reg|Registros~105_q ;
wire \CPU|Reg|Registros~233feeder_combout ;
wire \CPU|Reg|Registros~233_q ;
wire \CPU|Reg|Registros~1588_combout ;
wire \CPU|Reg|Registros~1589_combout ;
wire \CPU|Reg|Registros~73_q ;
wire \CPU|Reg|Registros~329_q ;
wire \CPU|Reg|Registros~1581_combout ;
wire \CPU|Reg|Registros~201_q ;
wire \CPU|Reg|Registros~457_q ;
wire \CPU|Reg|Registros~1582_combout ;
wire \CPU|Reg|Registros~393_q ;
wire \CPU|Reg|Registros~9feeder_combout ;
wire \CPU|Reg|Registros~9_q ;
wire \CPU|Reg|Registros~265_q ;
wire \CPU|Reg|Registros~1585_combout ;
wire \CPU|Reg|Registros~1586_combout ;
wire \CPU|Reg|Registros~41_q ;
wire \CPU|Reg|Registros~1583_combout ;
wire \CPU|Reg|Registros~297_q ;
wire \CPU|Reg|Registros~1584_combout ;
wire \CPU|Reg|Registros~1587_combout ;
wire \CPU|Reg|Registros~1590_combout ;
wire \CPU|Reg|Registros~1591_combout ;
wire \CPU|MR2A|Saida[8]~24_combout ;
wire \CPU|ULA|Add3~15 ;
wire \CPU|ULA|Add3~17 ;
wire \CPU|ULA|Add3~19 ;
wire \CPU|ULA|Add3~21 ;
wire \CPU|ULA|Add3~22_combout ;
wire \CPU|Mux_4|M2R[11]~66_combout ;
wire \CPU|ULA|Add1~1_cout ;
wire \CPU|ULA|Add1~3 ;
wire \CPU|ULA|Add1~5 ;
wire \CPU|ULA|Add1~7 ;
wire \CPU|ULA|Add1~9 ;
wire \CPU|ULA|Add1~11 ;
wire \CPU|ULA|Add1~13 ;
wire \CPU|ULA|Add1~15 ;
wire \CPU|ULA|Add1~17 ;
wire \CPU|ULA|Add1~19 ;
wire \CPU|ULA|Add1~21 ;
wire \CPU|ULA|Add1~22_combout ;
wire \CPU|ULA|Add0~1 ;
wire \CPU|ULA|Add0~3 ;
wire \CPU|ULA|Add0~5 ;
wire \CPU|ULA|Add0~7 ;
wire \CPU|ULA|Add0~9 ;
wire \CPU|ULA|Add0~11 ;
wire \CPU|ULA|Add0~13 ;
wire \CPU|ULA|Add0~15 ;
wire \CPU|ULA|Add0~17 ;
wire \CPU|ULA|Add0~19 ;
wire \CPU|ULA|Add0~20_combout ;
wire \CPU|Mux_4|M2R[11]~61_combout ;
wire \CPU|Reg|Registros~428_q ;
wire \CPU|Reg|Registros~44_q ;
wire \CPU|Reg|Registros~300_q ;
wire \CPU|Reg|Registros~2300_combout ;
wire \CPU|Reg|Registros~2301_combout ;
wire \CPU|Reg|Registros~396_q ;
wire \CPU|Reg|Registros~12_q ;
wire \CPU|Reg|Registros~268_q ;
wire \CPU|Reg|Registros~2302_combout ;
wire \CPU|Reg|Registros~2303_combout ;
wire \CPU|Reg|Registros~2304_combout ;
wire \CPU|Reg|Registros~204_q ;
wire \CPU|Reg|Registros~460_q ;
wire \CPU|Reg|Registros~332_q ;
wire \CPU|Reg|Registros~76_q ;
wire \CPU|Reg|Registros~2298_combout ;
wire \CPU|Reg|Registros~2299_combout ;
wire \CPU|Reg|Registros~236feeder_combout ;
wire \CPU|Reg|Registros~236_q ;
wire \CPU|Reg|Registros~108feeder_combout ;
wire \CPU|Reg|Registros~108_q ;
wire \CPU|Reg|Registros~364feeder_combout ;
wire \CPU|Reg|Registros~364_q ;
wire \CPU|Reg|Registros~2305_combout ;
wire \CPU|Reg|Registros~2306_combout ;
wire \CPU|Reg|Registros~2307_combout ;
wire \CPU|Reg|Registros~652_q ;
wire \CPU|Reg|Registros~716_q ;
wire \CPU|Reg|Registros~2293_combout ;
wire \CPU|Reg|Registros~748_q ;
wire \CPU|Reg|Registros~684_q ;
wire \CPU|Reg|Registros~2294_combout ;
wire \CPU|Reg|Registros~908_q ;
wire \CPU|Reg|Registros~940_q ;
wire \CPU|Reg|Registros~2295_combout ;
wire \CPU|Reg|Registros~972_q ;
wire \CPU|Reg|Registros~1004_q ;
wire \CPU|Reg|Registros~2296_combout ;
wire \CPU|Reg|Registros~2297_combout ;
wire \CPU|Reg|Registros~2308_combout ;
wire \CPU|Reg|Registros~621_q ;
wire \CPU|Reg|Registros~1652_combout ;
wire \CPU|Reg|Registros~877_q ;
wire \CPU|Reg|Registros~1651_combout ;
wire \CPU|Reg|Registros~1653_combout ;
wire \CPU|Reg|Registros~653_q ;
wire \CPU|Reg|Registros~717_q ;
wire \CPU|Reg|Registros~1649_combout ;
wire \CPU|Reg|Registros~749_q ;
wire \CPU|Reg|Registros~685feeder_combout ;
wire \CPU|Reg|Registros~685_q ;
wire \CPU|Reg|Registros~1650_combout ;
wire \CPU|Reg|Registros~909_q ;
wire \CPU|Reg|Registros~1654_combout ;
wire \CPU|Reg|Registros~973feeder_combout ;
wire \CPU|Reg|Registros~973_q ;
wire \CPU|Reg|Registros~1005_q ;
wire \CPU|Reg|Registros~1655_combout ;
wire \CPU|Reg|Registros~1656_combout ;
wire \CPU|Reg|Registros~45_q ;
wire \CPU|Reg|Registros~1659_combout ;
wire \CPU|Reg|Registros~301feeder_combout ;
wire \CPU|Reg|Registros~301_q ;
wire \CPU|Reg|Registros~429_q ;
wire \CPU|Reg|Registros~1660_combout ;
wire \CPU|Reg|Registros~269_q ;
wire \CPU|Reg|Registros~13_q ;
wire \CPU|Reg|Registros~1661_combout ;
wire \CPU|Reg|Registros~397_q ;
wire \CPU|Reg|Registros~1662_combout ;
wire \CPU|Reg|Registros~1663_combout ;
wire \CPU|Reg|Registros~205_q ;
wire \CPU|Reg|Registros~461_q ;
wire \CPU|Reg|Registros~77_q ;
wire \CPU|Reg|Registros~333_q ;
wire \CPU|Reg|Registros~1657_combout ;
wire \CPU|Reg|Registros~1658_combout ;
wire \CPU|Reg|Registros~237_q ;
wire \CPU|Reg|Registros~109_q ;
wire \CPU|Reg|Registros~1664_combout ;
wire \CPU|Reg|Registros~365_q ;
wire \CPU|Reg|Registros~1665_combout ;
wire \CPU|Reg|Registros~1666_combout ;
wire \CPU|Reg|Registros~1667_combout ;
wire \CPU|Reg|Registros~2283_combout ;
wire \CPU|Reg|Registros~2284_combout ;
wire \CPU|Reg|Registros~2290_combout ;
wire \CPU|Reg|Registros~2291_combout ;
wire \CPU|Reg|Registros~2287_combout ;
wire \CPU|Reg|Registros~2288_combout ;
wire \CPU|Reg|Registros~2285_combout ;
wire \CPU|Reg|Registros~2286_combout ;
wire \CPU|Reg|Registros~2289_combout ;
wire \CPU|Reg|Registros~2292_combout ;
wire \CPU|MR2A|Saida[13]~19_combout ;
wire \CPU|MR2A|Saida[12]~20_combout ;
wire \CPU|ULA|Add2~15 ;
wire \CPU|ULA|Add2~17 ;
wire \CPU|ULA|Add2~19 ;
wire \CPU|ULA|Add2~21 ;
wire \CPU|ULA|Add2~23 ;
wire \CPU|ULA|Add2~25 ;
wire \CPU|ULA|Add2~26_combout ;
wire \CPU|ULA|Add3~23 ;
wire \CPU|ULA|Add3~25 ;
wire \CPU|ULA|Add3~26_combout ;
wire \CPU|Mux_4|M2R[22]~87_combout ;
wire \CPU|Mux_4|M2R[22]~88_combout ;
wire \CPU|Reg|Registros~686_q ;
wire \CPU|Reg|Registros~1669_combout ;
wire \CPU|Reg|Registros~718_q ;
wire \CPU|Reg|Registros~750_q ;
wire \CPU|Reg|Registros~1670_combout ;
wire \CPU|Reg|Registros~622_q ;
wire \CPU|Reg|Registros~1671_combout ;
wire \CPU|Reg|Registros~1672_combout ;
wire \CPU|Reg|Registros~974_q ;
wire \CPU|Reg|Registros~910_q ;
wire \CPU|Reg|Registros~1673_combout ;
wire \CPU|Reg|Registros~942_q ;
wire \CPU|Reg|Registros~1006_q ;
wire \CPU|Reg|Registros~1674_combout ;
wire \CPU|Reg|Registros~878_q ;
wire \CPU|Reg|Registros~1668_combout ;
wire \CPU|Reg|Registros~1675_combout ;
wire \CPU|Reg|Registros~334feeder_combout ;
wire \CPU|Reg|Registros~334_q ;
wire \CPU|Reg|Registros~78_q ;
wire \CPU|Reg|Registros~206feeder_combout ;
wire \CPU|Reg|Registros~206_q ;
wire \CPU|Reg|Registros~1678_combout ;
wire \CPU|Reg|Registros~462_q ;
wire \CPU|Reg|Registros~1679_combout ;
wire \CPU|Reg|Registros~398_q ;
wire \CPU|Reg|Registros~270feeder_combout ;
wire \CPU|Reg|Registros~270_q ;
wire \CPU|Reg|Registros~14_q ;
wire \CPU|Reg|Registros~1680_combout ;
wire \CPU|Reg|Registros~1681_combout ;
wire \CPU|Reg|Registros~1682_combout ;
wire \CPU|Reg|Registros~238feeder_combout ;
wire \CPU|Reg|Registros~238_q ;
wire \CPU|Reg|Registros~110feeder_combout ;
wire \CPU|Reg|Registros~110_q ;
wire \CPU|Reg|Registros~366_q ;
wire \CPU|Reg|Registros~1683_combout ;
wire \CPU|Reg|Registros~1684_combout ;
wire \CPU|Reg|Registros~302_q ;
wire \CPU|Reg|Registros~46_q ;
wire \CPU|Reg|Registros~1676_combout ;
wire \CPU|Reg|Registros~430_q ;
wire \CPU|Reg|Registros~1677_combout ;
wire \CPU|Reg|Registros~1685_combout ;
wire \CPU|Reg|Registros~1686_combout ;
wire \CPU|MR2A|Saida[14]~18_combout ;
wire \CPU|Mux_4|M2R[14]~95_combout ;
wire \CPU|Reg|Registros~881_q ;
wire \CPU|Reg|Registros~2211_combout ;
wire \CPU|Reg|Registros~977_q ;
wire \CPU|Reg|Registros~913_q ;
wire \CPU|Reg|Registros~2216_combout ;
wire \CPU|Reg|Registros~1009_q ;
wire \CPU|Reg|Registros~945_q ;
wire \CPU|Reg|Registros~2217_combout ;
wire \CPU|Reg|Registros~625_q ;
wire \CPU|Reg|Registros~2214_combout ;
wire \CPU|Reg|Registros~721_q ;
wire \CPU|Reg|Registros~753_q ;
wire \CPU|Reg|Registros~689_q ;
wire \CPU|Reg|Registros~657feeder_combout ;
wire \CPU|Reg|Registros~657_q ;
wire \CPU|Reg|Registros~2212_combout ;
wire \CPU|Reg|Registros~2213_combout ;
wire \CPU|Reg|Registros~2215_combout ;
wire \CPU|Reg|Registros~2218_combout ;
wire \CPU|MR2A|Saida[17]~15_combout ;
wire \CPU|Reg|Registros~113_q ;
wire \CPU|Reg|Registros~369feeder_combout ;
wire \CPU|Reg|Registros~369_q ;
wire \CPU|Reg|Registros~1740_combout ;
wire \CPU|Reg|Registros~1741_combout ;
wire \CPU|Reg|Registros~209feeder_combout ;
wire \CPU|Reg|Registros~209_q ;
wire \CPU|Reg|Registros~465_q ;
wire \CPU|Reg|Registros~81_q ;
wire \CPU|Reg|Registros~337_q ;
wire \CPU|Reg|Registros~1733_combout ;
wire \CPU|Reg|Registros~1734_combout ;
wire \CPU|Reg|Registros~401_q ;
wire \CPU|Reg|Registros~273feeder_combout ;
wire \CPU|Reg|Registros~273_q ;
wire \CPU|Reg|Registros~17_q ;
wire \CPU|Reg|Registros~1737_combout ;
wire \CPU|Reg|Registros~1738_combout ;
wire \CPU|Reg|Registros~433_q ;
wire \CPU|Reg|Registros~49_q ;
wire \CPU|Reg|Registros~305_q ;
wire \CPU|Reg|Registros~1735_combout ;
wire \CPU|Reg|Registros~1736_combout ;
wire \CPU|Reg|Registros~1739_combout ;
wire \CPU|Reg|Registros~1742_combout ;
wire \CPU|Reg|Registros~1730_combout ;
wire \CPU|Reg|Registros~1731_combout ;
wire \CPU|Reg|Registros~1728_combout ;
wire \CPU|Reg|Registros~1727_combout ;
wire \CPU|Reg|Registros~1729_combout ;
wire \CPU|Reg|Registros~1725_combout ;
wire \CPU|Reg|Registros~1726_combout ;
wire \CPU|Reg|Registros~1732_combout ;
wire \CPU|Reg|Registros~1743_combout ;
wire \CPU|Reg|Registros~688_q ;
wire \CPU|Reg|Registros~752_q ;
wire \CPU|Reg|Registros~720_q ;
wire \CPU|Reg|Registros~656_q ;
wire \CPU|Reg|Registros~2229_combout ;
wire \CPU|Reg|Registros~2230_combout ;
wire \CPU|Reg|Registros~912_q ;
wire \CPU|Reg|Registros~944feeder_combout ;
wire \CPU|Reg|Registros~944_q ;
wire \CPU|Reg|Registros~2231_combout ;
wire \CPU|Reg|Registros~1008_q ;
wire \CPU|Reg|Registros~976_q ;
wire \CPU|Reg|Registros~2232_combout ;
wire \CPU|Reg|Registros~2233_combout ;
wire \CPU|Reg|Registros~208_q ;
wire \CPU|Reg|Registros~336feeder_combout ;
wire \CPU|Reg|Registros~336_q ;
wire \CPU|Reg|Registros~80_q ;
wire \CPU|Reg|Registros~2234_combout ;
wire \CPU|Reg|Registros~464_q ;
wire \CPU|Reg|Registros~2235_combout ;
wire \CPU|Reg|Registros~368_q ;
wire \CPU|Reg|Registros~112_q ;
wire \CPU|Reg|Registros~240feeder_combout ;
wire \CPU|Reg|Registros~240_q ;
wire \CPU|Reg|Registros~2241_combout ;
wire \CPU|Reg|Registros~2242_combout ;
wire \CPU|Reg|Registros~400feeder_combout ;
wire \CPU|Reg|Registros~400_q ;
wire \CPU|Reg|Registros~16_q ;
wire \CPU|Reg|Registros~272feeder_combout ;
wire \CPU|Reg|Registros~272_q ;
wire \CPU|Reg|Registros~2238_combout ;
wire \CPU|Reg|Registros~2239_combout ;
wire \CPU|Reg|Registros~304_q ;
wire \CPU|Reg|Registros~48_q ;
wire \CPU|Reg|Registros~2236_combout ;
wire \CPU|Reg|Registros~2237_combout ;
wire \CPU|Reg|Registros~2240_combout ;
wire \CPU|Reg|Registros~2243_combout ;
wire \CPU|MR2A|Saida[16]~16_combout ;
wire \CPU|Mux_4|M2R[16]~109_combout ;
wire \CPU|Reg|Registros~2454_combout ;
wire \CPU|Mux_4|M2R[16]~113_combout ;
wire \CPU|Reg|Registros~114_q ;
wire \CPU|Reg|Registros~370_q ;
wire \CPU|Reg|Registros~1759_combout ;
wire \CPU|Reg|Registros~242feeder_combout ;
wire \CPU|Reg|Registros~242_q ;
wire \CPU|Reg|Registros~1760_combout ;
wire \CPU|Reg|Registros~306_q ;
wire \CPU|Reg|Registros~50_q ;
wire \CPU|Reg|Registros~1752_combout ;
wire \CPU|Reg|Registros~434_q ;
wire \CPU|Reg|Registros~1753_combout ;
wire \CPU|Reg|Registros~402_q ;
wire \CPU|Reg|Registros~274_q ;
wire \CPU|Reg|Registros~18_q ;
wire \CPU|Reg|Registros~1756_combout ;
wire \CPU|Reg|Registros~1757_combout ;
wire \CPU|Reg|Registros~466_q ;
wire \CPU|Reg|Registros~82_q ;
wire \CPU|Reg|Registros~338_q ;
wire \CPU|Reg|Registros~1754_combout ;
wire \CPU|Reg|Registros~210_q ;
wire \CPU|Reg|Registros~1755_combout ;
wire \CPU|Reg|Registros~1758_combout ;
wire \CPU|Reg|Registros~1761_combout ;
wire \CPU|Reg|Registros~690_q ;
wire \CPU|Reg|Registros~658_q ;
wire \CPU|Reg|Registros~1744_combout ;
wire \CPU|Reg|Registros~722_q ;
wire \CPU|Reg|Registros~754_q ;
wire \CPU|Reg|Registros~1745_combout ;
wire \CPU|Reg|Registros~626_q ;
wire \CPU|Reg|Registros~1747_combout ;
wire \CPU|Reg|Registros~882_q ;
wire \CPU|Reg|Registros~1746_combout ;
wire \CPU|Reg|Registros~1748_combout ;
wire \CPU|Reg|Registros~914_q ;
wire \CPU|Reg|Registros~1749_combout ;
wire \CPU|Reg|Registros~946_q ;
wire \CPU|Reg|Registros~1010_q ;
wire \CPU|Reg|Registros~1750_combout ;
wire \CPU|Reg|Registros~1751_combout ;
wire \CPU|Reg|Registros~1762_combout ;
wire \CPU|Reg|Registros~2201_combout ;
wire \CPU|Reg|Registros~2202_combout ;
wire \CPU|Reg|Registros~2203_combout ;
wire \CPU|Reg|Registros~2204_combout ;
wire \CPU|Reg|Registros~2205_combout ;
wire \CPU|Reg|Registros~2206_combout ;
wire \CPU|Reg|Registros~2207_combout ;
wire \CPU|Reg|Registros~2208_combout ;
wire \CPU|Reg|Registros~2209_combout ;
wire \CPU|Reg|Registros~2210_combout ;
wire \CPU|MR2A|Saida[18]~14_combout ;
wire \CPU|ULA|Add2~35 ;
wire \CPU|ULA|Add2~36_combout ;
wire \CPU|Reg|Registros~911_q ;
wire \CPU|Reg|Registros~1692_combout ;
wire \CPU|Reg|Registros~1007_q ;
wire \CPU|Reg|Registros~975_q ;
wire \CPU|Reg|Registros~1693_combout ;
wire \CPU|Reg|Registros~879_q ;
wire \CPU|Reg|Registros~1689_combout ;
wire \CPU|Reg|Registros~623_q ;
wire \CPU|Reg|Registros~1690_combout ;
wire \CPU|Reg|Registros~1691_combout ;
wire \CPU|Reg|Registros~751_q ;
wire \CPU|Reg|Registros~687_q ;
wire \CPU|Reg|Registros~655_q ;
wire \CPU|Reg|Registros~719_q ;
wire \CPU|Reg|Registros~1687_combout ;
wire \CPU|Reg|Registros~1688_combout ;
wire \CPU|Reg|Registros~1694_combout ;
wire \CPU|Reg|Registros~367_q ;
wire \CPU|Reg|Registros~111_q ;
wire \CPU|Reg|Registros~239_q ;
wire \CPU|Reg|Registros~1702_combout ;
wire \CPU|Reg|Registros~1703_combout ;
wire \CPU|Reg|Registros~79_q ;
wire \CPU|Reg|Registros~335_q ;
wire \CPU|Reg|Registros~1695_combout ;
wire \CPU|Reg|Registros~463_q ;
wire \CPU|Reg|Registros~207_q ;
wire \CPU|Reg|Registros~1696_combout ;
wire \CPU|Reg|Registros~399_q ;
wire \CPU|Reg|Registros~271_q ;
wire \CPU|Reg|Registros~15_q ;
wire \CPU|Reg|Registros~1699_combout ;
wire \CPU|Reg|Registros~1700_combout ;
wire \CPU|Reg|Registros~303feeder_combout ;
wire \CPU|Reg|Registros~303_q ;
wire \CPU|Reg|Registros~431_q ;
wire \CPU|Reg|Registros~47_q ;
wire \CPU|Reg|Registros~1697_combout ;
wire \CPU|Reg|Registros~1698_combout ;
wire \CPU|Reg|Registros~1701_combout ;
wire \CPU|Reg|Registros~1704_combout ;
wire \CPU|Reg|Registros~1705_combout ;
wire \CPU|Mux_4|M2R[15]~104_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ;
wire \CPU|Reg|Registros~2252_combout ;
wire \CPU|Reg|Registros~2253_combout ;
wire \CPU|Reg|Registros~2254_combout ;
wire \CPU|Reg|Registros~2255_combout ;
wire \CPU|Reg|Registros~2256_combout ;
wire \CPU|Reg|Registros~2257_combout ;
wire \CPU|Reg|Registros~2258_combout ;
wire \CPU|Reg|Registros~2259_combout ;
wire \CPU|Reg|Registros~2260_combout ;
wire \CPU|Reg|Registros~2261_combout ;
wire \CPU|MR2A|Saida[15]~17_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout ;
wire \CPU|Reg|Registros~245_q ;
wire \CPU|Reg|Registros~373_q ;
wire \CPU|Reg|Registros~117_q ;
wire \CPU|Reg|Registros~2160_combout ;
wire \CPU|Reg|Registros~2161_combout ;
wire \CPU|Reg|Registros~437_q ;
wire \CPU|Reg|Registros~309_q ;
wire \CPU|Reg|Registros~53_q ;
wire \CPU|Reg|Registros~2153_combout ;
wire \CPU|Reg|Registros~2154_combout ;
wire \CPU|Reg|Registros~405feeder_combout ;
wire \CPU|Reg|Registros~405_q ;
wire \CPU|Reg|Registros~277feeder_combout ;
wire \CPU|Reg|Registros~277_q ;
wire \CPU|Reg|Registros~21_q ;
wire \CPU|Reg|Registros~2157_combout ;
wire \CPU|Reg|Registros~2158_combout ;
wire \CPU|Reg|Registros~341_q ;
wire \CPU|Reg|Registros~469_q ;
wire \CPU|Reg|Registros~213_q ;
wire \CPU|Reg|Registros~2155_combout ;
wire \CPU|Reg|Registros~2156_combout ;
wire \CPU|Reg|Registros~2159_combout ;
wire \CPU|Reg|Registros~2162_combout ;
wire \CPU|Reg|Registros~981_q ;
wire \CPU|Reg|Registros~917_q ;
wire \CPU|Reg|Registros~2150_combout ;
wire \CPU|Reg|Registros~949_q ;
wire \CPU|Reg|Registros~1013_q ;
wire \CPU|Reg|Registros~2151_combout ;
wire \CPU|Reg|Registros~885_q ;
wire \CPU|Reg|Registros~2145_combout ;
wire \CPU|Reg|Registros~725_q ;
wire \CPU|Reg|Registros~757_q ;
wire \CPU|Reg|Registros~693_q ;
wire \CPU|Reg|Registros~661_q ;
wire \CPU|Reg|Registros~2146_combout ;
wire \CPU|Reg|Registros~2147_combout ;
wire \CPU|Reg|Registros~629_q ;
wire \CPU|Reg|Registros~2148_combout ;
wire \CPU|Reg|Registros~2149_combout ;
wire \CPU|Reg|Registros~2152_combout ;
wire \CPU|MR2A|Saida[21]~11_combout ;
wire \CPU|Reg|Registros~980_q ;
wire \CPU|Reg|Registros~1012_q ;
wire \CPU|Reg|Registros~948feeder_combout ;
wire \CPU|Reg|Registros~948_q ;
wire \CPU|Reg|Registros~916_q ;
wire \CPU|Reg|Registros~2165_combout ;
wire \CPU|Reg|Registros~2166_combout ;
wire \CPU|Reg|Registros~692_q ;
wire \CPU|Reg|Registros~756_q ;
wire \CPU|Reg|Registros~724_q ;
wire \CPU|Reg|Registros~660_q ;
wire \CPU|Reg|Registros~2163_combout ;
wire \CPU|Reg|Registros~2164_combout ;
wire \CPU|Reg|Registros~2167_combout ;
wire \CPU|Reg|Registros~212_q ;
wire \CPU|Reg|Registros~468_q ;
wire \CPU|Reg|Registros~340_q ;
wire \CPU|Reg|Registros~84_q ;
wire \CPU|Reg|Registros~2168_combout ;
wire \CPU|Reg|Registros~2169_combout ;
wire \CPU|Reg|Registros~244feeder_combout ;
wire \CPU|Reg|Registros~244_q ;
wire \CPU|Reg|Registros~116_q ;
wire \CPU|Reg|Registros~2175_combout ;
wire \CPU|Reg|Registros~2176_combout ;
wire \CPU|Reg|Registros~308_q ;
wire \CPU|Reg|Registros~436_q ;
wire \CPU|Reg|Registros~52_q ;
wire \CPU|Reg|Registros~2170_combout ;
wire \CPU|Reg|Registros~2171_combout ;
wire \CPU|Reg|Registros~404_q ;
wire \CPU|Reg|Registros~20_q ;
wire \CPU|Reg|Registros~276_q ;
wire \CPU|Reg|Registros~2172_combout ;
wire \CPU|Reg|Registros~2173_combout ;
wire \CPU|Reg|Registros~2174_combout ;
wire \CPU|Reg|Registros~2177_combout ;
wire \CPU|MR2A|Saida[20]~12_combout ;
wire \CPU|Reg|Registros~947_q ;
wire \CPU|Reg|Registros~1011_q ;
wire \CPU|Reg|Registros~979_q ;
wire \CPU|Reg|Registros~915_q ;
wire \CPU|Reg|Registros~2183_combout ;
wire \CPU|Reg|Registros~2184_combout ;
wire \CPU|Reg|Registros~627_q ;
wire \CPU|Reg|Registros~2181_combout ;
wire \CPU|Reg|Registros~691feeder_combout ;
wire \CPU|Reg|Registros~691_q ;
wire \CPU|Reg|Registros~659_q ;
wire \CPU|Reg|Registros~2179_combout ;
wire \CPU|Reg|Registros~723_q ;
wire \CPU|Reg|Registros~755_q ;
wire \CPU|Reg|Registros~2180_combout ;
wire \CPU|Reg|Registros~2182_combout ;
wire \CPU|Reg|Registros~883_q ;
wire \CPU|Reg|Registros~2178_combout ;
wire \CPU|Reg|Registros~2185_combout ;
wire \CPU|Reg|Registros~435_q ;
wire \CPU|Reg|Registros~51feeder_combout ;
wire \CPU|Reg|Registros~51_q ;
wire \CPU|Reg|Registros~307_q ;
wire \CPU|Reg|Registros~2186_combout ;
wire \CPU|Reg|Registros~2187_combout ;
wire \CPU|Reg|Registros~243_q ;
wire \CPU|Reg|Registros~371_q ;
wire \CPU|Reg|Registros~115_q ;
wire \CPU|Reg|Registros~2193_combout ;
wire \CPU|Reg|Registros~2194_combout ;
wire \CPU|Reg|Registros~275feeder_combout ;
wire \CPU|Reg|Registros~275_q ;
wire \CPU|Reg|Registros~19_q ;
wire \CPU|Reg|Registros~2190_combout ;
wire \CPU|Reg|Registros~2191_combout ;
wire \CPU|Reg|Registros~339_q ;
wire \CPU|Reg|Registros~467_q ;
wire \CPU|Reg|Registros~211_q ;
wire \CPU|Reg|Registros~83_q ;
wire \CPU|Reg|Registros~2188_combout ;
wire \CPU|Reg|Registros~2189_combout ;
wire \CPU|Reg|Registros~2192_combout ;
wire \CPU|Reg|Registros~2195_combout ;
wire \CPU|MR2A|Saida[19]~13_combout ;
wire \CPU|ULA|Add2~37 ;
wire \CPU|ULA|Add2~38_combout ;
wire \CPU|Mux_4|M2R[19]~136_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~dataout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~0 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult5~3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~dataout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~0 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult3~3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~dataout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~dataout ;
wire \CPU|ULA|Mult0|auto_generated|op_2~1 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~2_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~0_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~1 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \CPU|Mux_4|M2R[19]~137_combout ;
wire \CPU|ULA|Add0~21 ;
wire \CPU|ULA|Add0~23 ;
wire \CPU|ULA|Add0~25 ;
wire \CPU|ULA|Add0~27 ;
wire \CPU|ULA|Add0~29 ;
wire \CPU|ULA|Add0~31 ;
wire \CPU|ULA|Add0~33 ;
wire \CPU|ULA|Add0~35 ;
wire \CPU|ULA|Add0~36_combout ;
wire \CPU|ULA|Add1~23 ;
wire \CPU|ULA|Add1~25 ;
wire \CPU|ULA|Add1~27 ;
wire \CPU|ULA|Add1~29 ;
wire \CPU|ULA|Add1~31 ;
wire \CPU|ULA|Add1~33 ;
wire \CPU|ULA|Add1~35 ;
wire \CPU|ULA|Add1~37 ;
wire \CPU|ULA|Add1~38_combout ;
wire \CPU|Mux_4|M2R[19]~138_combout ;
wire \CPU|Mux_4|M2R[19]~139_combout ;
wire \CPU|Reg|Registros~2457_combout ;
wire \CPU|Mux_4|M2R[19]~140_combout ;
wire \CPU|Mux_4|M2R[19]~141_combout ;
wire \CPU|Mux_4|M2R[19]~142_combout ;
wire \CPU|Reg|Registros~2458_combout ;
wire \CPU|Reg|Registros~2459_combout ;
wire \CPU|Reg|Registros~2468_combout ;
wire \CPU|Reg|Registros~2099_combout ;
wire \CPU|Reg|Registros~2100_combout ;
wire \CPU|Reg|Registros~2097_combout ;
wire \CPU|Reg|Registros~2098_combout ;
wire \CPU|Reg|Registros~2101_combout ;
wire \CPU|Reg|Registros~2469_combout ;
wire \CPU|Reg|Registros~441_q ;
wire \CPU|Reg|Registros~2087_combout ;
wire \CPU|Reg|Registros~2088_combout ;
wire \CPU|Reg|Registros~249_q ;
wire \CPU|Reg|Registros~2094_combout ;
wire \CPU|Reg|Registros~2095_combout ;
wire \CPU|Reg|Registros~217_q ;
wire \CPU|Reg|Registros~2089_combout ;
wire \CPU|Reg|Registros~473_q ;
wire \CPU|Reg|Registros~2090_combout ;
wire \CPU|Reg|Registros~409_q ;
wire \CPU|Reg|Registros~2091_combout ;
wire \CPU|Reg|Registros~2092_combout ;
wire \CPU|Reg|Registros~2093_combout ;
wire \CPU|Reg|Registros~2096_combout ;
wire \CPU|Reg|Registros~2464_combout ;
wire \CPU|Reg|Registros~2064_combout ;
wire \CPU|Reg|Registros~2065_combout ;
wire \CPU|Reg|Registros~2066_combout ;
wire \CPU|Reg|Registros~2067_combout ;
wire \CPU|Reg|Registros~2068_combout ;
wire \CPU|Reg|Registros~2465_combout ;
wire \CPU|Reg|Registros~2466_combout ;
wire \CPU|Reg|Registros~253_q ;
wire \CPU|Reg|Registros~2028_combout ;
wire \CPU|Reg|Registros~2029_combout ;
wire \CPU|Reg|Registros~221_q ;
wire \CPU|Reg|Registros~2023_combout ;
wire \CPU|Reg|Registros~477_q ;
wire \CPU|Reg|Registros~2024_combout ;
wire \CPU|Reg|Registros~2025_combout ;
wire \CPU|Reg|Registros~413_q ;
wire \CPU|Reg|Registros~2026_combout ;
wire \CPU|Reg|Registros~2027_combout ;
wire \CPU|Reg|Registros~445_q ;
wire \CPU|Reg|Registros~2021_combout ;
wire \CPU|Reg|Registros~2022_combout ;
wire \CPU|Reg|Registros~2030_combout ;
wire \CPU|Reg|Registros~2461_combout ;
wire \CPU|Reg|Registros~2005_combout ;
wire \CPU|Reg|Registros~2006_combout ;
wire \CPU|Reg|Registros~2007_combout ;
wire \CPU|Reg|Registros~2008_combout ;
wire \CPU|Reg|Registros~2009_combout ;
wire \CPU|Reg|Registros~2003_combout ;
wire \CPU|Reg|Registros~2004_combout ;
wire \CPU|Reg|Registros~2010_combout ;
wire \CPU|Reg|Registros~2011_combout ;
wire \CPU|Reg|Registros~2012_combout ;
wire \CPU|Reg|Registros~2462_combout ;
wire \CPU|Reg|Registros~2463_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a19 ;
wire \CPU|ULA|Add3~27 ;
wire \CPU|ULA|Add3~29 ;
wire \CPU|ULA|Add3~31 ;
wire \CPU|ULA|Add3~33 ;
wire \CPU|ULA|Add3~35 ;
wire \CPU|ULA|Add3~37 ;
wire \CPU|ULA|Add3~38_combout ;
wire \CPU|Mux_4|M2R[19]~143_combout ;
wire \CPU|Mux_4|M2R[19]~144_combout ;
wire \CPU|Reg|Registros~403_q ;
wire \CPU|Reg|Registros~1775_combout ;
wire \CPU|Reg|Registros~1776_combout ;
wire \CPU|Reg|Registros~1773_combout ;
wire \CPU|Reg|Registros~1774_combout ;
wire \CPU|Reg|Registros~1777_combout ;
wire \CPU|Reg|Registros~1771_combout ;
wire \CPU|Reg|Registros~1772_combout ;
wire \CPU|Reg|Registros~1778_combout ;
wire \CPU|Reg|Registros~1779_combout ;
wire \CPU|Reg|Registros~1780_combout ;
wire \CPU|Reg|Registros~1765_combout ;
wire \CPU|Reg|Registros~1766_combout ;
wire \CPU|Reg|Registros~1767_combout ;
wire \CPU|Reg|Registros~1768_combout ;
wire \CPU|Reg|Registros~1769_combout ;
wire \CPU|Reg|Registros~1763_combout ;
wire \CPU|Reg|Registros~1764_combout ;
wire \CPU|Reg|Registros~1770_combout ;
wire \CPU|Reg|Registros~1781_combout ;
wire \CPU|ULA|Add2~39 ;
wire \CPU|ULA|Add2~40_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~3 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~4_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~3 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~4_combout ;
wire \CPU|Mux_4|M2R[20]~146_combout ;
wire \CPU|ULA|Add0~37 ;
wire \CPU|ULA|Add0~38_combout ;
wire \CPU|ULA|Add1~39 ;
wire \CPU|ULA|Add1~40_combout ;
wire \CPU|Mux_4|M2R[20]~147_combout ;
wire \CPU|Mux_4|M2R[20]~148_combout ;
wire \CPU|Mux_4|M2R[20]~149_combout ;
wire \CPU|Mux_4|M2R[20]~150_combout ;
wire \CPU|Mux_4|M2R[20]~145_combout ;
wire \CPU|Mux_4|M2R[20]~151_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a20 ;
wire \CPU|ULA|Add3~39 ;
wire \CPU|ULA|Add3~40_combout ;
wire \CPU|Mux_4|M2R[20]~152_combout ;
wire \CPU|Mux_4|M2R[20]~153_combout ;
wire \CPU|Reg|Registros~372_q ;
wire \CPU|Reg|Registros~1797_combout ;
wire \CPU|Reg|Registros~1798_combout ;
wire \CPU|Reg|Registros~1794_combout ;
wire \CPU|Reg|Registros~1795_combout ;
wire \CPU|Reg|Registros~1792_combout ;
wire \CPU|Reg|Registros~1793_combout ;
wire \CPU|Reg|Registros~1796_combout ;
wire \CPU|Reg|Registros~1790_combout ;
wire \CPU|Reg|Registros~1791_combout ;
wire \CPU|Reg|Registros~1799_combout ;
wire \CPU|Reg|Registros~1787_combout ;
wire \CPU|Reg|Registros~1788_combout ;
wire \CPU|Reg|Registros~884_q ;
wire \CPU|Reg|Registros~1784_combout ;
wire \CPU|Reg|Registros~628_q ;
wire \CPU|Reg|Registros~1785_combout ;
wire \CPU|Reg|Registros~1786_combout ;
wire \CPU|Reg|Registros~1782_combout ;
wire \CPU|Reg|Registros~1783_combout ;
wire \CPU|Reg|Registros~1789_combout ;
wire \CPU|Reg|Registros~1800_combout ;
wire \CPU|ULA|Add2~41 ;
wire \CPU|ULA|Add2~42_combout ;
wire \CPU|ULA|Add1~41 ;
wire \CPU|ULA|Add1~42_combout ;
wire \CPU|ULA|Add0~39 ;
wire \CPU|ULA|Add0~40_combout ;
wire \CPU|Mux_4|M2R[21]~156_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~5 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~6_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~5 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~6_combout ;
wire \CPU|Mux_4|M2R[21]~155_combout ;
wire \CPU|Mux_4|M2R[21]~157_combout ;
wire \CPU|Mux_4|M2R[21]~158_combout ;
wire \CPU|Mux_4|M2R[21]~159_combout ;
wire \CPU|Mux_4|M2R[21]~154_combout ;
wire \CPU|Mux_4|M2R[21]~160_combout ;
wire \CPU|ULA|Add3~41 ;
wire \CPU|ULA|Add3~42_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a21 ;
wire \CPU|Mux_4|M2R[21]~161_combout ;
wire \CPU|Mux_4|M2R[21]~162_combout ;
wire \CPU|Reg|Registros~85_q ;
wire \CPU|Reg|Registros~1809_combout ;
wire \CPU|Reg|Registros~1810_combout ;
wire \CPU|Reg|Registros~1813_combout ;
wire \CPU|Reg|Registros~1814_combout ;
wire \CPU|Reg|Registros~1811_combout ;
wire \CPU|Reg|Registros~1812_combout ;
wire \CPU|Reg|Registros~1815_combout ;
wire \CPU|Reg|Registros~1816_combout ;
wire \CPU|Reg|Registros~1817_combout ;
wire \CPU|Reg|Registros~1818_combout ;
wire \CPU|Reg|Registros~1804_combout ;
wire \CPU|Reg|Registros~1803_combout ;
wire \CPU|Reg|Registros~1805_combout ;
wire \CPU|Reg|Registros~1806_combout ;
wire \CPU|Reg|Registros~1807_combout ;
wire \CPU|Reg|Registros~1801_combout ;
wire \CPU|Reg|Registros~1802_combout ;
wire \CPU|Reg|Registros~1808_combout ;
wire \CPU|Reg|Registros~1819_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ;
wire \CPU|Mux_4|M2R[15]~101_combout ;
wire \CPU|ULA|Add0~28_combout ;
wire \CPU|ULA|Add1~30_combout ;
wire \CPU|Mux_4|M2R[15]~102_combout ;
wire \CPU|Mux_4|M2R[15]~103_combout ;
wire \CPU|Mux_4|M2R[15]~105_combout ;
wire \CPU|Mux_4|M2R[15]~100_combout ;
wire \CPU|Mux_4|M2R[15]~106_combout ;
wire \CPU|ULA|Add2~27 ;
wire \CPU|ULA|Add2~29 ;
wire \CPU|ULA|Add2~30_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|ULA|Add3~30_combout ;
wire \CPU|Mux_4|M2R[15]~107_combout ;
wire \CPU|Mux_4|M2R[15]~108_combout ;
wire \CPU|Reg|Registros~943_q ;
wire \CPU|Reg|Registros~2249_combout ;
wire \CPU|Reg|Registros~2250_combout ;
wire \CPU|Reg|Registros~2245_combout ;
wire \CPU|Reg|Registros~2246_combout ;
wire \CPU|Reg|Registros~2247_combout ;
wire \CPU|Reg|Registros~2248_combout ;
wire \CPU|Reg|Registros~2244_combout ;
wire \CPU|Reg|Registros~2251_combout ;
wire \CPU|Reg|Registros~2470_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a18 ;
wire \CPU|ULA|Add3~36_combout ;
wire \CPU|Mux_4|M2R[18]~134_combout ;
wire \CPU|Mux_4|M2R[18]~127_combout ;
wire \CPU|ULA|Add0~34_combout ;
wire \CPU|ULA|Add1~36_combout ;
wire \CPU|Mux_4|M2R[18]~129_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~0_combout ;
wire \CPU|Mux_4|M2R[18]~128_combout ;
wire \CPU|Mux_4|M2R[18]~130_combout ;
wire \CPU|Mux_4|M2R[18]~131_combout ;
wire \CPU|Mux_4|M2R[18]~132_combout ;
wire \CPU|Mux_4|M2R[18]~133_combout ;
wire \CPU|Mux_4|M2R[18]~135_combout ;
wire \CPU|Reg|Registros~978_q ;
wire \CPU|Reg|Registros~2198_combout ;
wire \CPU|Reg|Registros~2199_combout ;
wire \CPU|Reg|Registros~2196_combout ;
wire \CPU|Reg|Registros~2197_combout ;
wire \CPU|Reg|Registros~2200_combout ;
wire \CPU|Reg|Registros~2456_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \CPU|Mux_4|M2R[16]~110_combout ;
wire \CPU|ULA|Add1~32_combout ;
wire \CPU|ULA|Add0~30_combout ;
wire \CPU|Mux_4|M2R[16]~111_combout ;
wire \CPU|Mux_4|M2R[16]~112_combout ;
wire \CPU|Mux_4|M2R[16]~114_combout ;
wire \CPU|Mux_4|M2R[16]~115_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a16 ;
wire \CPU|ULA|Add3~32_combout ;
wire \CPU|Mux_4|M2R[16]~116_combout ;
wire \CPU|ULA|Add2~31 ;
wire \CPU|ULA|Add2~32_combout ;
wire \CPU|Mux_4|M2R[16]~117_combout ;
wire \CPU|Reg|Registros~432_q ;
wire \CPU|Reg|Registros~1714_combout ;
wire \CPU|Reg|Registros~1715_combout ;
wire \CPU|Reg|Registros~1721_combout ;
wire \CPU|Reg|Registros~1722_combout ;
wire \CPU|Reg|Registros~1718_combout ;
wire \CPU|Reg|Registros~1719_combout ;
wire \CPU|Reg|Registros~1716_combout ;
wire \CPU|Reg|Registros~1717_combout ;
wire \CPU|Reg|Registros~1720_combout ;
wire \CPU|Reg|Registros~1723_combout ;
wire \CPU|Reg|Registros~624_q ;
wire \CPU|Reg|Registros~1709_combout ;
wire \CPU|Reg|Registros~1707_combout ;
wire \CPU|Reg|Registros~1708_combout ;
wire \CPU|Reg|Registros~1710_combout ;
wire \CPU|Reg|Registros~1711_combout ;
wire \CPU|Reg|Registros~1712_combout ;
wire \CPU|Reg|Registros~880_q ;
wire \CPU|Reg|Registros~1706_combout ;
wire \CPU|Reg|Registros~1713_combout ;
wire \CPU|Reg|Registros~1724_combout ;
wire \CPU|ULA|Add2~33 ;
wire \CPU|ULA|Add2~34_combout ;
wire \CPU|Mux_4|M2R[17]~118_combout ;
wire \CPU|Mux_4|M2R[17]~122_combout ;
wire \CPU|Mux_4|M2R[17]~119_combout ;
wire \CPU|ULA|Add1~34_combout ;
wire \CPU|ULA|Add0~32_combout ;
wire \CPU|Mux_4|M2R[17]~120_combout ;
wire \CPU|Mux_4|M2R[17]~121_combout ;
wire \CPU|Mux_4|M2R[17]~123_combout ;
wire \CPU|Mux_4|M2R[17]~124_combout ;
wire \CPU|ULA|Add3~34_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a17 ;
wire \CPU|Mux_4|M2R[17]~125_combout ;
wire \CPU|Mux_4|M2R[17]~126_combout ;
wire \CPU|Reg|Registros~241feeder_combout ;
wire \CPU|Reg|Registros~241_q ;
wire \CPU|Reg|Registros~2226_combout ;
wire \CPU|Reg|Registros~2227_combout ;
wire \CPU|Reg|Registros~2219_combout ;
wire \CPU|Reg|Registros~2220_combout ;
wire \CPU|Reg|Registros~2221_combout ;
wire \CPU|Reg|Registros~2222_combout ;
wire \CPU|Reg|Registros~2223_combout ;
wire \CPU|Reg|Registros~2224_combout ;
wire \CPU|Reg|Registros~2225_combout ;
wire \CPU|Reg|Registros~2228_combout ;
wire \CPU|Reg|Registros~2455_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ;
wire \CPU|Mux_4|M2R[14]~92_combout ;
wire \CPU|ULA|Add0~26_combout ;
wire \CPU|ULA|Add1~28_combout ;
wire \CPU|Mux_4|M2R[14]~93_combout ;
wire \CPU|Mux_4|M2R[14]~94_combout ;
wire \CPU|Mux_4|M2R[14]~96_combout ;
wire \CPU|Mux_4|M2R[14]~91_combout ;
wire \CPU|Mux_4|M2R[14]~97_combout ;
wire \CPU|ULA|Add2~28_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|ULA|Add3~28_combout ;
wire \CPU|Mux_4|M2R[14]~98_combout ;
wire \CPU|Mux_4|M2R[14]~99_combout ;
wire \CPU|Reg|Registros~654_q ;
wire \CPU|Reg|Registros~2262_combout ;
wire \CPU|Reg|Registros~2263_combout ;
wire \CPU|Reg|Registros~2264_combout ;
wire \CPU|Reg|Registros~2265_combout ;
wire \CPU|Reg|Registros~2266_combout ;
wire \CPU|Reg|Registros~2267_combout ;
wire \CPU|Reg|Registros~2268_combout ;
wire \CPU|Reg|Registros~2274_combout ;
wire \CPU|Reg|Registros~2275_combout ;
wire \CPU|Reg|Registros~2271_combout ;
wire \CPU|Reg|Registros~2272_combout ;
wire \CPU|Reg|Registros~2269_combout ;
wire \CPU|Reg|Registros~2270_combout ;
wire \CPU|Reg|Registros~2273_combout ;
wire \CPU|Reg|Registros~2276_combout ;
wire \CPU|Reg|Registros~2277_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|Mux_4|M2R[13]~89_combout ;
wire \CPU|ULA|Add1~26_combout ;
wire \CPU|ULA|Add0~24_combout ;
wire \CPU|Mux_4|M2R[13]~81_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ;
wire \CPU|Mux_4|M2R[13]~80_combout ;
wire \CPU|Mux_4|M2R[13]~82_combout ;
wire \CPU|Mux_4|M2R[13]~83_combout ;
wire \CPU|Mux_4|M2R[13]~84_combout ;
wire \CPU|Mux_4|M2R[13]~79_combout ;
wire \CPU|Mux_4|M2R[13]~85_combout ;
wire \CPU|Mux_4|M2R[13]~90_combout ;
wire \CPU|Reg|Registros~941_q ;
wire \CPU|Reg|Registros~2280_combout ;
wire \CPU|Reg|Registros~2281_combout ;
wire \CPU|Reg|Registros~2278_combout ;
wire \CPU|Reg|Registros~2279_combout ;
wire \CPU|Reg|Registros~2282_combout ;
wire \CPU|Reg|Registros~2484_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|Mux_4|M2R[12]~69_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ;
wire \CPU|Mux_4|M2R[12]~70_combout ;
wire \CPU|ULA|Add1~24_combout ;
wire \CPU|ULA|Add0~22_combout ;
wire \CPU|Mux_4|M2R[12]~71_combout ;
wire \CPU|Mux_4|M2R[12]~72_combout ;
wire \CPU|Mux_4|M2R[12]~73_combout ;
wire \CPU|Mux_4|M2R[12]~74_combout ;
wire \CPU|Mux_4|M2R[12]~75_combout ;
wire \CPU|ULA|Add2~24_combout ;
wire \CPU|ULA|Add3~24_combout ;
wire \Switches[12]~input_o ;
wire \CPU|Mux_4|M2R[12]~76_combout ;
wire \CPU|Mux_4|M2R[12]~77_combout ;
wire \CPU|Mux_4|M2R[12]~78_combout ;
wire \CPU|Reg|Registros~876_q ;
wire \CPU|Reg|Registros~1630_combout ;
wire \CPU|Reg|Registros~1635_combout ;
wire \CPU|Reg|Registros~1636_combout ;
wire \CPU|Reg|Registros~620_q ;
wire \CPU|Reg|Registros~1633_combout ;
wire \CPU|Reg|Registros~1631_combout ;
wire \CPU|Reg|Registros~1632_combout ;
wire \CPU|Reg|Registros~1634_combout ;
wire \CPU|Reg|Registros~1637_combout ;
wire \CPU|Reg|Registros~1638_combout ;
wire \CPU|Reg|Registros~1639_combout ;
wire \CPU|Reg|Registros~1640_combout ;
wire \CPU|Reg|Registros~1641_combout ;
wire \CPU|Reg|Registros~1642_combout ;
wire \CPU|Reg|Registros~1643_combout ;
wire \CPU|Reg|Registros~1644_combout ;
wire \CPU|Reg|Registros~1645_combout ;
wire \CPU|Reg|Registros~1646_combout ;
wire \CPU|Reg|Registros~1647_combout ;
wire \CPU|Reg|Registros~1648_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ;
wire \CPU|Mux_4|M2R[11]~60_combout ;
wire \CPU|Mux_4|M2R[11]~62_combout ;
wire \CPU|Mux_4|M2R[11]~63_combout ;
wire \CPU|Mux_4|M2R[11]~64_combout ;
wire \CPU|Mux_4|M2R[11]~59_combout ;
wire \CPU|Mux_4|M2R[11]~65_combout ;
wire \CPU|ULA|Add2~22_combout ;
wire \CPU|Mux_4|M2R[11]~67_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|Mux_4|M2R[11]~68_combout ;
wire \CPU|Reg|Registros~971_q ;
wire \CPU|Reg|Registros~2311_combout ;
wire \CPU|Reg|Registros~2312_combout ;
wire \CPU|Reg|Registros~2309_combout ;
wire \CPU|Reg|Registros~2310_combout ;
wire \CPU|Reg|Registros~2313_combout ;
wire \CPU|Reg|Registros~2483_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|ULA|Add3~16_combout ;
wire \Switches[8]~input_o ;
wire \CPU|Mux_4|M2R[8]~36_combout ;
wire \CPU|ULA|Add2~16_combout ;
wire \CPU|ULA|Add1~16_combout ;
wire \CPU|ULA|Add0~14_combout ;
wire \CPU|Mux_4|M2R[8]~31_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ;
wire \CPU|Mux_4|M2R[8]~30_combout ;
wire \CPU|Mux_4|M2R[8]~32_combout ;
wire \CPU|Mux_4|M2R[8]~33_combout ;
wire \CPU|Mux_4|M2R[8]~34_combout ;
wire \CPU|Mux_4|M2R[8]~29_combout ;
wire \CPU|Mux_4|M2R[8]~35_combout ;
wire \CPU|Mux_4|M2R[8]~37_combout ;
wire \CPU|Mux_4|M2R[8]~38_combout ;
wire \CPU|Reg|Registros~1000_q ;
wire \CPU|Reg|Registros~1559_combout ;
wire \CPU|Reg|Registros~1560_combout ;
wire \CPU|Reg|Registros~872_q ;
wire \CPU|Reg|Registros~1554_combout ;
wire \CPU|Reg|Registros~1555_combout ;
wire \CPU|Reg|Registros~1556_combout ;
wire \CPU|Reg|Registros~616_q ;
wire \CPU|Reg|Registros~1557_combout ;
wire \CPU|Reg|Registros~1558_combout ;
wire \CPU|Reg|Registros~1561_combout ;
wire \CPU|Reg|Registros~1562_combout ;
wire \CPU|Reg|Registros~1563_combout ;
wire \CPU|Reg|Registros~1566_combout ;
wire \CPU|Reg|Registros~1567_combout ;
wire \CPU|Reg|Registros~1564_combout ;
wire \CPU|Reg|Registros~1565_combout ;
wire \CPU|Reg|Registros~1568_combout ;
wire \CPU|Reg|Registros~1569_combout ;
wire \CPU|Reg|Registros~1570_combout ;
wire \CPU|Reg|Registros~1571_combout ;
wire \CPU|Reg|Registros~1572_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_mult1~dataout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ;
wire \CPU|Mux_4|M2R[7]~18_combout ;
wire \CPU|ULA|Add1~14_combout ;
wire \CPU|ULA|Add0~12_combout ;
wire \CPU|Mux_4|M2R[7]~19_combout ;
wire \CPU|Mux_4|M2R[7]~20_combout ;
wire \CPU|Mux_4|M2R[7]~21_combout ;
wire \CPU|Mux_4|M2R[7]~22_combout ;
wire \CPU|Mux_4|M2R[7]~23_combout ;
wire \CPU|Mux_4|M2R[7]~27_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|Mux_4|M2R[7]~28_combout ;
wire \CPU|Reg|Registros~231_q ;
wire \CPU|Reg|Registros~2379_combout ;
wire \CPU|Reg|Registros~2380_combout ;
wire \CPU|Reg|Registros~2374_combout ;
wire \CPU|Reg|Registros~2375_combout ;
wire \CPU|Reg|Registros~2376_combout ;
wire \CPU|Reg|Registros~2377_combout ;
wire \CPU|Reg|Registros~2378_combout ;
wire \CPU|Reg|Registros~2516_combout ;
wire \CPU|Reg|Registros~2381_combout ;
wire \CPU|Reg|Registros~2479_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|Mux_4|M2R[6]~15_combout ;
wire \CPU|Mux_4|M2R[6]~16_combout ;
wire \CPU|Reg|Registros~230_q ;
wire \CPU|Reg|Registros~1531_combout ;
wire \CPU|Reg|Registros~1532_combout ;
wire \CPU|Reg|Registros~1524_combout ;
wire \CPU|Reg|Registros~1525_combout ;
wire \CPU|Reg|Registros~1528_combout ;
wire \CPU|Reg|Registros~1529_combout ;
wire \CPU|Reg|Registros~1526_combout ;
wire \CPU|Reg|Registros~1527_combout ;
wire \CPU|Reg|Registros~1530_combout ;
wire \CPU|Reg|Registros~1533_combout ;
wire \CPU|Reg|Registros~1516_combout ;
wire \CPU|Reg|Registros~1521_combout ;
wire \CPU|Reg|Registros~1522_combout ;
wire \CPU|Reg|Registros~1519_combout ;
wire \CPU|Reg|Registros~1517_combout ;
wire \CPU|Reg|Registros~1518_combout ;
wire \CPU|Reg|Registros~1520_combout ;
wire \CPU|Reg|Registros~1523_combout ;
wire \CPU|Reg|Registros~1534_combout ;
wire \CPU|ULA|Add3~12_combout ;
wire \CPU|ULA|Add2~12_combout ;
wire \CPU|ULA|Mux25~4_combout ;
wire \CPU|ULA|Add1~12_combout ;
wire \CPU|ULA|Add0~10_combout ;
wire \CPU|ULA|Mux25~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ;
wire \CPU|ULA|Mux25~1_combout ;
wire \CPU|ULA|Mux25~3_combout ;
wire \CPU|ULA|Mux25~5_combout ;
wire \CPU|ULA|Mux25~0_combout ;
wire \CPU|ULA|Mux25~6_combout ;
wire \CPU|ULA|Mux25~7_combout ;
wire \CPU|ULA|Mux25~8_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a5 ;
wire \Switches[5]~input_o ;
wire \CPU|Mux_4|M2R[5]~13_combout ;
wire \CPU|Mux_4|M2R[5]~14_combout ;
wire \CPU|Reg|Registros~677feeder_combout ;
wire \CPU|Reg|Registros~677_q ;
wire \CPU|Reg|Registros~2404_combout ;
wire \CPU|Reg|Registros~2405_combout ;
wire \CPU|Reg|Registros~2406_combout ;
wire \CPU|Reg|Registros~2407_combout ;
wire \CPU|Reg|Registros~2408_combout ;
wire \CPU|Reg|Registros~2399_combout ;
wire \CPU|Reg|Registros~2400_combout ;
wire \CPU|Reg|Registros~2401_combout ;
wire \CPU|Reg|Registros~2402_combout ;
wire \CPU|Reg|Registros~2403_combout ;
wire \CPU|Reg|Registros~2409_combout ;
wire \CPU|MR2A|Saida[5]~27_combout ;
wire \CPU|ULA|Add3~10_combout ;
wire \CPU|ULA|Add2~10_combout ;
wire \CPU|ULA|Mux26~0_combout ;
wire \CPU|ULA|Mux26~4_combout ;
wire \CPU|ULA|Add1~10_combout ;
wire \CPU|ULA|Add0~8_combout ;
wire \CPU|ULA|Mux26~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ;
wire \CPU|ULA|Mux26~1_combout ;
wire \CPU|ULA|Mux26~3_combout ;
wire \CPU|ULA|Mux26~5_combout ;
wire \CPU|ULA|Mux26~6_combout ;
wire \CPU|ULA|Mux26~7_combout ;
wire \CPU|ULA|Mux26~8_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|Mux_4|M2R[4]~11_combout ;
wire \CPU|Mux_4|M2R[4]~12_combout ;
wire \CPU|Reg|Registros~708_q ;
wire \CPU|Reg|Registros~2415_combout ;
wire \CPU|Reg|Registros~2416_combout ;
wire \CPU|Reg|Registros~2417_combout ;
wire \CPU|Reg|Registros~2418_combout ;
wire \CPU|Reg|Registros~2419_combout ;
wire \CPU|Reg|Registros~2412_combout ;
wire \CPU|Reg|Registros~2413_combout ;
wire \CPU|Reg|Registros~2410_combout ;
wire \CPU|Reg|Registros~2411_combout ;
wire \CPU|Reg|Registros~2414_combout ;
wire \CPU|Reg|Registros~2420_combout ;
wire \CPU|MR2A|Saida[4]~28_combout ;
wire \CPU|ULA|Add3~8_combout ;
wire \CPU|ULA|Add2~8_combout ;
wire \CPU|ULA|Mux27~11_combout ;
wire \CPU|ULA|Mux27~15_combout ;
wire \CPU|ULA|Add1~8_combout ;
wire \CPU|ULA|Add0~6_combout ;
wire \CPU|ULA|Mux27~13_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ;
wire \CPU|ULA|Mux27~12_combout ;
wire \CPU|ULA|Mux27~14_combout ;
wire \CPU|ULA|Mux27~16_combout ;
wire \CPU|ULA|Mux27~17_combout ;
wire \CPU|ULA|Mux27~18_combout ;
wire \CPU|ULA|Mux27~19_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|Mux_4|M2R[3]~9_combout ;
wire \CPU|Mux_4|M2R[3]~10_combout ;
wire \CPU|Reg|Registros~611_q ;
wire \CPU|Reg|Registros~1462_combout ;
wire \CPU|Reg|Registros~1461_combout ;
wire \CPU|Reg|Registros~1463_combout ;
wire \CPU|Reg|Registros~1464_combout ;
wire \CPU|Reg|Registros~1465_combout ;
wire \CPU|Reg|Registros~1459_combout ;
wire \CPU|Reg|Registros~1460_combout ;
wire \CPU|Reg|Registros~1466_combout ;
wire \CPU|Reg|Registros~1469_combout ;
wire \CPU|Reg|Registros~419_q ;
wire \CPU|Reg|Registros~1470_combout ;
wire \CPU|Reg|Registros~387_q ;
wire \CPU|Reg|Registros~1471_combout ;
wire \CPU|Reg|Registros~1472_combout ;
wire \CPU|Reg|Registros~1473_combout ;
wire \CPU|Reg|Registros~227_q ;
wire \CPU|Reg|Registros~1474_combout ;
wire \CPU|Reg|Registros~1475_combout ;
wire \CPU|Reg|Registros~195feeder_combout ;
wire \CPU|Reg|Registros~195_q ;
wire \CPU|Reg|Registros~1467_combout ;
wire \CPU|Reg|Registros~451_q ;
wire \CPU|Reg|Registros~1468_combout ;
wire \CPU|Reg|Registros~1476_combout ;
wire \CPU|Reg|Registros~1477_combout ;
wire \CPU|ULA|Add3~6_combout ;
wire \CPU|ULA|Mux28~0_combout ;
wire \CPU|ULA|Mux28~4_combout ;
wire \CPU|ULA|Add1~6_combout ;
wire \CPU|ULA|Add0~4_combout ;
wire \CPU|ULA|Mux28~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ;
wire \CPU|ULA|Mux28~1_combout ;
wire \CPU|ULA|Mux28~3_combout ;
wire \CPU|ULA|Mux28~5_combout ;
wire \CPU|ULA|Mux28~6_combout ;
wire \CPU|ULA|Add2~6_combout ;
wire \CPU|ULA|Mux28~7_combout ;
wire \CPU|ULA|Mux28~8_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a2 ;
wire \Switches[2]~input_o ;
wire \CPU|Mux_4|M2R[2]~7_combout ;
wire \CPU|Mux_4|M2R[2]~8_combout ;
wire \CPU|Reg|Registros~290_q ;
wire \CPU|Reg|Registros~2432_combout ;
wire \CPU|Reg|Registros~2433_combout ;
wire \CPU|Reg|Registros~2434_combout ;
wire \CPU|Reg|Registros~2435_combout ;
wire \CPU|Reg|Registros~2436_combout ;
wire \CPU|Reg|Registros~2439_combout ;
wire \CPU|Reg|Registros~2440_combout ;
wire \CPU|Reg|Registros~2437_combout ;
wire \CPU|Reg|Registros~2438_combout ;
wire \CPU|Reg|Registros~2441_combout ;
wire \CPU|Reg|Registros~2442_combout ;
wire \CPU|MR2A|Saida[2]~30_combout ;
wire \CPU|ULA|Add3~4_combout ;
wire \CPU|ULA|Add2~4_combout ;
wire \CPU|ULA|Mux29~0_combout ;
wire \CPU|ULA|Mux29~4_combout ;
wire \CPU|ULA|Add0~2_combout ;
wire \CPU|ULA|Add1~4_combout ;
wire \CPU|ULA|Mux29~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ;
wire \CPU|ULA|Mux29~1_combout ;
wire \CPU|ULA|Mux29~3_combout ;
wire \CPU|ULA|Mux29~5_combout ;
wire \CPU|ULA|Mux29~6_combout ;
wire \CPU|ULA|Mux29~7_combout ;
wire \CPU|ULA|Mux29~8_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a1 ;
wire \Switches[1]~input_o ;
wire \CPU|Mux_4|M2R[1]~5_combout ;
wire \CPU|Mux_4|M2R[1]~6_combout ;
wire \CPU|Reg|Registros~385_q ;
wire \CPU|Reg|Registros~1433_combout ;
wire \CPU|Reg|Registros~1434_combout ;
wire \CPU|Reg|Registros~417_q ;
wire \CPU|Reg|Registros~1431_combout ;
wire \CPU|Reg|Registros~1432_combout ;
wire \CPU|Reg|Registros~1435_combout ;
wire \CPU|Reg|Registros~225_q ;
wire \CPU|Reg|Registros~1436_combout ;
wire \CPU|Reg|Registros~1437_combout ;
wire \CPU|Reg|Registros~193feeder_combout ;
wire \CPU|Reg|Registros~193_q ;
wire \CPU|Reg|Registros~1429_combout ;
wire \CPU|Reg|Registros~449_q ;
wire \CPU|Reg|Registros~1430_combout ;
wire \CPU|Reg|Registros~1438_combout ;
wire \CPU|Reg|Registros~1421_combout ;
wire \CPU|Reg|Registros~1422_combout ;
wire \CPU|Reg|Registros~865_q ;
wire \CPU|Reg|Registros~1423_combout ;
wire \CPU|Reg|Registros~609_q ;
wire \CPU|Reg|Registros~1424_combout ;
wire \CPU|Reg|Registros~1425_combout ;
wire \CPU|Reg|Registros~1426_combout ;
wire \CPU|Reg|Registros~1427_combout ;
wire \CPU|Reg|Registros~1428_combout ;
wire \CPU|Reg|Registros~1439_combout ;
wire \CPU|ULA|Add3~2_combout ;
wire \CPU|ULA|Add2~2_combout ;
wire \CPU|ULA|Mux30~0_combout ;
wire \CPU|ULA|Mux30~4_combout ;
wire \CPU|ULA|Add0~0_combout ;
wire \CPU|ULA|Add1~2_combout ;
wire \CPU|ULA|Mux30~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ;
wire \CPU|ULA|Mux30~1_combout ;
wire \CPU|ULA|Mux30~3_combout ;
wire \CPU|ULA|Mux30~5_combout ;
wire \CPU|ULA|Mux30~6_combout ;
wire \CPU|ULA|Mux30~7_combout ;
wire \CPU|ULA|Mux30~8_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|ULA|Add2~18_combout ;
wire \CPU|Mux_4|M2R[9]~39_combout ;
wire \CPU|Mux_4|M2R[9]~43_combout ;
wire \CPU|Mux_4|M2R[9]~40_combout ;
wire \CPU|ULA|Add1~18_combout ;
wire \CPU|ULA|Add0~16_combout ;
wire \CPU|Mux_4|M2R[9]~41_combout ;
wire \CPU|Mux_4|M2R[9]~42_combout ;
wire \CPU|Mux_4|M2R[9]~44_combout ;
wire \CPU|Mux_4|M2R[9]~45_combout ;
wire \CPU|ULA|Add3~18_combout ;
wire \Switches[9]~input_o ;
wire \CPU|Mux_4|M2R[9]~46_combout ;
wire \CPU|Mux_4|M2R[9]~47_combout ;
wire \CPU|Mux_4|M2R[9]~48_combout ;
wire \CPU|Reg|Registros~425_q ;
wire \CPU|Reg|Registros~2344_combout ;
wire \CPU|Reg|Registros~2345_combout ;
wire \CPU|Reg|Registros~2351_combout ;
wire \CPU|Reg|Registros~2352_combout ;
wire \CPU|Reg|Registros~2348_combout ;
wire \CPU|Reg|Registros~2349_combout ;
wire \CPU|Reg|Registros~2346_combout ;
wire \CPU|Reg|Registros~2347_combout ;
wire \CPU|Reg|Registros~2350_combout ;
wire \CPU|Reg|Registros~2353_combout ;
wire \CPU|MR2A|Saida[9]~23_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~7 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~8_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~7 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~8_combout ;
wire \CPU|Mux_4|M2R[22]~164_combout ;
wire \CPU|ULA|Add1~43 ;
wire \CPU|ULA|Add1~44_combout ;
wire \CPU|ULA|Add0~41 ;
wire \CPU|ULA|Add0~42_combout ;
wire \CPU|Mux_4|M2R[22]~165_combout ;
wire \CPU|Mux_4|M2R[22]~166_combout ;
wire \CPU|Mux_4|M2R[22]~168_combout ;
wire \CPU|Mux_4|M2R[22]~169_combout ;
wire \CPU|ULA|Add3~43 ;
wire \CPU|ULA|Add3~44_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a22 ;
wire \CPU|Mux_4|M2R[22]~170_combout ;
wire \CPU|ULA|Add2~43 ;
wire \CPU|ULA|Add2~44_combout ;
wire \CPU|Mux_4|M2R[22]~171_combout ;
wire \CPU|Reg|Registros~214_q ;
wire \CPU|Reg|Registros~2135_combout ;
wire \CPU|Reg|Registros~2136_combout ;
wire \CPU|Reg|Registros~2142_combout ;
wire \CPU|Reg|Registros~2143_combout ;
wire \CPU|Reg|Registros~2137_combout ;
wire \CPU|Reg|Registros~2138_combout ;
wire \CPU|Reg|Registros~2139_combout ;
wire \CPU|Reg|Registros~2140_combout ;
wire \CPU|Reg|Registros~2141_combout ;
wire \CPU|Reg|Registros~2144_combout ;
wire \CPU|MR2A|Saida[22]~10_combout ;
wire \CPU|ULA|Add2~45 ;
wire \CPU|ULA|Add2~46_combout ;
wire \CPU|ULA|Add1~45 ;
wire \CPU|ULA|Add1~46_combout ;
wire \CPU|ULA|Add0~43 ;
wire \CPU|ULA|Add0~44_combout ;
wire \CPU|Mux_4|M2R[23]~174_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~9 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~10_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~9 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~10_combout ;
wire \CPU|Mux_4|M2R[23]~173_combout ;
wire \CPU|Mux_4|M2R[23]~175_combout ;
wire \CPU|Mux_4|M2R[23]~176_combout ;
wire \CPU|Mux_4|M2R[23]~177_combout ;
wire \CPU|Mux_4|M2R[23]~172_combout ;
wire \CPU|Mux_4|M2R[23]~178_combout ;
wire \CPU|ULA|Add3~45 ;
wire \CPU|ULA|Add3~46_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a23 ;
wire \CPU|Mux_4|M2R[23]~179_combout ;
wire \CPU|Mux_4|M2R[23]~180_combout ;
wire \CPU|Reg|Registros~247feeder_combout ;
wire \CPU|Reg|Registros~247_q ;
wire \CPU|Reg|Registros~1854_combout ;
wire \CPU|Reg|Registros~1855_combout ;
wire \CPU|Reg|Registros~1851_combout ;
wire \CPU|Reg|Registros~1852_combout ;
wire \CPU|Reg|Registros~1849_combout ;
wire \CPU|Reg|Registros~1850_combout ;
wire \CPU|Reg|Registros~1853_combout ;
wire \CPU|Reg|Registros~1847_combout ;
wire \CPU|Reg|Registros~1848_combout ;
wire \CPU|Reg|Registros~1856_combout ;
wire \CPU|Reg|Registros~1842_combout ;
wire \CPU|Reg|Registros~1841_combout ;
wire \CPU|Reg|Registros~1843_combout ;
wire \CPU|Reg|Registros~1839_combout ;
wire \CPU|Reg|Registros~1840_combout ;
wire \CPU|Reg|Registros~1844_combout ;
wire \CPU|Reg|Registros~1845_combout ;
wire \CPU|Reg|Registros~1846_combout ;
wire \CPU|Reg|Registros~1857_combout ;
wire \CPU|ULA|Add2~47 ;
wire \CPU|ULA|Add2~48_combout ;
wire \CPU|Mux_4|M2R[24]~181_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~11 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~12_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~11 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~12_combout ;
wire \CPU|Mux_4|M2R[24]~182_combout ;
wire \CPU|ULA|Add0~45 ;
wire \CPU|ULA|Add0~46_combout ;
wire \CPU|ULA|Add1~47 ;
wire \CPU|ULA|Add1~48_combout ;
wire \CPU|Mux_4|M2R[24]~183_combout ;
wire \CPU|Mux_4|M2R[24]~184_combout ;
wire \CPU|Mux_4|M2R[24]~185_combout ;
wire \CPU|Mux_4|M2R[24]~186_combout ;
wire \CPU|Mux_4|M2R[24]~187_combout ;
wire \CPU|ULA|Add3~47 ;
wire \CPU|ULA|Add3~48_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a24 ;
wire \CPU|Mux_4|M2R[24]~188_combout ;
wire \CPU|Mux_4|M2R[24]~189_combout ;
wire \CPU|Reg|Registros~472feeder_combout ;
wire \CPU|Reg|Registros~472_q ;
wire \CPU|Reg|Registros~2102_combout ;
wire \CPU|Reg|Registros~216_q ;
wire \CPU|Reg|Registros~2103_combout ;
wire \CPU|Reg|Registros~408_q ;
wire \CPU|Reg|Registros~2106_combout ;
wire \CPU|Reg|Registros~2107_combout ;
wire \CPU|Reg|Registros~440_q ;
wire \CPU|Reg|Registros~2104_combout ;
wire \CPU|Reg|Registros~2105_combout ;
wire \CPU|Reg|Registros~2108_combout ;
wire \CPU|Reg|Registros~248_q ;
wire \CPU|Reg|Registros~2109_combout ;
wire \CPU|Reg|Registros~2110_combout ;
wire \CPU|Reg|Registros~2111_combout ;
wire \CPU|MR2A|Saida[24]~8_combout ;
wire \CPU|ULA|Add2~49 ;
wire \CPU|ULA|Add2~50_combout ;
wire \CPU|Mux_4|M2R[25]~190_combout ;
wire \CPU|ULA|Add1~49 ;
wire \CPU|ULA|Add1~50_combout ;
wire \CPU|ULA|Add0~47 ;
wire \CPU|ULA|Add0~48_combout ;
wire \CPU|Mux_4|M2R[25]~192_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~13 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~14_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~13 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~14_combout ;
wire \CPU|Mux_4|M2R[25]~191_combout ;
wire \CPU|Mux_4|M2R[25]~193_combout ;
wire \CPU|Mux_4|M2R[25]~194_combout ;
wire \CPU|Mux_4|M2R[25]~195_combout ;
wire \CPU|Mux_4|M2R[25]~196_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a25 ;
wire \CPU|ULA|Add3~49 ;
wire \CPU|ULA|Add3~50_combout ;
wire \CPU|Mux_4|M2R[25]~197_combout ;
wire \CPU|Mux_4|M2R[25]~198_combout ;
wire \CPU|Reg|Registros~953_q ;
wire \CPU|Reg|Registros~2084_combout ;
wire \CPU|Reg|Registros~2085_combout ;
wire \CPU|Reg|Registros~633_q ;
wire \CPU|Reg|Registros~2082_combout ;
wire \CPU|Reg|Registros~2080_combout ;
wire \CPU|Reg|Registros~2081_combout ;
wire \CPU|Reg|Registros~2083_combout ;
wire \CPU|Reg|Registros~889_q ;
wire \CPU|Reg|Registros~2079_combout ;
wire \CPU|Reg|Registros~2086_combout ;
wire \CPU|MR2A|Saida[25]~7_combout ;
wire \CPU|ULA|Add2~51 ;
wire \CPU|ULA|Add2~52_combout ;
wire \CPU|Mux_4|M2R[26]~199_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~15 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~16_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~15 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~16_combout ;
wire \CPU|Mux_4|M2R[26]~200_combout ;
wire \CPU|ULA|Add1~51 ;
wire \CPU|ULA|Add1~52_combout ;
wire \CPU|ULA|Add0~49 ;
wire \CPU|ULA|Add0~50_combout ;
wire \CPU|Mux_4|M2R[26]~201_combout ;
wire \CPU|Mux_4|M2R[26]~202_combout ;
wire \CPU|Mux_4|M2R[26]~203_combout ;
wire \CPU|Mux_4|M2R[26]~204_combout ;
wire \CPU|Mux_4|M2R[26]~205_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a26 ;
wire \CPU|ULA|Add3~51 ;
wire \CPU|ULA|Add3~52_combout ;
wire \CPU|Mux_4|M2R[26]~206_combout ;
wire \CPU|Mux_4|M2R[26]~207_combout ;
wire \CPU|Reg|Registros~378_q ;
wire \CPU|Reg|Registros~250_q ;
wire \CPU|Reg|Registros~2076_combout ;
wire \CPU|Reg|Registros~2077_combout ;
wire \CPU|Reg|Registros~442_q ;
wire \CPU|Reg|Registros~2071_combout ;
wire \CPU|Reg|Registros~2072_combout ;
wire \CPU|Reg|Registros~410_q ;
wire \CPU|Reg|Registros~2073_combout ;
wire \CPU|Reg|Registros~2074_combout ;
wire \CPU|Reg|Registros~2075_combout ;
wire \CPU|Reg|Registros~474_q ;
wire \CPU|Reg|Registros~218_q ;
wire \CPU|Reg|Registros~2069_combout ;
wire \CPU|Reg|Registros~2070_combout ;
wire \CPU|Reg|Registros~2078_combout ;
wire \CPU|MR2A|Saida[26]~6_combout ;
wire \CPU|ULA|Add2~53 ;
wire \CPU|ULA|Add2~54_combout ;
wire \CPU|ULA|Add3~53 ;
wire \CPU|ULA|Add3~54_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a27 ;
wire \CPU|Mux_4|M2R[27]~215_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~17 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~18_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~17 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~18_combout ;
wire \CPU|Mux_4|M2R[27]~209_combout ;
wire \CPU|ULA|Add1~53 ;
wire \CPU|ULA|Add1~54_combout ;
wire \CPU|ULA|Add0~51 ;
wire \CPU|ULA|Add0~52_combout ;
wire \CPU|Mux_4|M2R[27]~210_combout ;
wire \CPU|Mux_4|M2R[27]~211_combout ;
wire \CPU|Mux_4|M2R[27]~212_combout ;
wire \CPU|Mux_4|M2R[27]~213_combout ;
wire \CPU|Mux_4|M2R[27]~208_combout ;
wire \CPU|Mux_4|M2R[27]~214_combout ;
wire \CPU|Mux_4|M2R[27]~216_combout ;
wire \CPU|Reg|Registros~123_q ;
wire \CPU|Reg|Registros~1896_combout ;
wire \CPU|Reg|Registros~1897_combout ;
wire \CPU|Reg|Registros~1898_combout ;
wire \CPU|Reg|Registros~1899_combout ;
wire \CPU|Reg|Registros~1900_combout ;
wire \CPU|Reg|Registros~1906_combout ;
wire \CPU|Reg|Registros~1907_combout ;
wire \CPU|Reg|Registros~1901_combout ;
wire \CPU|Reg|Registros~1902_combout ;
wire \CPU|Reg|Registros~1903_combout ;
wire \CPU|Reg|Registros~1904_combout ;
wire \CPU|Reg|Registros~1905_combout ;
wire \CPU|Reg|Registros~1908_combout ;
wire \CPU|Reg|Registros~1909_combout ;
wire \CPU|ULA|Add0~53 ;
wire \CPU|ULA|Add0~54_combout ;
wire \CPU|ULA|Add1~55 ;
wire \CPU|ULA|Add1~56_combout ;
wire \CPU|Mux_4|M2R[28]~219_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~19 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~20_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~19 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~20_combout ;
wire \CPU|Mux_4|M2R[28]~218_combout ;
wire \CPU|Mux_4|M2R[28]~220_combout ;
wire \CPU|Mux_4|M2R[28]~222_combout ;
wire \CPU|Mux_4|M2R[28]~223_combout ;
wire \CPU|ULA|Add2~55 ;
wire \CPU|ULA|Add2~56_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a28 ;
wire \CPU|ULA|Add3~55 ;
wire \CPU|ULA|Add3~56_combout ;
wire \CPU|Mux_4|M2R[28]~224_combout ;
wire \CPU|Mux_4|M2R[28]~225_combout ;
wire \CPU|Reg|Registros~380feeder_combout ;
wire \CPU|Reg|Registros~380_q ;
wire \CPU|Reg|Registros~1910_combout ;
wire \CPU|Reg|Registros~1911_combout ;
wire \CPU|Reg|Registros~1912_combout ;
wire \CPU|Reg|Registros~1913_combout ;
wire \CPU|Reg|Registros~2487_combout ;
wire \CPU|Reg|Registros~1914_combout ;
wire \CPU|Reg|Registros~1915_combout ;
wire \CPU|Reg|Registros~1916_combout ;
wire \CPU|Reg|Registros~1917_combout ;
wire \CPU|Reg|Registros~1918_combout ;
wire \CPU|Reg|Registros~1919_combout ;
wire \CPU|ULA|Add2~57 ;
wire \CPU|ULA|Add2~58_combout ;
wire \CPU|Mux_4|M2R[29]~226_combout ;
wire \CPU|Mux_4|M2R[29]~230_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~21 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~22_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~21 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~22_combout ;
wire \CPU|Mux_4|M2R[29]~227_combout ;
wire \CPU|ULA|Add0~55 ;
wire \CPU|ULA|Add0~56_combout ;
wire \CPU|ULA|Add1~57 ;
wire \CPU|ULA|Add1~58_combout ;
wire \CPU|Mux_4|M2R[29]~228_combout ;
wire \CPU|Mux_4|M2R[29]~229_combout ;
wire \CPU|Mux_4|M2R[29]~231_combout ;
wire \CPU|Mux_4|M2R[29]~232_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a29 ;
wire \CPU|ULA|Add3~57 ;
wire \CPU|ULA|Add3~58_combout ;
wire \CPU|Mux_4|M2R[29]~233_combout ;
wire \CPU|Mux_4|M2R[29]~234_combout ;
wire \CPU|Reg|Registros~1021feeder_combout ;
wire \CPU|Reg|Registros~1021_q ;
wire \CPU|Reg|Registros~2018_combout ;
wire \CPU|Reg|Registros~2019_combout ;
wire \CPU|Reg|Registros~2013_combout ;
wire \CPU|Reg|Registros~2016_combout ;
wire \CPU|Reg|Registros~2014_combout ;
wire \CPU|Reg|Registros~2015_combout ;
wire \CPU|Reg|Registros~2017_combout ;
wire \CPU|Reg|Registros~2020_combout ;
wire \CPU|MR2A|Saida[29]~3_combout ;
wire \CPU|ULA|Add2~59 ;
wire \CPU|ULA|Add2~60_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~23 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~24_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~23 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~24_combout ;
wire \CPU|Mux_4|M2R[30]~236_combout ;
wire \CPU|ULA|Add0~57 ;
wire \CPU|ULA|Add0~58_combout ;
wire \CPU|ULA|Add1~59 ;
wire \CPU|ULA|Add1~60_combout ;
wire \CPU|Mux_4|M2R[30]~237_combout ;
wire \CPU|Mux_4|M2R[30]~238_combout ;
wire \CPU|Mux_4|M2R[30]~239_combout ;
wire \CPU|Mux_4|M2R[30]~240_combout ;
wire \CPU|Mux_4|M2R[30]~235_combout ;
wire \CPU|Mux_4|M2R[30]~241_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a30 ;
wire \CPU|ULA|Add3~59 ;
wire \CPU|ULA|Add3~60_combout ;
wire \CPU|Mux_4|M2R[30]~242_combout ;
wire \CPU|Mux_4|M2R[30]~243_combout ;
wire \CPU|Reg|Registros~990_q ;
wire \CPU|Reg|Registros~2000_combout ;
wire \CPU|Reg|Registros~2001_combout ;
wire \CPU|Reg|Registros~1998_combout ;
wire \CPU|Reg|Registros~1999_combout ;
wire \CPU|Reg|Registros~2002_combout ;
wire \CPU|MR2A|Saida[30]~2_combout ;
wire \CPU|ULA|Add2~61 ;
wire \CPU|ULA|Add2~62_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a31 ;
wire \CPU|ULA|Add3~61 ;
wire \CPU|ULA|Add3~62_combout ;
wire \CPU|Mux_4|M2R[31]~251_combout ;
wire \CPU|Mux_4|M2R[31]~248_combout ;
wire \CPU|ULA|Add0~59 ;
wire \CPU|ULA|Add0~60_combout ;
wire \CPU|ULA|Add1~61 ;
wire \CPU|ULA|Add1~62_combout ;
wire \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~25 ;
wire \CPU|ULA|Mult0|auto_generated|op_2~26_combout ;
wire \CPU|ULA|Mult0|auto_generated|op_1~25 ;
wire \CPU|ULA|Mult0|auto_generated|op_1~26_combout ;
wire \CPU|Mux_4|M2R[31]~245_combout ;
wire \CPU|Mux_4|M2R[31]~246_combout ;
wire \CPU|Mux_4|M2R[31]~247_combout ;
wire \CPU|Mux_4|M2R[31]~249_combout ;
wire \CPU|Mux_4|M2R[31]~244_combout ;
wire \CPU|Mux_4|M2R[31]~250_combout ;
wire \CPU|Mux_4|M2R[31]~252_combout ;
wire \CPU|Reg|Registros~959_q ;
wire \CPU|Reg|Registros~1951_combout ;
wire \CPU|Reg|Registros~1952_combout ;
wire \CPU|Reg|Registros~1949_combout ;
wire \CPU|Reg|Registros~1950_combout ;
wire \CPU|Reg|Registros~2489_combout ;
wire \CPU|Reg|Registros~1959_combout ;
wire \CPU|Reg|Registros~1960_combout ;
wire \CPU|Reg|Registros~1953_combout ;
wire \CPU|Reg|Registros~1954_combout ;
wire \CPU|Reg|Registros~1956_combout ;
wire \CPU|Reg|Registros~1957_combout ;
wire \CPU|Reg|Registros~1955_combout ;
wire \CPU|Reg|Registros~1958_combout ;
wire \CPU|Reg|Registros~1961_combout ;
wire \CPU|Reg|Registros~1962_combout ;
wire \CPU|ULA|LessThan1~1_cout ;
wire \CPU|ULA|LessThan1~3_cout ;
wire \CPU|ULA|LessThan1~5_cout ;
wire \CPU|ULA|LessThan1~7_cout ;
wire \CPU|ULA|LessThan1~9_cout ;
wire \CPU|ULA|LessThan1~11_cout ;
wire \CPU|ULA|LessThan1~13_cout ;
wire \CPU|ULA|LessThan1~15_cout ;
wire \CPU|ULA|LessThan1~17_cout ;
wire \CPU|ULA|LessThan1~19_cout ;
wire \CPU|ULA|LessThan1~21_cout ;
wire \CPU|ULA|LessThan1~23_cout ;
wire \CPU|ULA|LessThan1~25_cout ;
wire \CPU|ULA|LessThan1~27_cout ;
wire \CPU|ULA|LessThan1~29_cout ;
wire \CPU|ULA|LessThan1~31_cout ;
wire \CPU|ULA|LessThan1~33_cout ;
wire \CPU|ULA|LessThan1~35_cout ;
wire \CPU|ULA|LessThan1~37_cout ;
wire \CPU|ULA|LessThan1~39_cout ;
wire \CPU|ULA|LessThan1~41_cout ;
wire \CPU|ULA|LessThan1~43_cout ;
wire \CPU|ULA|LessThan1~45_cout ;
wire \CPU|ULA|LessThan1~47_cout ;
wire \CPU|ULA|LessThan1~49_cout ;
wire \CPU|ULA|LessThan1~51_cout ;
wire \CPU|ULA|LessThan1~53_cout ;
wire \CPU|ULA|LessThan1~55_cout ;
wire \CPU|ULA|LessThan1~57_cout ;
wire \CPU|ULA|LessThan1~59_cout ;
wire \CPU|ULA|LessThan1~61_cout ;
wire \CPU|ULA|LessThan1~62_combout ;
wire \CPU|ULA|Mux31~3_combout ;
wire \CPU|ULA|LessThan0~1_cout ;
wire \CPU|ULA|LessThan0~3_cout ;
wire \CPU|ULA|LessThan0~5_cout ;
wire \CPU|ULA|LessThan0~7_cout ;
wire \CPU|ULA|LessThan0~9_cout ;
wire \CPU|ULA|LessThan0~11_cout ;
wire \CPU|ULA|LessThan0~13_cout ;
wire \CPU|ULA|LessThan0~15_cout ;
wire \CPU|ULA|LessThan0~17_cout ;
wire \CPU|ULA|LessThan0~19_cout ;
wire \CPU|ULA|LessThan0~21_cout ;
wire \CPU|ULA|LessThan0~23_cout ;
wire \CPU|ULA|LessThan0~25_cout ;
wire \CPU|ULA|LessThan0~27_cout ;
wire \CPU|ULA|LessThan0~29_cout ;
wire \CPU|ULA|LessThan0~31_cout ;
wire \CPU|ULA|LessThan0~33_cout ;
wire \CPU|ULA|LessThan0~35_cout ;
wire \CPU|ULA|LessThan0~37_cout ;
wire \CPU|ULA|LessThan0~39_cout ;
wire \CPU|ULA|LessThan0~41_cout ;
wire \CPU|ULA|LessThan0~43_cout ;
wire \CPU|ULA|LessThan0~45_cout ;
wire \CPU|ULA|LessThan0~47_cout ;
wire \CPU|ULA|LessThan0~49_cout ;
wire \CPU|ULA|LessThan0~51_cout ;
wire \CPU|ULA|LessThan0~53_cout ;
wire \CPU|ULA|LessThan0~55_cout ;
wire \CPU|ULA|LessThan0~57_cout ;
wire \CPU|ULA|LessThan0~59_cout ;
wire \CPU|ULA|LessThan0~61_cout ;
wire \CPU|ULA|LessThan0~62_combout ;
wire \CPU|ULA|Mux31~2_combout ;
wire \CPU|ULA|Mux31~4_combout ;
wire \CPU|MI|Mux4~0_combout ;
wire \CPU|ULA|Mux31~10_combout ;
wire \CPU|ULA|Mux31~6_combout ;
wire \CPU|ULA|Selector31~2_combout ;
wire \CPU|ULA|Selector31~0_combout ;
wire \CPU|ULA|Add3~0_combout ;
wire \CPU|ULA|Selector31~1_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ;
wire \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ;
wire \CPU|ULA|Selector31~4_combout ;
wire \CPU|ULA|Selector31~5_combout ;
wire \CPU|ULA|Selector31~3_combout ;
wire \CPU|ULA|Mux31~9_combout ;
wire \Switches[0]~input_o ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|Mux_4|M2R[0]~2_combout ;
wire \CPU|Mux_4|M2R[0]~4_combout ;
wire \CPU|Reg|Registros~896_q ;
wire \CPU|Reg|Registros~960_q ;
wire \CPU|Reg|Registros~704feeder_combout ;
wire \CPU|Reg|Registros~704_q ;
wire \CPU|Reg|Registros~640_q ;
wire \CPU|Reg|Registros~1963_combout ;
wire \CPU|Reg|Registros~1964_combout ;
wire \CPU|Reg|Registros~928_q ;
wire \CPU|Reg|Registros~992_q ;
wire \CPU|Reg|Registros~736_q ;
wire \CPU|Reg|Registros~672_q ;
wire \CPU|Reg|Registros~1965_combout ;
wire \CPU|Reg|Registros~1966_combout ;
wire \CPU|Reg|Registros~1967_combout ;
wire \CPU|Reg|Registros~288feeder_combout ;
wire \CPU|Reg|Registros~288_q ;
wire \CPU|Reg|Registros~352feeder_combout ;
wire \CPU|Reg|Registros~352_q ;
wire \CPU|Reg|Registros~256feeder_combout ;
wire \CPU|Reg|Registros~256_q ;
wire \CPU|Reg|Registros~320feeder_combout ;
wire \CPU|Reg|Registros~320_q ;
wire \CPU|Reg|Registros~1968_combout ;
wire \CPU|Reg|Registros~1969_combout ;
wire \CPU|Reg|Registros~416feeder_combout ;
wire \CPU|Reg|Registros~416_q ;
wire \CPU|Reg|Registros~448_q ;
wire \CPU|Reg|Registros~384_q ;
wire \CPU|Reg|Registros~1975_combout ;
wire \CPU|Reg|Registros~1976_combout ;
wire \CPU|Reg|Registros~32feeder_combout ;
wire \CPU|Reg|Registros~32_q ;
wire \CPU|Reg|Registros~0_q ;
wire \CPU|Reg|Registros~1972_combout ;
wire \CPU|Reg|Registros~64_q ;
wire \CPU|Reg|Registros~96feeder_combout ;
wire \CPU|Reg|Registros~96_q ;
wire \CPU|Reg|Registros~1973_combout ;
wire \CPU|Reg|Registros~192_q ;
wire \CPU|Reg|Registros~224_q ;
wire \CPU|Reg|Registros~1971_combout ;
wire \CPU|Reg|Registros~1974_combout ;
wire \CPU|Reg|Registros~1977_combout ;
wire \CPU|Reg|Registros~1978_combout ;
wire \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a10 ;
wire \Switches[10]~input_o ;
wire \CPU|ULA|Add3~20_combout ;
wire \CPU|Mux_4|M2R[10]~56_combout ;
wire \CPU|ULA|Add2~20_combout ;
wire \CPU|Mux_4|M2R[10]~50_combout ;
wire \CPU|ULA|Add1~20_combout ;
wire \CPU|ULA|Add0~18_combout ;
wire \CPU|Mux_4|M2R[10]~51_combout ;
wire \CPU|Mux_4|M2R[10]~52_combout ;
wire \CPU|Mux_4|M2R[10]~53_combout ;
wire \CPU|Mux_4|M2R[10]~54_combout ;
wire \CPU|Mux_4|M2R[10]~49_combout ;
wire \CPU|Mux_4|M2R[10]~55_combout ;
wire \CPU|Mux_4|M2R[10]~57_combout ;
wire \CPU|Mux_4|M2R[10]~58_combout ;
wire \CPU|Reg|Registros~970_q ;
wire \CPU|Reg|Registros~2326_combout ;
wire \CPU|Reg|Registros~2327_combout ;
wire \CPU|Reg|Registros~2324_combout ;
wire \CPU|Reg|Registros~2325_combout ;
wire \CPU|Reg|Registros~2328_combout ;
wire \CPU|MR2A|Saida[10]~22_combout ;
wire \CPU|ULA|Equal0~7_combout ;
wire \CPU|ULA|Equal0~6_combout ;
wire \CPU|ULA|Equal0~5_combout ;
wire \CPU|ULA|Equal0~8_combout ;
wire \CPU|ULA|Equal0~9_combout ;
wire \CPU|ULA|Equal0~11_combout ;
wire \CPU|ULA|Equal0~12_combout ;
wire \CPU|ULA|Equal0~10_combout ;
wire \CPU|ULA|Equal0~13_combout ;
wire \CPU|ULA|Equal0~14_combout ;
wire \CPU|ULA|Equal0~17_combout ;
wire \CPU|ULA|Equal0~16_combout ;
wire \CPU|ULA|Equal0~18_combout ;
wire \CPU|ULA|Equal0~15_combout ;
wire \CPU|ULA|Equal0~19_combout ;
wire \CPU|ULA|Equal0~1_combout ;
wire \CPU|ULA|Equal0~2_combout ;
wire \CPU|ULA|Equal0~3_combout ;
wire \CPU|ULA|Equal0~0_combout ;
wire \CPU|ULA|Equal0~4_combout ;
wire \CPU|ULA|Equal0~20_combout ;
wire \CPU|ULA|Selector64~0_combout ;
wire \CPU|ULA|Selector64~1_combout ;
wire \CPU|AO|OutADD[2]~4_combout ;
wire \CPU|AO|Add0~3_combout ;
wire \CPU|MI|Mux4~1_combout ;
wire \CPU|MI|Mux4~2_combout ;
wire \CPU|UC|WideOr4~0_combout ;
wire \CPU|AO|OutADD[1]~2_combout ;
wire \CPU|AO|Add0~0_combout ;
wire \CPU|MI|Mux31~0_combout ;
wire \CPU|MI|Mux31~1_combout ;
wire \CPU|AO|OutADD[0]~0_combout ;
wire \CPU|AO|Add0~1_combout ;
wire \CPU|MI|Mux9~0_combout ;
wire \CPU|Reg|Registros~608_q ;
wire \CPU|Reg|Registros~1405_combout ;
wire \CPU|Reg|Registros~1402_combout ;
wire \CPU|Reg|Registros~1403_combout ;
wire \CPU|Reg|Registros~1406_combout ;
wire \CPU|Reg|Registros~1407_combout ;
wire \CPU|Reg|Registros~1408_combout ;
wire \CPU|Reg|Registros~864_q ;
wire \CPU|Reg|Registros~1401_combout ;
wire \CPU|Reg|Registros~1409_combout ;
wire \CPU|Reg|Registros~1417_combout ;
wire \CPU|Reg|Registros~1418_combout ;
wire \CPU|Reg|Registros~1412_combout ;
wire \CPU|Reg|Registros~1413_combout ;
wire \CPU|Reg|Registros~1414_combout ;
wire \CPU|Reg|Registros~1415_combout ;
wire \CPU|Reg|Registros~1416_combout ;
wire \CPU|Reg|Registros~1410_combout ;
wire \CPU|Reg|Registros~1411_combout ;
wire \CPU|Reg|Registros~1419_combout ;
wire \CPU|Reg|Registros~1420_combout ;
wire \CPU|UC|Decoder0~0_combout ;
wire \CPU|ModuloIO|OutputData[2]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[4]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[7]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[8]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[9]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[13]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[14]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[15]~feeder_combout ;
wire \CPU|ModuloIO|OutputData[22]~feeder_combout ;
wire [1055:0] \CPU|ULA|Div0|auto_generated|divider|divider|selnose ;
wire [1055:0] \CPU|ULA|Div0|auto_generated|divider|divider|sel ;
wire [31:0] \CPU|ModuloIO|OutputData ;
wire [64:0] \CPU|ULA|Mult0|auto_generated|w513w ;
wire [31:0] \CPU|PC|Endereco ;

wire [35:0] \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;

assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a1  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a2  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a3  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a4  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a5  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a6  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a7  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a8  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a9  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a10  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a11  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a12  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a13  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a14  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a15  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a16  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a17  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a18  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a19  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a20  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a21  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a22  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a23  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a24  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a25  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a26  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a27  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a28  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a29  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a30  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a31  = \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \CPU|ULA|Mult0|auto_generated|w513w [0] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|w513w [1] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|w513w [2] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|w513w [3] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|w513w [4] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|w513w [5] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|w513w [6] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|w513w [7] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|w513w [8] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|w513w [9] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|w513w [10] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|w513w [11] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|w513w [12] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|w513w [13] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|w513w [14] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|w513w [15] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|w513w [16] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|w513w [17] = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT32  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT33  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT34  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT35  = \CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \CPU|ULA|Mult0|auto_generated|mac_out4~0  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~1  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~2  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~3  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~dataout  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT13  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT14  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT15  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT16  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT17  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \CPU|ULA|Mult0|auto_generated|mac_out6~0  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~1  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~2  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~3  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~dataout  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT13  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT14  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT15  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT16  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT17  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \CPU|ULA|Mult0|auto_generated|mac_mult1~dataout  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT1  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT2  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT3  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT4  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT5  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT6  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT7  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT8  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT9  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT10  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT11  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT12  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT13  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT14  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT15  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT16  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT17  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT32  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT33  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT34  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT35  = \CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \CPU|ULA|Mult0|auto_generated|mac_mult3~0  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~1  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~2  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~3  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~dataout  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT1  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT2  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT3  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT4  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT5  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT6  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT7  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT8  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT9  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT10  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT11  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT12  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT13  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT14  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT15  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT16  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT17  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \CPU|ULA|Mult0|auto_generated|mac_mult5~0  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~1  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~2  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~3  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~dataout  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT1  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT2  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT3  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT4  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT5  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT6  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT7  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT8  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT9  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT10  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT11  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT12  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT13  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT14  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT15  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT16  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT17  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT18  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT19  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT20  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT21  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT22  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT23  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT24  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT25  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT26  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT27  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT28  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT29  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT30  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT31  = \CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \Output[0]~output (
	.i(\CPU|ModuloIO|OutputData [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[0]~output .bus_hold = "false";
defparam \Output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \Output[1]~output (
	.i(\CPU|ModuloIO|OutputData [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[1]~output .bus_hold = "false";
defparam \Output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \Output[2]~output (
	.i(\CPU|ModuloIO|OutputData [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[2]~output .bus_hold = "false";
defparam \Output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \Output[3]~output (
	.i(\CPU|ModuloIO|OutputData [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[3]~output .bus_hold = "false";
defparam \Output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Output[4]~output (
	.i(\CPU|ModuloIO|OutputData [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[4]~output .bus_hold = "false";
defparam \Output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \Output[5]~output (
	.i(\CPU|ModuloIO|OutputData [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[5]~output .bus_hold = "false";
defparam \Output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \Output[6]~output (
	.i(\CPU|ModuloIO|OutputData [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[6]~output .bus_hold = "false";
defparam \Output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Output[7]~output (
	.i(\CPU|ModuloIO|OutputData [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[7]~output .bus_hold = "false";
defparam \Output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Output[8]~output (
	.i(\CPU|ModuloIO|OutputData [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[8]~output .bus_hold = "false";
defparam \Output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Output[9]~output (
	.i(\CPU|ModuloIO|OutputData [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[9]~output .bus_hold = "false";
defparam \Output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \Output[10]~output (
	.i(\CPU|ModuloIO|OutputData [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[10]~output .bus_hold = "false";
defparam \Output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \Output[11]~output (
	.i(\CPU|ModuloIO|OutputData [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[11]~output .bus_hold = "false";
defparam \Output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \Output[12]~output (
	.i(\CPU|ModuloIO|OutputData [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[12]~output .bus_hold = "false";
defparam \Output[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \Output[13]~output (
	.i(\CPU|ModuloIO|OutputData [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[13]~output .bus_hold = "false";
defparam \Output[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \Output[14]~output (
	.i(\CPU|ModuloIO|OutputData [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[14]~output .bus_hold = "false";
defparam \Output[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Output[15]~output (
	.i(\CPU|ModuloIO|OutputData [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[15]~output .bus_hold = "false";
defparam \Output[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \Output[16]~output (
	.i(\CPU|ModuloIO|OutputData [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[16]~output .bus_hold = "false";
defparam \Output[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \Output[17]~output (
	.i(\CPU|ModuloIO|OutputData [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[17]~output .bus_hold = "false";
defparam \Output[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Output[18]~output (
	.i(\CPU|ModuloIO|OutputData [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[18]~output .bus_hold = "false";
defparam \Output[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \Output[19]~output (
	.i(\CPU|ModuloIO|OutputData [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[19]~output .bus_hold = "false";
defparam \Output[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \Output[20]~output (
	.i(\CPU|ModuloIO|OutputData [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[20]~output .bus_hold = "false";
defparam \Output[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Output[21]~output (
	.i(\CPU|ModuloIO|OutputData [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[21]~output .bus_hold = "false";
defparam \Output[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \Output[22]~output (
	.i(\CPU|ModuloIO|OutputData [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[22]~output .bus_hold = "false";
defparam \Output[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \Output[23]~output (
	.i(\CPU|ModuloIO|OutputData [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[23]~output .bus_hold = "false";
defparam \Output[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \Output[24]~output (
	.i(\CPU|ModuloIO|OutputData [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[24]~output .bus_hold = "false";
defparam \Output[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Output[25]~output (
	.i(\CPU|ModuloIO|OutputData [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[25]~output .bus_hold = "false";
defparam \Output[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \Output[26]~output (
	.i(\CPU|ModuloIO|OutputData [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[26]~output .bus_hold = "false";
defparam \Output[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Output[27]~output (
	.i(\CPU|ModuloIO|OutputData [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[27]~output .bus_hold = "false";
defparam \Output[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Output[28]~output (
	.i(\CPU|ModuloIO|OutputData [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[28]~output .bus_hold = "false";
defparam \Output[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Output[29]~output (
	.i(\CPU|ModuloIO|OutputData [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[29]~output .bus_hold = "false";
defparam \Output[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Output[30]~output (
	.i(\CPU|ModuloIO|OutputData [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[30]~output .bus_hold = "false";
defparam \Output[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Output[31]~output (
	.i(\CPU|ModuloIO|OutputData [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[31]~output .bus_hold = "false";
defparam \Output[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \Clock50M~input (
	.i(Clock50M),
	.ibar(gnd),
	.o(\Clock50M~input_o ));
// synopsys translate_off
defparam \Clock50M~input .bus_hold = "false";
defparam \Clock50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Clock50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock50M~inputclkctrl .clock_type = "global clock";
defparam \Clock50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \CPU|AO|OutADD[0]~0 (
// Equation(s):
// \CPU|AO|OutADD[0]~0_combout  = \CPU|PC|Endereco [0] $ (VCC)
// \CPU|AO|OutADD[0]~1  = CARRY(\CPU|PC|Endereco [0])

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|AO|OutADD[0]~0_combout ),
	.cout(\CPU|AO|OutADD[0]~1 ));
// synopsys translate_off
defparam \CPU|AO|OutADD[0]~0 .lut_mask = 16'h33CC;
defparam \CPU|AO|OutADD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \CPU|AO|OutADD[1]~2 (
// Equation(s):
// \CPU|AO|OutADD[1]~2_combout  = (\CPU|PC|Endereco [1] & (!\CPU|AO|OutADD[0]~1 )) # (!\CPU|PC|Endereco [1] & ((\CPU|AO|OutADD[0]~1 ) # (GND)))
// \CPU|AO|OutADD[1]~3  = CARRY((!\CPU|AO|OutADD[0]~1 ) # (!\CPU|PC|Endereco [1]))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|AO|OutADD[0]~1 ),
	.combout(\CPU|AO|OutADD[1]~2_combout ),
	.cout(\CPU|AO|OutADD[1]~3 ));
// synopsys translate_off
defparam \CPU|AO|OutADD[1]~2 .lut_mask = 16'h5A5F;
defparam \CPU|AO|OutADD[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \CPU|AO|OutADD[2]~4 (
// Equation(s):
// \CPU|AO|OutADD[2]~4_combout  = (\CPU|PC|Endereco [2] & (\CPU|AO|OutADD[1]~3  $ (GND))) # (!\CPU|PC|Endereco [2] & (!\CPU|AO|OutADD[1]~3  & VCC))
// \CPU|AO|OutADD[2]~5  = CARRY((\CPU|PC|Endereco [2] & !\CPU|AO|OutADD[1]~3 ))

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|AO|OutADD[1]~3 ),
	.combout(\CPU|AO|OutADD[2]~4_combout ),
	.cout(\CPU|AO|OutADD[2]~5 ));
// synopsys translate_off
defparam \CPU|AO|OutADD[2]~4 .lut_mask = 16'hC30C;
defparam \CPU|AO|OutADD[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \CPU|AO|OutADD[3]~6 (
// Equation(s):
// \CPU|AO|OutADD[3]~6_combout  = (\CPU|PC|Endereco [3] & (!\CPU|AO|OutADD[2]~5 )) # (!\CPU|PC|Endereco [3] & ((\CPU|AO|OutADD[2]~5 ) # (GND)))
// \CPU|AO|OutADD[3]~7  = CARRY((!\CPU|AO|OutADD[2]~5 ) # (!\CPU|PC|Endereco [3]))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|AO|OutADD[2]~5 ),
	.combout(\CPU|AO|OutADD[3]~6_combout ),
	.cout(\CPU|AO|OutADD[3]~7 ));
// synopsys translate_off
defparam \CPU|AO|OutADD[3]~6 .lut_mask = 16'h5A5F;
defparam \CPU|AO|OutADD[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \CPU|AO|OutADD[4]~8 (
// Equation(s):
// \CPU|AO|OutADD[4]~8_combout  = \CPU|AO|OutADD[3]~7  $ (!\CPU|PC|Endereco [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|Endereco [4]),
	.cin(\CPU|AO|OutADD[3]~7 ),
	.combout(\CPU|AO|OutADD[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|OutADD[4]~8 .lut_mask = 16'hF00F;
defparam \CPU|AO|OutADD[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \CPU|MI|Mux29~1 (
// Equation(s):
// \CPU|MI|Mux29~1_combout  = (\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [2] & (!\CPU|PC|Endereco [3] & !\CPU|PC|Endereco [1]))) # (!\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [3] $ (\CPU|PC|Endereco [1]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux29~1 .lut_mask = 16'h0442;
defparam \CPU|MI|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \CPU|MI|Mux29~2 (
// Equation(s):
// \CPU|MI|Mux29~2_combout  = (\CPU|MI|Mux29~1_combout  & (\CPU|PC|Endereco [1] $ (!\CPU|PC|Endereco [4])))

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|MI|Mux29~1_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux29~2 .lut_mask = 16'hC300;
defparam \CPU|MI|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \CPU|AO|Add0~2 (
// Equation(s):
// \CPU|AO|Add0~2_combout  = (\CPU|ULA|Selector64~1_combout  & ((\CPU|UC|WideOr4~0_combout  & ((\CPU|MI|Mux29~2_combout ))) # (!\CPU|UC|WideOr4~0_combout  & (\CPU|AO|OutADD[4]~8_combout )))) # (!\CPU|ULA|Selector64~1_combout  & (((\CPU|AO|OutADD[4]~8_combout 
// ))))

	.dataa(\CPU|ULA|Selector64~1_combout ),
	.datab(\CPU|UC|WideOr4~0_combout ),
	.datac(\CPU|AO|OutADD[4]~8_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|AO|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|Add0~2 .lut_mask = 16'hF870;
defparam \CPU|AO|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \CPU|MI|Mux5~0 (
// Equation(s):
// \CPU|MI|Mux5~0_combout  = \CPU|PC|Endereco [4] $ (((\CPU|PC|Endereco [0] & !\CPU|PC|Endereco [3])))

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux5~0 .lut_mask = 16'hF03C;
defparam \CPU|MI|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \CPU|MI|Mux5~1 (
// Equation(s):
// \CPU|MI|Mux5~1_combout  = (\CPU|MI|Mux5~0_combout  & (((!\CPU|PC|Endereco [3] & \CPU|PC|Endereco [2])))) # (!\CPU|MI|Mux5~0_combout  & (\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [3] $ (!\CPU|PC|Endereco [2]))))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|MI|Mux5~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux5~1 .lut_mask = 16'h3082;
defparam \CPU|MI|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \CPU|MI|Mux3~1 (
// Equation(s):
// \CPU|MI|Mux3~1_combout  = (\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [0] & ((!\CPU|PC|Endereco [3]) # (!\CPU|PC|Endereco [1])))) # (!\CPU|PC|Endereco [2] & ((\CPU|PC|Endereco [1]) # ((\CPU|PC|Endereco [3]))))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [0]),
	.cin(gnd),
	.combout(\CPU|MI|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux3~1 .lut_mask = 16'h7E32;
defparam \CPU|MI|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \CPU|MI|Mux3~0 (
// Equation(s):
// \CPU|MI|Mux3~0_combout  = (!\CPU|PC|Endereco [3] & ((\CPU|PC|Endereco [2] & ((!\CPU|PC|Endereco [0]) # (!\CPU|PC|Endereco [1]))) # (!\CPU|PC|Endereco [2] & ((\CPU|PC|Endereco [0])))))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [0]),
	.cin(gnd),
	.combout(\CPU|MI|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux3~0 .lut_mask = 16'h070C;
defparam \CPU|MI|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \CPU|MI|Mux3~2 (
// Equation(s):
// \CPU|MI|Mux3~2_combout  = (\CPU|PC|Endereco [4] & ((\CPU|MI|Mux3~0_combout ))) # (!\CPU|PC|Endereco [4] & (\CPU|MI|Mux3~1_combout ))

	.dataa(\CPU|MI|Mux3~1_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux3~0_combout ),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux3~2 .lut_mask = 16'hF0AA;
defparam \CPU|MI|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \CPU|UC|Decoder0~2 (
// Equation(s):
// \CPU|UC|Decoder0~2_combout  = (\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux3~2_combout  & \CPU|MI|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux4~2_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|Decoder0~2 .lut_mask = 16'h0C00;
defparam \CPU|UC|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Set~input (
	.i(Set),
	.ibar(gnd),
	.o(\Set~input_o ));
// synopsys translate_off
defparam \Set~input .bus_hold = "false";
defparam \Set~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \CPU|ModuloIO|next_state~0 (
// Equation(s):
// \CPU|ModuloIO|next_state~0_combout  = (\CPU|ModuloIO|current_state~q  & (((\Set~input_o )))) # (!\CPU|ModuloIO|current_state~q  & (!\CPU|MI|Mux5~1_combout  & (\CPU|UC|Decoder0~2_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|UC|Decoder0~2_combout ),
	.datac(\Set~input_o ),
	.datad(\CPU|ModuloIO|current_state~q ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|next_state~0 .lut_mask = 16'hF044;
defparam \CPU|ModuloIO|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \CPU|ModuloIO|current_state (
	.clk(!\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ModuloIO|next_state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|current_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|current_state .is_wysiwyg = "true";
defparam \CPU|ModuloIO|current_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \CPU|PC|Endereco[26]~0 (
// Equation(s):
// \CPU|PC|Endereco[26]~0_combout  = (!\Reset~input_o ) # (!\CPU|ModuloIO|current_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ModuloIO|current_state~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|PC|Endereco[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|Endereco[26]~0 .lut_mask = 16'h0FFF;
defparam \CPU|PC|Endereco[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \CPU|PC|Endereco[4] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|AO|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\CPU|PC|Endereco[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|Endereco [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|Endereco[4] .is_wysiwyg = "true";
defparam \CPU|PC|Endereco[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \CPU|MI|Mux28~0 (
// Equation(s):
// \CPU|MI|Mux28~0_combout  = (!\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [1] $ (\CPU|PC|Endereco [4]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux28~0 .lut_mask = 16'h1040;
defparam \CPU|MI|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \CPU|MI|Mux28~1 (
// Equation(s):
// \CPU|MI|Mux28~1_combout  = (!\CPU|PC|Endereco [3] & \CPU|MI|Mux28~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|MI|Mux28~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux28~1 .lut_mask = 16'h0F00;
defparam \CPU|MI|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \CPU|AO|Add0~4 (
// Equation(s):
// \CPU|AO|Add0~4_combout  = (\CPU|ULA|Selector64~1_combout  & ((\CPU|UC|WideOr4~0_combout  & (\CPU|MI|Mux28~1_combout )) # (!\CPU|UC|WideOr4~0_combout  & ((\CPU|AO|OutADD[3]~6_combout ))))) # (!\CPU|ULA|Selector64~1_combout  & (((\CPU|AO|OutADD[3]~6_combout 
// ))))

	.dataa(\CPU|ULA|Selector64~1_combout ),
	.datab(\CPU|MI|Mux28~1_combout ),
	.datac(\CPU|UC|WideOr4~0_combout ),
	.datad(\CPU|AO|OutADD[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|AO|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|Add0~4 .lut_mask = 16'hDF80;
defparam \CPU|AO|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \CPU|PC|Endereco[3] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|AO|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\CPU|PC|Endereco[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|Endereco [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|Endereco[3] .is_wysiwyg = "true";
defparam \CPU|PC|Endereco[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \CPU|MI|Mux2~0 (
// Equation(s):
// \CPU|MI|Mux2~0_combout  = (\CPU|PC|Endereco [4] & (!\CPU|PC|Endereco [3] & (!\CPU|PC|Endereco [1] & \CPU|PC|Endereco [2]))) # (!\CPU|PC|Endereco [4] & (\CPU|PC|Endereco [3] $ (((\CPU|PC|Endereco [1] & !\CPU|PC|Endereco [2])))))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux2~0 .lut_mask = 16'h10A6;
defparam \CPU|MI|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \CPU|MI|Mux2~1 (
// Equation(s):
// \CPU|MI|Mux2~1_combout  = (\CPU|MI|Mux2~0_combout  & (\CPU|PC|Endereco [0] $ (((\CPU|PC|Endereco [3] & !\CPU|PC|Endereco [1])))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|PC|Endereco [1]),
	.datad(\CPU|MI|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux2~1 .lut_mask = 16'hA600;
defparam \CPU|MI|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \CPU|UC|WideOr2~0 (
// Equation(s):
// \CPU|UC|WideOr2~0_combout  = (\CPU|MI|Mux4~2_combout  & ((\CPU|MI|Mux2~1_combout  & (!\CPU|MI|Mux3~2_combout )) # (!\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux3~2_combout  & \CPU|MI|Mux5~1_combout )))) # (!\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux2~1_combout ))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|WideOr2~0 .lut_mask = 16'h3919;
defparam \CPU|UC|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \CPU|MI|Mux13~0 (
// Equation(s):
// \CPU|MI|Mux13~0_combout  = (\CPU|PC|Endereco [4] & (!\CPU|PC|Endereco [3] & (\CPU|PC|Endereco [0] $ (\CPU|PC|Endereco [1])))) # (!\CPU|PC|Endereco [4] & ((\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [3])) # (!\CPU|PC|Endereco [1] & ((\CPU|PC|Endereco 
// [0])))))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [4]),
	.datac(\CPU|PC|Endereco [0]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux13~0 .lut_mask = 16'h2670;
defparam \CPU|MI|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \CPU|MI|Mux13~1 (
// Equation(s):
// \CPU|MI|Mux13~1_combout  = (\CPU|MI|Mux13~0_combout  & (((\CPU|PC|Endereco [3] & !\CPU|PC|Endereco [1])) # (!\CPU|PC|Endereco [2])))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|MI|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux13~1 .lut_mask = 16'h2F00;
defparam \CPU|MI|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \CPU|UC|Decoder0~3 (
// Equation(s):
// \CPU|UC|Decoder0~3_combout  = (\CPU|MI|Mux3~2_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|MI|Mux4~2_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|Decoder0~3 .lut_mask = 16'h0200;
defparam \CPU|UC|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \CPU|UC|Decoder0~1 (
// Equation(s):
// \CPU|UC|Decoder0~1_combout  = (\CPU|MI|Mux3~2_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|MI|Mux4~2_combout  & !\CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|Decoder0~1 .lut_mask = 16'h0002;
defparam \CPU|UC|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \CPU|MI|Mux15~0 (
// Equation(s):
// \CPU|MI|Mux15~0_combout  = (\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [1] & \CPU|PC|Endereco [3]))) # (!\CPU|PC|Endereco [2] & ((\CPU|PC|Endereco [1] $ (!\CPU|PC|Endereco [3]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux15~0 .lut_mask = 16'h2C03;
defparam \CPU|MI|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \CPU|MI|Mux15~1 (
// Equation(s):
// \CPU|MI|Mux15~1_combout  = (\CPU|MI|Mux15~0_combout  & (((!\CPU|PC|Endereco [0] & !\CPU|PC|Endereco [3])) # (!\CPU|PC|Endereco [4])))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|MI|Mux15~0_combout ),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux15~1 .lut_mask = 16'h0C4C;
defparam \CPU|MI|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \CPU|UC|WideOr3~0 (
// Equation(s):
// \CPU|UC|WideOr3~0_combout  = (\CPU|MI|Mux3~2_combout  & (!\CPU|MI|Mux5~1_combout  & (!\CPU|MI|Mux4~2_combout  & !\CPU|MI|Mux2~1_combout ))) # (!\CPU|MI|Mux3~2_combout  & (((\CPU|MI|Mux4~2_combout  & \CPU|MI|Mux2~1_combout ))))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|WideOr3~0 .lut_mask = 16'h5002;
defparam \CPU|UC|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[6]~3 (
// Equation(s):
// \CPU|Mux_4|M2R[6]~3_combout  = (!\CPU|UC|Decoder0~2_combout  & (!\CPU|UC|Decoder0~1_combout  & !\CPU|UC|WideOr3~0_combout ))

	.dataa(\CPU|UC|Decoder0~2_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\CPU|UC|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[6]~3 .lut_mask = 16'h0011;
defparam \CPU|Mux_4|M2R[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \CPU|MI|Mux26~1 (
// Equation(s):
// \CPU|MI|Mux26~1_combout  = (!\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [4] & \CPU|PC|Endereco [0]))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [4]),
	.datac(gnd),
	.datad(\CPU|PC|Endereco [0]),
	.cin(gnd),
	.combout(\CPU|MI|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux26~1 .lut_mask = 16'h1100;
defparam \CPU|MI|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Mux27~20 (
// Equation(s):
// \CPU|ULA|Mux27~20_combout  = (!\CPU|MI|Mux29~2_combout  & ((\CPU|PC|Endereco [2]) # ((\CPU|PC|Endereco [3]) # (!\CPU|MI|Mux26~1_combout ))))

	.dataa(\CPU|PC|Endereco [2]),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|MI|Mux26~1_combout ),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~20 .lut_mask = 16'h3323;
defparam \CPU|ULA|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Mux31~7 (
// Equation(s):
// \CPU|ULA|Mux31~7_combout  = (!\CPU|MI|Mux2~1_combout  & (\CPU|ULA|Mux27~20_combout  & ((\CPU|PC|Endereco [3]) # (!\CPU|MI|Mux28~0_combout ))))

	.dataa(\CPU|MI|Mux28~0_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|ULA|Mux27~20_combout ),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~7 .lut_mask = 16'h3010;
defparam \CPU|ULA|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Mux31~8 (
// Equation(s):
// \CPU|ULA|Mux31~8_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|MI|Mux4~2_combout  $ (\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~8 .lut_mask = 16'h5A00;
defparam \CPU|ULA|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[0]~0 (
// Equation(s):
// \CPU|MR2A|Saida[0]~0_combout  = (\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux31~1_combout )) # (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~1978_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|Reg|Registros~1978_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[0]~0 .lut_mask = 16'hF3C0;
defparam \CPU|MR2A|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \CPU|ULA|Add2~0 (
// Equation(s):
// \CPU|ULA|Add2~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1420_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1420_combout  & VCC))
// \CPU|ULA|Add2~1  = CARRY((\CPU|MR2A|Saida[0]~0_combout  & \CPU|Reg|Registros~1420_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Add2~0_combout ),
	.cout(\CPU|ULA|Add2~1 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~0 .lut_mask = 16'h6688;
defparam \CPU|ULA|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Mux31~5 (
// Equation(s):
// \CPU|ULA|Mux31~5_combout  = (!\CPU|MI|Mux3~2_combout  & ((\CPU|MI|Mux5~1_combout  & (\CPU|Reg|Registros~1420_combout )) # (!\CPU|MI|Mux5~1_combout  & ((\CPU|ULA|Add2~0_combout )))))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|Reg|Registros~1420_combout ),
	.datad(\CPU|ULA|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~5 .lut_mask = 16'h5140;
defparam \CPU|ULA|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \CPU|MI|Mux8~0 (
// Equation(s):
// \CPU|MI|Mux8~0_combout  = (\CPU|PC|Endereco [3] & (\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [0] $ (\CPU|PC|Endereco [2]))))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux8~0 .lut_mask = 16'h2800;
defparam \CPU|MI|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \CPU|MI|Mux7~0 (
// Equation(s):
// \CPU|MI|Mux7~0_combout  = (\CPU|PC|Endereco [3] & (!\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [4]))) # (!\CPU|PC|Endereco [3] & (\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [2] & \CPU|PC|Endereco [4])))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux7~0 .lut_mask = 16'h0420;
defparam \CPU|MI|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \CPU|MI|Mux7~1 (
// Equation(s):
// \CPU|MI|Mux7~1_combout  = (!\CPU|PC|Endereco [0] & \CPU|MI|Mux7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [0]),
	.datad(\CPU|MI|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux7~1 .lut_mask = 16'h0F00;
defparam \CPU|MI|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \CPU|MI|Mux12~0 (
// Equation(s):
// \CPU|MI|Mux12~0_combout  = (\CPU|PC|Endereco [4] & (!\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [0] $ (!\CPU|PC|Endereco [1])))) # (!\CPU|PC|Endereco [4] & ((\CPU|PC|Endereco [2]) # ((\CPU|PC|Endereco [0] & !\CPU|PC|Endereco [1]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [4]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux12~0 .lut_mask = 16'h3836;
defparam \CPU|MI|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \CPU|MI|Mux12~1 (
// Equation(s):
// \CPU|MI|Mux12~1_combout  = (\CPU|MI|Mux12~0_combout  & !\CPU|PC|Endereco [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MI|Mux12~0_combout ),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux12~1 .lut_mask = 16'h00F0;
defparam \CPU|MI|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \CPU|MI|Mux17~0 (
// Equation(s):
// \CPU|MI|Mux17~0_combout  = (\CPU|PC|Endereco [1] & ((\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [4] & \CPU|PC|Endereco [3])) # (!\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [4] & !\CPU|PC|Endereco [3]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [4]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux17~0 .lut_mask = 16'h2400;
defparam \CPU|MI|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \CPU|UC|WideOr0~0 (
// Equation(s):
// \CPU|UC|WideOr0~0_combout  = (\CPU|MI|Mux2~1_combout  & (((!\CPU|MI|Mux3~2_combout )) # (!\CPU|MI|Mux5~1_combout ))) # (!\CPU|MI|Mux2~1_combout  & (((!\CPU|MI|Mux4~2_combout ))))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MI|Mux4~2_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|WideOr0~0 .lut_mask = 16'h5F33;
defparam \CPU|UC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \CPU|MM2R|Saida[3]~3 (
// Equation(s):
// \CPU|MM2R|Saida[3]~3_combout  = (\CPU|UC|WideOr0~0_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|UC|WideOr0~0_combout  & (\CPU|MI|Mux17~0_combout  & ((!\CPU|PC|Endereco [2]))))

	.dataa(\CPU|MI|Mux17~0_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|UC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|MM2R|Saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MM2R|Saida[3]~3 .lut_mask = 16'hCC0A;
defparam \CPU|MM2R|Saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \CPU|MM2R|Saida[2]~2 (
// Equation(s):
// \CPU|MM2R|Saida[2]~2_combout  = (\CPU|MI|Mux13~1_combout  & \CPU|UC|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(gnd),
	.datad(\CPU|UC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|MM2R|Saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MM2R|Saida[2]~2 .lut_mask = 16'hCC00;
defparam \CPU|MM2R|Saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \CPU|MI|Mux29~0 (
// Equation(s):
// \CPU|MI|Mux29~0_combout  = (\CPU|PC|Endereco [4] & (\CPU|PC|Endereco [1] & !\CPU|PC|Endereco [0]))

	.dataa(\CPU|PC|Endereco [4]),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [1]),
	.datad(\CPU|PC|Endereco [0]),
	.cin(gnd),
	.combout(\CPU|MI|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux29~0 .lut_mask = 16'h00A0;
defparam \CPU|MI|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \CPU|MI|Mux14~0 (
// Equation(s):
// \CPU|MI|Mux14~0_combout  = (\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [2] $ (\CPU|PC|Endereco [4]))) # (!\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [4]))

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux14~0 .lut_mask = 16'h0CC3;
defparam \CPU|MI|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \CPU|MI|Mux14~1 (
// Equation(s):
// \CPU|MI|Mux14~1_combout  = (\CPU|MI|Mux14~0_combout  & ((\CPU|PC|Endereco [3] & (\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [0])) # (!\CPU|PC|Endereco [3] & (!\CPU|PC|Endereco [2] & \CPU|PC|Endereco [0]))))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [0]),
	.datad(\CPU|MI|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux14~1 .lut_mask = 16'h1800;
defparam \CPU|MI|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \CPU|MM2R|Saida[1]~1 (
// Equation(s):
// \CPU|MM2R|Saida[1]~1_combout  = (\CPU|UC|WideOr0~0_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|UC|WideOr0~0_combout  & (\CPU|MI|Mux29~0_combout  & ((!\CPU|PC|Endereco [2]))))

	.dataa(\CPU|MI|Mux29~0_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|UC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|MM2R|Saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MM2R|Saida[1]~1 .lut_mask = 16'hCC0A;
defparam \CPU|MM2R|Saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \CPU|MM2R|Saida[0]~0 (
// Equation(s):
// \CPU|MM2R|Saida[0]~0_combout  = (\CPU|UC|WideOr0~0_combout  & \CPU|MI|Mux15~1_combout )

	.dataa(gnd),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|MM2R|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MM2R|Saida[0]~0 .lut_mask = 16'hCC00;
defparam \CPU|MM2R|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2471 (
// Equation(s):
// \CPU|Reg|Registros~2471_combout  = (\CPU|MM2R|Saida[3]~3_combout  & (!\CPU|MM2R|Saida[2]~2_combout  & (\CPU|MM2R|Saida[1]~1_combout  & \CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2471 .lut_mask = 16'h2000;
defparam \CPU|Reg|Registros~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \CPU|UC|WideOr1~0 (
// Equation(s):
// \CPU|UC|WideOr1~0_combout  = (\CPU|MI|Mux3~2_combout  & (\CPU|MI|Mux2~1_combout  $ (((\CPU|MI|Mux5~1_combout ))))) # (!\CPU|MI|Mux3~2_combout  & (\CPU|MI|Mux2~1_combout  & ((\CPU|MI|Mux5~1_combout ) # (!\CPU|MI|Mux4~2_combout ))))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|WideOr1~0 .lut_mask = 16'h668C;
defparam \CPU|UC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2491 (
// Equation(s):
// \CPU|Reg|Registros~2491_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2471_combout  & (!\CPU|UC|WideOr1~0_combout  & \CPU|UC|WideOr0~0_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2471_combout ),
	.datac(\CPU|UC|WideOr1~0_combout ),
	.datad(\CPU|UC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2491 .lut_mask = 16'h0800;
defparam \CPU|Reg|Registros~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \CPU|Reg|Registros~895 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~895 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1979 (
// Equation(s):
// \CPU|Reg|Registros~1979_combout  = (\CPU|MI|Mux15~1_combout  & \CPU|MI|Mux14~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1979_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1979 .lut_mask = 16'hF000;
defparam \CPU|Reg|Registros~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1980 (
// Equation(s):
// \CPU|Reg|Registros~1980_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~895_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~895_q ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1980_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1980 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1126 (
// Equation(s):
// \CPU|Reg|Registros~1126_combout  = (\CPU|PC|Endereco [0] & !\CPU|PC|Endereco [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [0]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1126 .lut_mask = 16'h00F0;
defparam \CPU|Reg|Registros~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2507 (
// Equation(s):
// \CPU|Reg|Registros~2507_combout  = (!\CPU|PC|Endereco [2] & (\CPU|Reg|Registros~1126_combout  & (!\CPU|PC|Endereco [3] & !\CPU|PC|Endereco [1])))

	.dataa(\CPU|PC|Endereco [2]),
	.datab(\CPU|Reg|Registros~1126_combout ),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2507_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2507 .lut_mask = 16'h0004;
defparam \CPU|Reg|Registros~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \CPU|Reg|Registros~1023 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1023 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2476 (
// Equation(s):
// \CPU|Reg|Registros~2476_combout  = (\CPU|MM2R|Saida[3]~3_combout  & (\CPU|MM2R|Saida[2]~2_combout  & (\CPU|MM2R|Saida[1]~1_combout  & !\CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2476 .lut_mask = 16'h0080;
defparam \CPU|Reg|Registros~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2496 (
// Equation(s):
// \CPU|Reg|Registros~2496_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|UC|WideOr0~0_combout  & (\CPU|Reg|Registros~2476_combout  & \CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2476_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2496_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2496 .lut_mask = 16'h4000;
defparam \CPU|Reg|Registros~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \CPU|Reg|Registros~991 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~991 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~927feeder (
// Equation(s):
// \CPU|Reg|Registros~927feeder_combout  = \CPU|Mux_4|M2R[31]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[31]~252_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~927feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2477 (
// Equation(s):
// \CPU|Reg|Registros~2477_combout  = (\CPU|MM2R|Saida[3]~3_combout  & (\CPU|MM2R|Saida[2]~2_combout  & (!\CPU|MM2R|Saida[1]~1_combout  & !\CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2477 .lut_mask = 16'h0008;
defparam \CPU|Reg|Registros~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2497 (
// Equation(s):
// \CPU|Reg|Registros~2497_combout  = (\CPU|UC|WideOr0~0_combout  & (!\CPU|UC|WideOr1~0_combout  & (\CPU|Reg|Registros~2477_combout  & \CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|UC|WideOr0~0_combout ),
	.datab(\CPU|UC|WideOr1~0_combout ),
	.datac(\CPU|Reg|Registros~2477_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2497_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2497 .lut_mask = 16'h2000;
defparam \CPU|Reg|Registros~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \CPU|Reg|Registros~927 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~927 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1985 (
// Equation(s):
// \CPU|Reg|Registros~1985_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~991_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~927_q )))))

	.dataa(\CPU|Reg|Registros~991_q ),
	.datab(\CPU|Reg|Registros~927_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1985_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1985 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1986 (
// Equation(s):
// \CPU|Reg|Registros~1986_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1985_combout  & ((\CPU|Reg|Registros~1023_q ))) # (!\CPU|Reg|Registros~1985_combout  & (\CPU|Reg|Registros~959_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~1985_combout ))))

	.dataa(\CPU|Reg|Registros~959_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~1023_q ),
	.datad(\CPU|Reg|Registros~1985_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1986_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1986 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2474 (
// Equation(s):
// \CPU|Reg|Registros~2474_combout  = (!\CPU|MM2R|Saida[3]~3_combout  & (!\CPU|MM2R|Saida[2]~2_combout  & (\CPU|MM2R|Saida[1]~1_combout  & \CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2474 .lut_mask = 16'h1000;
defparam \CPU|Reg|Registros~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2494 (
// Equation(s):
// \CPU|Reg|Registros~2494_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|UC|WideOr0~0_combout  & (\CPU|Reg|Registros~2474_combout  & !\CPU|UC|WideOr1~0_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2474_combout ),
	.datad(\CPU|UC|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2494 .lut_mask = 16'h0080;
defparam \CPU|Reg|Registros~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \CPU|Reg|Registros~639 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~639 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1970 (
// Equation(s):
// \CPU|Reg|Registros~1970_combout  = (\CPU|MI|Mux14~1_combout  & \CPU|MI|Mux15~1_combout )

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1970_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1970 .lut_mask = 16'hAA00;
defparam \CPU|Reg|Registros~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1983 (
// Equation(s):
// \CPU|Reg|Registros~1983_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~639_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~639_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1983_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1983 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1103 (
// Equation(s):
// \CPU|Reg|Registros~1103_combout  = (\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [1])) # (!\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [2] & \CPU|PC|Endereco [1]))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1103 .lut_mask = 16'h05A0;
defparam \CPU|Reg|Registros~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2505 (
// Equation(s):
// \CPU|Reg|Registros~2505_combout  = (!\CPU|PC|Endereco [4] & (\CPU|PC|Endereco [3] & \CPU|Reg|Registros~1103_combout ))

	.dataa(\CPU|PC|Endereco [4]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1103_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2505_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2505 .lut_mask = 16'h4400;
defparam \CPU|Reg|Registros~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \CPU|Reg|Registros~703 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~703 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1114 (
// Equation(s):
// \CPU|Reg|Registros~1114_combout  = \CPU|PC|Endereco [4] $ (\CPU|PC|Endereco [3])

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [4]),
	.datac(gnd),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1114 .lut_mask = 16'h33CC;
defparam \CPU|Reg|Registros~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2506 (
// Equation(s):
// \CPU|Reg|Registros~2506_combout  = (\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [2] & (\CPU|Reg|Registros~1114_combout  & !\CPU|PC|Endereco [1])))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|Reg|Registros~1114_combout ),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2506_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2506 .lut_mask = 16'h0020;
defparam \CPU|Reg|Registros~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \CPU|Reg|Registros~671 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~671 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1981 (
// Equation(s):
// \CPU|Reg|Registros~1981_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~703_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~671_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~703_q ),
	.datac(\CPU|Reg|Registros~671_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1981_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1981 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2472 (
// Equation(s):
// \CPU|Reg|Registros~2472_combout  = (!\CPU|MM2R|Saida[3]~3_combout  & (\CPU|MM2R|Saida[2]~2_combout  & (\CPU|MM2R|Saida[1]~1_combout  & !\CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2472 .lut_mask = 16'h0040;
defparam \CPU|Reg|Registros~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2492 (
// Equation(s):
// \CPU|Reg|Registros~2492_combout  = (\CPU|Reg|Registros~2472_combout  & (\CPU|UC|WideOr0~0_combout  & (!\CPU|UC|WideOr1~0_combout  & \CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|Reg|Registros~2472_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|UC|WideOr1~0_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2492 .lut_mask = 16'h0800;
defparam \CPU|Reg|Registros~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \CPU|Reg|Registros~735 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~735 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2473 (
// Equation(s):
// \CPU|Reg|Registros~2473_combout  = (!\CPU|MM2R|Saida[3]~3_combout  & (\CPU|MM2R|Saida[2]~2_combout  & (\CPU|MM2R|Saida[1]~1_combout  & \CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2473 .lut_mask = 16'h4000;
defparam \CPU|Reg|Registros~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2493 (
// Equation(s):
// \CPU|Reg|Registros~2493_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|UC|WideOr0~0_combout  & (\CPU|Reg|Registros~2473_combout  & \CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2473_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2493 .lut_mask = 16'h4000;
defparam \CPU|Reg|Registros~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \CPU|Reg|Registros~767 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~767 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1982 (
// Equation(s):
// \CPU|Reg|Registros~1982_combout  = (\CPU|Reg|Registros~1981_combout  & (((\CPU|Reg|Registros~767_q ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~1981_combout  & (\CPU|Reg|Registros~735_q  & ((\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~1981_combout ),
	.datab(\CPU|Reg|Registros~735_q ),
	.datac(\CPU|Reg|Registros~767_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1982_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1982 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1984 (
// Equation(s):
// \CPU|Reg|Registros~1984_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~1982_combout )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~1983_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~1983_combout ),
	.datad(\CPU|Reg|Registros~1982_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1984_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1984 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1987 (
// Equation(s):
// \CPU|Reg|Registros~1987_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1984_combout  & ((\CPU|Reg|Registros~1986_combout ))) # (!\CPU|Reg|Registros~1984_combout  & (\CPU|Reg|Registros~1980_combout )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1984_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~1980_combout ),
	.datac(\CPU|Reg|Registros~1986_combout ),
	.datad(\CPU|Reg|Registros~1984_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1987_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1987 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2475 (
// Equation(s):
// \CPU|Reg|Registros~2475_combout  = (\CPU|MM2R|Saida[3]~3_combout  & (\CPU|MM2R|Saida[2]~2_combout  & (!\CPU|MM2R|Saida[1]~1_combout  & \CPU|MM2R|Saida[0]~0_combout )))

	.dataa(\CPU|MM2R|Saida[3]~3_combout ),
	.datab(\CPU|MM2R|Saida[2]~2_combout ),
	.datac(\CPU|MM2R|Saida[1]~1_combout ),
	.datad(\CPU|MM2R|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2475 .lut_mask = 16'h0800;
defparam \CPU|Reg|Registros~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2498 (
// Equation(s):
// \CPU|Reg|Registros~2498_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|Reg|Registros~2475_combout  & ((!\CPU|MI|Mux13~1_combout ) # (!\CPU|UC|WideOr0~0_combout ))))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2475_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2498_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2498 .lut_mask = 16'h1050;
defparam \CPU|Reg|Registros~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \CPU|Reg|Registros~447 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~447 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1139 (
// Equation(s):
// \CPU|Reg|Registros~1139_combout  = (!\CPU|PC|Endereco [0] & \CPU|PC|Endereco [4])

	.dataa(\CPU|PC|Endereco [0]),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1139 .lut_mask = 16'h5050;
defparam \CPU|Reg|Registros~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2508 (
// Equation(s):
// \CPU|Reg|Registros~2508_combout  = (\CPU|Reg|Registros~1139_combout  & (!\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [3])))

	.dataa(\CPU|Reg|Registros~1139_combout ),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2508_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2508 .lut_mask = 16'h0002;
defparam \CPU|Reg|Registros~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \CPU|Reg|Registros~319 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~319 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1152 (
// Equation(s):
// \CPU|Reg|Registros~1152_combout  = (!\CPU|PC|Endereco [0] & !\CPU|PC|Endereco [4])

	.dataa(\CPU|PC|Endereco [0]),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1152 .lut_mask = 16'h0505;
defparam \CPU|Reg|Registros~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2509 (
// Equation(s):
// \CPU|Reg|Registros~2509_combout  = (!\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [3] & (\CPU|Reg|Registros~1152_combout  & !\CPU|PC|Endereco [2])))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|Reg|Registros~1152_combout ),
	.datad(\CPU|PC|Endereco [2]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2509_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2509 .lut_mask = 16'h0010;
defparam \CPU|Reg|Registros~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \CPU|Reg|Registros~63 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~63 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1988 (
// Equation(s):
// \CPU|Reg|Registros~1988_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~319_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~63_q )))))

	.dataa(\CPU|Reg|Registros~319_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~63_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1988_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1988 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1989 (
// Equation(s):
// \CPU|Reg|Registros~1989_combout  = (\CPU|Reg|Registros~1988_combout  & ((\CPU|Reg|Registros~447_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~447_q ),
	.datad(\CPU|Reg|Registros~1988_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1989_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1989 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~287feeder (
// Equation(s):
// \CPU|Reg|Registros~287feeder_combout  = \CPU|Mux_4|M2R[31]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[31]~252_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~287feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1190 (
// Equation(s):
// \CPU|Reg|Registros~1190_combout  = (\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [2] & \CPU|PC|Endereco [3]))) # (!\CPU|PC|Endereco [0] & (((\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [3]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1190 .lut_mask = 16'h0850;
defparam \CPU|Reg|Registros~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2512 (
// Equation(s):
// \CPU|Reg|Registros~2512_combout  = (\CPU|Reg|Registros~1190_combout  & !\CPU|PC|Endereco [4])

	.dataa(\CPU|Reg|Registros~1190_combout ),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2512_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2512 .lut_mask = 16'h0A0A;
defparam \CPU|Reg|Registros~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \CPU|Reg|Registros~287 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~287 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2501 (
// Equation(s):
// \CPU|Reg|Registros~2501_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|Reg|Registros~2477_combout  & ((!\CPU|MI|Mux13~1_combout ) # (!\CPU|UC|WideOr0~0_combout ))))

	.dataa(\CPU|UC|WideOr0~0_combout ),
	.datab(\CPU|UC|WideOr1~0_combout ),
	.datac(\CPU|Reg|Registros~2477_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2501_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2501 .lut_mask = 16'h1030;
defparam \CPU|Reg|Registros~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \CPU|Reg|Registros~415 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~415 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1197 (
// Equation(s):
// \CPU|Reg|Registros~1197_combout  = (\CPU|PC|Endereco [0] & ((\CPU|PC|Endereco [3]) # ((\CPU|PC|Endereco [2] & \CPU|PC|Endereco [1])))) # (!\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [3] & ((\CPU|PC|Endereco [2]) # (!\CPU|PC|Endereco [1]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1197 .lut_mask = 16'hE8F0;
defparam \CPU|Reg|Registros~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2513 (
// Equation(s):
// \CPU|Reg|Registros~2513_combout  = (\CPU|PC|Endereco [4] & \CPU|Reg|Registros~1197_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|Reg|Registros~1197_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2513_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2513 .lut_mask = 16'hF000;
defparam \CPU|Reg|Registros~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \CPU|Reg|Registros~31 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~31 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1992 (
// Equation(s):
// \CPU|Reg|Registros~1992_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~31_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~31_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1992_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1992 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1993 (
// Equation(s):
// \CPU|Reg|Registros~1993_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1992_combout  & ((\CPU|Reg|Registros~415_q ))) # (!\CPU|Reg|Registros~1992_combout  & (\CPU|Reg|Registros~287_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1992_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~287_q ),
	.datac(\CPU|Reg|Registros~415_q ),
	.datad(\CPU|Reg|Registros~1992_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1993_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1993 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~351feeder (
// Equation(s):
// \CPU|Reg|Registros~351feeder_combout  = \CPU|Mux_4|M2R[31]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[31]~252_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~351feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2510 (
// Equation(s):
// \CPU|Reg|Registros~2510_combout  = (\CPU|Reg|Registros~1139_combout  & (\CPU|PC|Endereco [1] & (!\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [3])))

	.dataa(\CPU|Reg|Registros~1139_combout ),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2510_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2510 .lut_mask = 16'h0008;
defparam \CPU|Reg|Registros~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N13
dffeas \CPU|Reg|Registros~351 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~351 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2500 (
// Equation(s):
// \CPU|Reg|Registros~2500_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|Reg|Registros~2476_combout  & ((!\CPU|MI|Mux13~1_combout ) # (!\CPU|UC|WideOr0~0_combout ))))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2476_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2500_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2500 .lut_mask = 16'h1050;
defparam \CPU|Reg|Registros~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \CPU|Reg|Registros~479 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~479 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2499 (
// Equation(s):
// \CPU|Reg|Registros~2499_combout  = (\CPU|Reg|Registros~2472_combout  & (!\CPU|UC|WideOr1~0_combout  & ((!\CPU|MI|Mux13~1_combout ) # (!\CPU|UC|WideOr0~0_combout ))))

	.dataa(\CPU|Reg|Registros~2472_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|UC|WideOr1~0_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2499_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2499 .lut_mask = 16'h020A;
defparam \CPU|Reg|Registros~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \CPU|Reg|Registros~223 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~223 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1179 (
// Equation(s):
// \CPU|Reg|Registros~1179_combout  = \CPU|PC|Endereco [4] $ (\CPU|PC|Endereco [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|PC|Endereco [2]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1179 .lut_mask = 16'h0FF0;
defparam \CPU|Reg|Registros~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2511 (
// Equation(s):
// \CPU|Reg|Registros~2511_combout  = (\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [3] & (\CPU|Reg|Registros~1179_combout  & !\CPU|PC|Endereco [0])))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|Reg|Registros~1179_combout ),
	.datad(\CPU|PC|Endereco [0]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2511_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2511 .lut_mask = 16'h0080;
defparam \CPU|Reg|Registros~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \CPU|Reg|Registros~95 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~95 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1990 (
// Equation(s):
// \CPU|Reg|Registros~1990_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~223_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~95_q )))))

	.dataa(\CPU|Reg|Registros~223_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~95_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1990_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1990 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1991 (
// Equation(s):
// \CPU|Reg|Registros~1991_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1990_combout  & ((\CPU|Reg|Registros~479_q ))) # (!\CPU|Reg|Registros~1990_combout  & (\CPU|Reg|Registros~351_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1990_combout ))))

	.dataa(\CPU|Reg|Registros~351_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~479_q ),
	.datad(\CPU|Reg|Registros~1990_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1991_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1991 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1994 (
// Equation(s):
// \CPU|Reg|Registros~1994_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~1991_combout ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~1993_combout 
// ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1993_combout ),
	.datad(\CPU|Reg|Registros~1991_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1994_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1994 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2502 (
// Equation(s):
// \CPU|Reg|Registros~2502_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|Reg|Registros~2473_combout  & ((!\CPU|MI|Mux13~1_combout ) # (!\CPU|UC|WideOr0~0_combout ))))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2473_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2502_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2502 .lut_mask = 16'h1050;
defparam \CPU|Reg|Registros~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \CPU|Reg|Registros~255 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~255 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2503 (
// Equation(s):
// \CPU|Reg|Registros~2503_combout  = (\CPU|Reg|Registros~2471_combout  & (!\CPU|UC|WideOr1~0_combout  & ((!\CPU|UC|WideOr0~0_combout ) # (!\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2471_combout ),
	.datac(\CPU|UC|WideOr1~0_combout ),
	.datad(\CPU|UC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2503_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2503 .lut_mask = 16'h040C;
defparam \CPU|Reg|Registros~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \CPU|Reg|Registros~383 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~383 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2504 (
// Equation(s):
// \CPU|Reg|Registros~2504_combout  = (\CPU|Reg|Registros~2474_combout  & (!\CPU|UC|WideOr1~0_combout  & ((!\CPU|UC|WideOr0~0_combout ) # (!\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2474_combout ),
	.datad(\CPU|UC|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2504_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2504 .lut_mask = 16'h0070;
defparam \CPU|Reg|Registros~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \CPU|Reg|Registros~127 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~127 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1995 (
// Equation(s):
// \CPU|Reg|Registros~1995_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~383_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~127_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~383_q ),
	.datac(\CPU|Reg|Registros~127_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1995_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1995 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1996 (
// Equation(s):
// \CPU|Reg|Registros~1996_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~255_q  & !\CPU|Reg|Registros~1995_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1995_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~255_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~1995_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1996_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1996 .lut_mask = 16'h0FC0;
defparam \CPU|Reg|Registros~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1997 (
// Equation(s):
// \CPU|Reg|Registros~1997_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1994_combout  & ((\CPU|Reg|Registros~1996_combout ))) # (!\CPU|Reg|Registros~1994_combout  & (\CPU|Reg|Registros~1989_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~1994_combout ))))

	.dataa(\CPU|Reg|Registros~1989_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~1994_combout ),
	.datad(\CPU|Reg|Registros~1996_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1997_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1997 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[31]~1 (
// Equation(s):
// \CPU|MR2A|Saida[31]~1_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~1987_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1997_combout )))))

	.dataa(\CPU|Reg|Registros~1987_combout ),
	.datab(\CPU|Reg|Registros~1997_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[31]~1 .lut_mask = 16'h0A0C;
defparam \CPU|MR2A|Saida[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \CPU|MI|Mux30~0 (
// Equation(s):
// \CPU|MI|Mux30~0_combout  = (\CPU|PC|Endereco [0]) # ((\CPU|PC|Endereco [2] & (!\CPU|PC|Endereco [1])) # (!\CPU|PC|Endereco [2] & ((\CPU|PC|Endereco [4]))))

	.dataa(\CPU|PC|Endereco [2]),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|PC|Endereco [1]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux30~0 .lut_mask = 16'hDFCE;
defparam \CPU|MI|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Mux27~6 (
// Equation(s):
// \CPU|ULA|Mux27~6_combout  = (!\CPU|PC|Endereco [3] & ((\CPU|MI|Mux28~0_combout ) # (!\CPU|MI|Mux30~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux28~0_combout ),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|MI|Mux30~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~6 .lut_mask = 16'h0C0F;
defparam \CPU|ULA|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Mux27~7 (
// Equation(s):
// \CPU|ULA|Mux27~7_combout  = (\CPU|ULA|Mux27~6_combout ) # ((\CPU|MI|Mux31~1_combout ) # (!\CPU|ULA|Mux27~20_combout ))

	.dataa(gnd),
	.datab(\CPU|ULA|Mux27~6_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Mux27~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~7 .lut_mask = 16'hFCFF;
defparam \CPU|ULA|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Mux27~9 (
// Equation(s):
// \CPU|ULA|Mux27~9_combout  = (\CPU|MI|Mux3~2_combout ) # ((\CPU|MI|Mux5~1_combout ) # (!\CPU|MI|Mux4~2_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux3~2_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~9 .lut_mask = 16'hFFCF;
defparam \CPU|ULA|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \CPU|MI|Mux30~1 (
// Equation(s):
// \CPU|MI|Mux30~1_combout  = (\CPU|MI|Mux30~0_combout ) # (\CPU|PC|Endereco [3])

	.dataa(gnd),
	.datab(\CPU|MI|Mux30~0_combout ),
	.datac(gnd),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux30~1 .lut_mask = 16'hFFCC;
defparam \CPU|MI|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Mux27~10 (
// Equation(s):
// \CPU|ULA|Mux27~10_combout  = ((\CPU|ULA|Mux27~9_combout ) # ((!\CPU|ULA|Mux31~7_combout ) # (!\CPU|MI|Mux30~1_combout ))) # (!\CPU|ULA|Mux27~7_combout )

	.dataa(\CPU|ULA|Mux27~7_combout ),
	.datab(\CPU|ULA|Mux27~9_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~10 .lut_mask = 16'hDFFF;
defparam \CPU|ULA|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~86 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~86_combout  = (!\CPU|UC|Decoder0~2_combout  & (!\CPU|UC|Decoder0~1_combout  & (\CPU|ULA|Mux27~10_combout  & !\CPU|UC|WideOr3~0_combout )))

	.dataa(\CPU|UC|Decoder0~2_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|ULA|Mux27~10_combout ),
	.datad(\CPU|UC|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~86 .lut_mask = 16'h0010;
defparam \CPU|Mux_4|M2R[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \CPU|MI|Mux10~0 (
// Equation(s):
// \CPU|MI|Mux10~0_combout  = (!\CPU|PC|Endereco [0] & ((\CPU|PC|Endereco [3] & (\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [4])) # (!\CPU|PC|Endereco [3] & (!\CPU|PC|Endereco [2] & \CPU|PC|Endereco [4]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [4]),
	.cin(gnd),
	.combout(\CPU|MI|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux10~0 .lut_mask = 16'h0140;
defparam \CPU|MI|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \CPU|MI|Mux10~1 (
// Equation(s):
// \CPU|MI|Mux10~1_combout  = (\CPU|PC|Endereco [1] & \CPU|MI|Mux10~0_combout )

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [1]),
	.datac(gnd),
	.datad(\CPU|MI|Mux10~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux10~1 .lut_mask = 16'hCC00;
defparam \CPU|MI|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \CPU|Reg|Registros~446 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~446 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~414feeder (
// Equation(s):
// \CPU|Reg|Registros~414feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[30]~243_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~414feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \CPU|Reg|Registros~414 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~414 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2518 (
// Equation(s):
// \CPU|Reg|Registros~2518_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~446_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~414_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~446_q ),
	.datad(\CPU|Reg|Registros~414_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2518_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2518 .lut_mask = 16'hC480;
defparam \CPU|Reg|Registros~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~478feeder (
// Equation(s):
// \CPU|Reg|Registros~478feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[30]~243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~478feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~478feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~478feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \CPU|Reg|Registros~478 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~478 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \CPU|Reg|Registros~254 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~254 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \CPU|Reg|Registros~222 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~222 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1945 (
// Equation(s):
// \CPU|Reg|Registros~1945_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~254_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~222_q )))))

	.dataa(\CPU|Reg|Registros~254_q ),
	.datab(\CPU|Reg|Registros~222_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1945_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1945 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1946 (
// Equation(s):
// \CPU|Reg|Registros~1946_combout  = (\CPU|Reg|Registros~1945_combout  & ((!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1945_combout  & (\CPU|Reg|Registros~478_q  & \CPU|MI|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~478_q ),
	.datac(\CPU|Reg|Registros~1945_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1946_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1946 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \CPU|Reg|Registros~382 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~382 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \CPU|Reg|Registros~350 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~350 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~94feeder (
// Equation(s):
// \CPU|Reg|Registros~94feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[30]~243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~94feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \CPU|Reg|Registros~94 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~94 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \CPU|Reg|Registros~126 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~126 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1940 (
// Equation(s):
// \CPU|Reg|Registros~1940_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~126_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~94_q ))))

	.dataa(\CPU|Reg|Registros~94_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~126_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1940_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1940 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1941 (
// Equation(s):
// \CPU|Reg|Registros~1941_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1940_combout  & (\CPU|Reg|Registros~382_q )) # (!\CPU|Reg|Registros~1940_combout  & ((\CPU|Reg|Registros~350_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1940_combout ))))

	.dataa(\CPU|Reg|Registros~382_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~350_q ),
	.datad(\CPU|Reg|Registros~1940_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1941_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1941 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \CPU|Reg|Registros~318feeder (
// Equation(s):
// \CPU|Reg|Registros~318feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[30]~243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~318feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \CPU|Reg|Registros~318 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~318 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \CPU|Reg|Registros~62 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~62 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~30feeder (
// Equation(s):
// \CPU|Reg|Registros~30feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[30]~243_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~30feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \CPU|Reg|Registros~30 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~30 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \CPU|Reg|Registros~286 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~286 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1942 (
// Equation(s):
// \CPU|Reg|Registros~1942_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~286_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~30_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~30_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~286_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1942_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1942 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1943 (
// Equation(s):
// \CPU|Reg|Registros~1943_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1942_combout  & (\CPU|Reg|Registros~318_q )) # (!\CPU|Reg|Registros~1942_combout  & ((\CPU|Reg|Registros~62_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1942_combout ))))

	.dataa(\CPU|Reg|Registros~318_q ),
	.datab(\CPU|Reg|Registros~62_q ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~1942_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1943_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1943 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1944 (
// Equation(s):
// \CPU|Reg|Registros~1944_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1941_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1943_combout )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1941_combout ),
	.datad(\CPU|Reg|Registros~1943_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1944_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1944 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1947 (
// Equation(s):
// \CPU|Reg|Registros~1947_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1944_combout  & ((\CPU|Reg|Registros~1946_combout ))) # (!\CPU|Reg|Registros~1944_combout  & (\CPU|Reg|Registros~2518_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1944_combout ))))

	.dataa(\CPU|Reg|Registros~2518_combout ),
	.datab(\CPU|Reg|Registros~1946_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1944_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1947_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1947 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \CPU|Reg|Registros~894 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~894 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1404 (
// Equation(s):
// \CPU|Reg|Registros~1404_combout  = (\CPU|MI|Mux9~0_combout  & \CPU|MI|Mux10~1_combout )

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1404 .lut_mask = 16'hAA00;
defparam \CPU|Reg|Registros~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1934 (
// Equation(s):
// \CPU|Reg|Registros~1934_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~894_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~894_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1934_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1934 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \CPU|Reg|Registros~638 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~638 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1935 (
// Equation(s):
// \CPU|Reg|Registros~1935_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~638_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~638_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1935_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1935 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1936 (
// Equation(s):
// \CPU|Reg|Registros~1936_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1934_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1935_combout )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1934_combout ),
	.datad(\CPU|Reg|Registros~1935_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1936_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1936 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~766feeder (
// Equation(s):
// \CPU|Reg|Registros~766feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[30]~243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~766feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~766feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~766feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \CPU|Reg|Registros~766 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~766 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \CPU|Reg|Registros~734 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~734 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~670feeder (
// Equation(s):
// \CPU|Reg|Registros~670feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[30]~243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~670feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~670feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~670feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \CPU|Reg|Registros~670 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~670 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \CPU|Reg|Registros~702 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~702 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1932 (
// Equation(s):
// \CPU|Reg|Registros~1932_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~702_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~670_q ))))

	.dataa(\CPU|Reg|Registros~670_q ),
	.datab(\CPU|Reg|Registros~702_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1932_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1932 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1933 (
// Equation(s):
// \CPU|Reg|Registros~1933_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1932_combout  & (\CPU|Reg|Registros~766_q )) # (!\CPU|Reg|Registros~1932_combout  & ((\CPU|Reg|Registros~734_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1932_combout ))))

	.dataa(\CPU|Reg|Registros~766_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~734_q ),
	.datad(\CPU|Reg|Registros~1932_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1933_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1933 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \CPU|Reg|Registros~926 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~926 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1937 (
// Equation(s):
// \CPU|Reg|Registros~1937_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~990_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~926_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~926_q ),
	.datac(\CPU|Reg|Registros~990_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1937_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1937 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \CPU|Reg|Registros~1022 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1022 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \CPU|Reg|Registros~958feeder (
// Equation(s):
// \CPU|Reg|Registros~958feeder_combout  = \CPU|Mux_4|M2R[30]~243_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[30]~243_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~958feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~958feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~958feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2495 (
// Equation(s):
// \CPU|Reg|Registros~2495_combout  = (!\CPU|UC|WideOr1~0_combout  & (\CPU|UC|WideOr0~0_combout  & (\CPU|Reg|Registros~2475_combout  & \CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|UC|WideOr1~0_combout ),
	.datab(\CPU|UC|WideOr0~0_combout ),
	.datac(\CPU|Reg|Registros~2475_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2495 .lut_mask = 16'h4000;
defparam \CPU|Reg|Registros~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \CPU|Reg|Registros~958 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~958 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1938 (
// Equation(s):
// \CPU|Reg|Registros~1938_combout  = (\CPU|Reg|Registros~1937_combout  & ((\CPU|Reg|Registros~1022_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1937_combout  & (((\CPU|Reg|Registros~958_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1937_combout ),
	.datab(\CPU|Reg|Registros~1022_q ),
	.datac(\CPU|Reg|Registros~958_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1938_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1938 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1939 (
// Equation(s):
// \CPU|Reg|Registros~1939_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1936_combout  & ((\CPU|Reg|Registros~1938_combout ))) # (!\CPU|Reg|Registros~1936_combout  & (\CPU|Reg|Registros~1933_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (\CPU|Reg|Registros~1936_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1936_combout ),
	.datac(\CPU|Reg|Registros~1933_combout ),
	.datad(\CPU|Reg|Registros~1938_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1939_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1939 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1948 (
// Equation(s):
// \CPU|Reg|Registros~1948_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1939_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1947_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1947_combout ),
	.datad(\CPU|Reg|Registros~1939_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1948_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1948 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~285feeder (
// Equation(s):
// \CPU|Reg|Registros~285feeder_combout  = \CPU|Mux_4|M2R[29]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[29]~234_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~285feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \CPU|Reg|Registros~285 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~285 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \CPU|Reg|Registros~349 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~349 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \CPU|Reg|Registros~93 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~93 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \CPU|Reg|Registros~29 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~29 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1922 (
// Equation(s):
// \CPU|Reg|Registros~1922_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~93_q ) # ((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~29_q  & !\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~93_q ),
	.datab(\CPU|Reg|Registros~29_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1922_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1922 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1923 (
// Equation(s):
// \CPU|Reg|Registros~1923_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1922_combout  & ((\CPU|Reg|Registros~349_q ))) # (!\CPU|Reg|Registros~1922_combout  & (\CPU|Reg|Registros~285_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1922_combout ))))

	.dataa(\CPU|Reg|Registros~285_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~349_q ),
	.datad(\CPU|Reg|Registros~1922_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1923_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1923 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \CPU|Reg|Registros~125 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~125 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N5
dffeas \CPU|Reg|Registros~61 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~61 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1920 (
// Equation(s):
// \CPU|Reg|Registros~1920_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~125_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~61_q )))))

	.dataa(\CPU|Reg|Registros~125_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~61_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1920_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1920 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~317feeder (
// Equation(s):
// \CPU|Reg|Registros~317feeder_combout  = \CPU|Mux_4|M2R[29]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[29]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~317feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \CPU|Reg|Registros~317 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~317 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \CPU|Reg|Registros~381 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~381 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1921 (
// Equation(s):
// \CPU|Reg|Registros~1921_combout  = (\CPU|Reg|Registros~1920_combout  & (((\CPU|Reg|Registros~381_q ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1920_combout  & (\CPU|Reg|Registros~317_q  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1920_combout ),
	.datab(\CPU|Reg|Registros~317_q ),
	.datac(\CPU|Reg|Registros~381_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1921_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1921 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2488 (
// Equation(s):
// \CPU|Reg|Registros~2488_combout  = (\CPU|PC|Endereco [1] & ((\CPU|MI|Mux10~0_combout  & ((\CPU|Reg|Registros~1921_combout ))) # (!\CPU|MI|Mux10~0_combout  & (\CPU|Reg|Registros~1923_combout )))) # (!\CPU|PC|Endereco [1] & (\CPU|Reg|Registros~1923_combout 
// ))

	.dataa(\CPU|Reg|Registros~1923_combout ),
	.datab(\CPU|PC|Endereco [1]),
	.datac(\CPU|MI|Mux10~0_combout ),
	.datad(\CPU|Reg|Registros~1921_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2488 .lut_mask = 16'hEA2A;
defparam \CPU|Reg|Registros~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1888 (
// Equation(s):
// \CPU|Reg|Registros~1888_combout  = (\CPU|MI|Mux10~1_combout  & \CPU|MI|Mux7~1_combout )

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1888_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1888 .lut_mask = 16'hCC00;
defparam \CPU|Reg|Registros~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1890 (
// Equation(s):
// \CPU|Reg|Registros~1890_combout  = (\CPU|Reg|Registros~1888_combout  & !\CPU|MI|Mux10~1_combout )

	.dataa(\CPU|Reg|Registros~1888_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1890_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1890 .lut_mask = 16'h2222;
defparam \CPU|Reg|Registros~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \CPU|Reg|Registros~637 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~637 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \CPU|Reg|Registros~893 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~893 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1926 (
// Equation(s):
// \CPU|Reg|Registros~1926_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1888_combout  & ((\CPU|Reg|Registros~893_q ))) # (!\CPU|Reg|Registros~1888_combout  & (\CPU|Reg|Registros~637_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1888_combout ))))

	.dataa(\CPU|Reg|Registros~637_q ),
	.datab(\CPU|Reg|Registros~893_q ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~1888_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1926_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1926 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1927 (
// Equation(s):
// \CPU|Reg|Registros~1927_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1926_combout ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1890_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1890_combout ),
	.datad(\CPU|Reg|Registros~1926_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1927_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1927 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \CPU|Reg|Registros~701 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~701 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \CPU|Reg|Registros~957 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~957 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~669feeder (
// Equation(s):
// \CPU|Reg|Registros~669feeder_combout  = \CPU|Mux_4|M2R[29]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[29]~234_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~669feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \CPU|Reg|Registros~669 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~669 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \CPU|Reg|Registros~925 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~925 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1924 (
// Equation(s):
// \CPU|Reg|Registros~1924_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux10~1_combout ) # (\CPU|Reg|Registros~925_q )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~669_q  & (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|Reg|Registros~669_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~925_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1924_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1924 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1925 (
// Equation(s):
// \CPU|Reg|Registros~1925_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1924_combout  & ((\CPU|Reg|Registros~957_q ))) # (!\CPU|Reg|Registros~1924_combout  & (\CPU|Reg|Registros~701_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1924_combout ))))

	.dataa(\CPU|Reg|Registros~701_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~957_q ),
	.datad(\CPU|Reg|Registros~1924_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1925_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1925 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \CPU|Reg|Registros~765 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~765 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~989feeder (
// Equation(s):
// \CPU|Reg|Registros~989feeder_combout  = \CPU|Mux_4|M2R[29]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[29]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~989feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~989feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~989feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \CPU|Reg|Registros~989 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~989 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \CPU|Reg|Registros~733 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~733 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1928 (
// Equation(s):
// \CPU|Reg|Registros~1928_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~989_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~733_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~989_q ),
	.datac(\CPU|Reg|Registros~733_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1928_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1928 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1929 (
// Equation(s):
// \CPU|Reg|Registros~1929_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1928_combout  & ((\CPU|Reg|Registros~1021_q ))) # (!\CPU|Reg|Registros~1928_combout  & (\CPU|Reg|Registros~765_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1928_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~765_q ),
	.datac(\CPU|Reg|Registros~1021_q ),
	.datad(\CPU|Reg|Registros~1928_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1929_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1929 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1930 (
// Equation(s):
// \CPU|Reg|Registros~1930_combout  = (\CPU|Reg|Registros~1927_combout  & ((\CPU|Reg|Registros~1929_combout ))) # (!\CPU|Reg|Registros~1927_combout  & (\CPU|Reg|Registros~1925_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1927_combout ),
	.datac(\CPU|Reg|Registros~1925_combout ),
	.datad(\CPU|Reg|Registros~1929_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1930_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1930 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1931 (
// Equation(s):
// \CPU|Reg|Registros~1931_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1930_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~2488_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2488_combout ),
	.datad(\CPU|Reg|Registros~1930_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1931_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1931 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \CPU|Reg|Registros~988 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~988 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \CPU|Reg|Registros~1020 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1020 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \CPU|Reg|Registros~956 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~956 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \CPU|Reg|Registros~924 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~924 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2033 (
// Equation(s):
// \CPU|Reg|Registros~2033_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~956_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~924_q )))))

	.dataa(\CPU|Reg|Registros~956_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~924_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2033_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2033 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2034 (
// Equation(s):
// \CPU|Reg|Registros~2034_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2033_combout  & ((\CPU|Reg|Registros~1020_q ))) # (!\CPU|Reg|Registros~2033_combout  & (\CPU|Reg|Registros~988_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2033_combout ))))

	.dataa(\CPU|Reg|Registros~988_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1020_q ),
	.datad(\CPU|Reg|Registros~2033_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2034_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2034 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \CPU|Reg|Registros~700 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~700 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \CPU|Reg|Registros~764 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~764 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \CPU|Reg|Registros~732 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~732 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~668feeder (
// Equation(s):
// \CPU|Reg|Registros~668feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[28]~225_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~668feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \CPU|Reg|Registros~668 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~668 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2031 (
// Equation(s):
// \CPU|Reg|Registros~2031_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~732_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~668_q )))))

	.dataa(\CPU|Reg|Registros~732_q ),
	.datab(\CPU|Reg|Registros~668_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2031_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2031 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2032 (
// Equation(s):
// \CPU|Reg|Registros~2032_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2031_combout  & ((\CPU|Reg|Registros~764_q ))) # (!\CPU|Reg|Registros~2031_combout  & (\CPU|Reg|Registros~700_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2031_combout ))))

	.dataa(\CPU|Reg|Registros~700_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~764_q ),
	.datad(\CPU|Reg|Registros~2031_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2032_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2032 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2035 (
// Equation(s):
// \CPU|Reg|Registros~2035_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2034_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2032_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2507_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2034_combout ),
	.datac(\CPU|Reg|Registros~2507_combout ),
	.datad(\CPU|Reg|Registros~2032_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2035_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2035 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~220feeder (
// Equation(s):
// \CPU|Reg|Registros~220feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[28]~225_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~220feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \CPU|Reg|Registros~220 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~220 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \CPU|Reg|Registros~476 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~476 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \CPU|Reg|Registros~348 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~348 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \CPU|Reg|Registros~92 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~92 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2036 (
// Equation(s):
// \CPU|Reg|Registros~2036_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~348_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~92_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~348_q ),
	.datab(\CPU|Reg|Registros~92_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2036_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2036 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2037 (
// Equation(s):
// \CPU|Reg|Registros~2037_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2036_combout  & ((\CPU|Reg|Registros~476_q ))) # (!\CPU|Reg|Registros~2036_combout  & (\CPU|Reg|Registros~220_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2036_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~220_q ),
	.datac(\CPU|Reg|Registros~476_q ),
	.datad(\CPU|Reg|Registros~2036_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2037_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2037 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N19
dffeas \CPU|Reg|Registros~124 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~124 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \CPU|Reg|Registros~252 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~252 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2043 (
// Equation(s):
// \CPU|Reg|Registros~2043_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~252_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~124_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~124_q ),
	.datac(\CPU|Reg|Registros~252_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2043_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2043 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2044 (
// Equation(s):
// \CPU|Reg|Registros~2044_combout  = (\CPU|Reg|Registros~2043_combout  & ((!\CPU|MI|Mux12~1_combout ))) # (!\CPU|Reg|Registros~2043_combout  & (\CPU|Reg|Registros~380_q  & \CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~380_q ),
	.datac(\CPU|Reg|Registros~2043_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2044_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2044 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \CPU|Reg|Registros~412 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~412 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~284feeder (
// Equation(s):
// \CPU|Reg|Registros~284feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[28]~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~284feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \CPU|Reg|Registros~284 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~284 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~28feeder (
// Equation(s):
// \CPU|Reg|Registros~28feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[28]~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~28feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \CPU|Reg|Registros~28 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~28 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2040 (
// Equation(s):
// \CPU|Reg|Registros~2040_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~284_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~28_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~284_q ),
	.datab(\CPU|Reg|Registros~28_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2040_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2040 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2041 (
// Equation(s):
// \CPU|Reg|Registros~2041_combout  = (\CPU|Reg|Registros~2040_combout  & ((\CPU|Reg|Registros~412_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~412_q ),
	.datad(\CPU|Reg|Registros~2040_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2041_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2041 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~316feeder (
// Equation(s):
// \CPU|Reg|Registros~316feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[28]~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~316feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \CPU|Reg|Registros~316 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~316 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \CPU|Reg|Registros~444 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~444 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \CPU|Reg|Registros~60 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[28]~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~60 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2038 (
// Equation(s):
// \CPU|Reg|Registros~2038_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~60_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~60_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2038_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2038 .lut_mask = 16'hF00C;
defparam \CPU|Reg|Registros~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2039 (
// Equation(s):
// \CPU|Reg|Registros~2039_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2038_combout  & ((\CPU|Reg|Registros~444_q ))) # (!\CPU|Reg|Registros~2038_combout  & (\CPU|Reg|Registros~316_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2038_combout ))))

	.dataa(\CPU|Reg|Registros~316_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~444_q ),
	.datad(\CPU|Reg|Registros~2038_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2039_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2039 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2042 (
// Equation(s):
// \CPU|Reg|Registros~2042_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~2039_combout )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2041_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2041_combout ),
	.datad(\CPU|Reg|Registros~2039_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2042_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2042 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2045 (
// Equation(s):
// \CPU|Reg|Registros~2045_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2042_combout  & ((\CPU|Reg|Registros~2044_combout ))) # (!\CPU|Reg|Registros~2042_combout  & (\CPU|Reg|Registros~2037_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2042_combout ))))

	.dataa(\CPU|Reg|Registros~2037_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2044_combout ),
	.datad(\CPU|Reg|Registros~2042_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2045_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2045 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \CPU|MR2A|Saida[28]~4 (
// Equation(s):
// \CPU|MR2A|Saida[28]~4_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2035_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2045_combout )))))

	.dataa(\CPU|Reg|Registros~2035_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2045_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[28]~4 .lut_mask = 16'h2320;
defparam \CPU|MR2A|Saida[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~217 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~217_combout  = (\CPU|Reg|Registros~1919_combout  & ((\CPU|MR2A|Saida[28]~4_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[28]~4_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1919_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[28]~4_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|Reg|Registros~1919_combout ),
	.datad(\CPU|MR2A|Saida[28]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~217 .lut_mask = 16'hCBA1;
defparam \CPU|Mux_4|M2R[28]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Mux27~21 (
// Equation(s):
// \CPU|ULA|Mux27~21_combout  = (\CPU|MI|Mux5~1_combout  & ((\CPU|PC|Endereco [4] & (!\CPU|MI|Mux3~0_combout )) # (!\CPU|PC|Endereco [4] & ((!\CPU|MI|Mux3~1_combout )))))

	.dataa(\CPU|PC|Endereco [4]),
	.datab(\CPU|MI|Mux3~0_combout ),
	.datac(\CPU|MI|Mux3~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~21 .lut_mask = 16'h2700;
defparam \CPU|ULA|Mux27~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2460 (
// Equation(s):
// \CPU|Reg|Registros~2460_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2035_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2045_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2035_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2045_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2460 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~221 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~221_combout  = (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|Reg|Registros~2460_combout )))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|Reg|Registros~2460_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~221 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[28]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \CPU|Reg|Registros~443 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~443 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \CPU|Reg|Registros~315 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~315 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \CPU|Reg|Registros~59 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~59 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2054 (
// Equation(s):
// \CPU|Reg|Registros~2054_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~315_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~59_q )))))

	.dataa(\CPU|Reg|Registros~315_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~59_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2054_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2054 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2055 (
// Equation(s):
// \CPU|Reg|Registros~2055_combout  = (\CPU|Reg|Registros~2054_combout  & ((\CPU|Reg|Registros~443_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~443_q ),
	.datad(\CPU|Reg|Registros~2054_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2055_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2055 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \CPU|Reg|Registros~283 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~283 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \CPU|Reg|Registros~411 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~411 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \CPU|Reg|Registros~27 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~27 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2058 (
// Equation(s):
// \CPU|Reg|Registros~2058_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~27_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~27_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2058_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2058 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2059 (
// Equation(s):
// \CPU|Reg|Registros~2059_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2058_combout  & ((\CPU|Reg|Registros~411_q ))) # (!\CPU|Reg|Registros~2058_combout  & (\CPU|Reg|Registros~283_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2058_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~283_q ),
	.datac(\CPU|Reg|Registros~411_q ),
	.datad(\CPU|Reg|Registros~2058_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2059_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2059 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N11
dffeas \CPU|Reg|Registros~91 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~91 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \CPU|Reg|Registros~219 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~219 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2056 (
// Equation(s):
// \CPU|Reg|Registros~2056_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~219_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~91_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~91_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~219_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2056_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2056 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \CPU|Reg|Registros~347 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~347 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \CPU|Reg|Registros~475 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~475 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2057 (
// Equation(s):
// \CPU|Reg|Registros~2057_combout  = (\CPU|Reg|Registros~2056_combout  & (((\CPU|Reg|Registros~475_q ) # (!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2056_combout  & (\CPU|Reg|Registros~347_q  & ((\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~2056_combout ),
	.datab(\CPU|Reg|Registros~347_q ),
	.datac(\CPU|Reg|Registros~475_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2057_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2057 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2060 (
// Equation(s):
// \CPU|Reg|Registros~2060_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout ) # ((\CPU|Reg|Registros~2057_combout )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2059_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2059_combout ),
	.datad(\CPU|Reg|Registros~2057_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2060_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2060 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \CPU|Reg|Registros~251 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~251 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \CPU|Reg|Registros~379 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~379 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2061 (
// Equation(s):
// \CPU|Reg|Registros~2061_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~379_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~123_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~379_q ),
	.datac(\CPU|Reg|Registros~123_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2061_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2061 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2062 (
// Equation(s):
// \CPU|Reg|Registros~2062_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~251_q  & !\CPU|Reg|Registros~2061_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2061_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~251_q ),
	.datad(\CPU|Reg|Registros~2061_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2062_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2062 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2063 (
// Equation(s):
// \CPU|Reg|Registros~2063_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2060_combout  & ((\CPU|Reg|Registros~2062_combout ))) # (!\CPU|Reg|Registros~2060_combout  & (\CPU|Reg|Registros~2055_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2060_combout ))))

	.dataa(\CPU|Reg|Registros~2055_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2060_combout ),
	.datad(\CPU|Reg|Registros~2062_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2063_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2063 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \CPU|Reg|Registros~891 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~891 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2046 (
// Equation(s):
// \CPU|Reg|Registros~2046_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~891_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|Reg|Registros~891_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2046_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2046 .lut_mask = 16'hBB00;
defparam \CPU|Reg|Registros~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \CPU|Reg|Registros~955 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~955 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \CPU|Reg|Registros~1019 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1019 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \CPU|Reg|Registros~987 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~987 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \CPU|Reg|Registros~923 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~923 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2051 (
// Equation(s):
// \CPU|Reg|Registros~2051_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~987_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~923_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~987_q ),
	.datac(\CPU|Reg|Registros~923_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2051_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2051 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2052 (
// Equation(s):
// \CPU|Reg|Registros~2052_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2051_combout  & ((\CPU|Reg|Registros~1019_q ))) # (!\CPU|Reg|Registros~2051_combout  & (\CPU|Reg|Registros~955_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2051_combout ))))

	.dataa(\CPU|Reg|Registros~955_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~1019_q ),
	.datad(\CPU|Reg|Registros~2051_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2052_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2052 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \CPU|Reg|Registros~635 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~635 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2049 (
// Equation(s):
// \CPU|Reg|Registros~2049_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~635_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~635_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2049_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2049 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~763feeder (
// Equation(s):
// \CPU|Reg|Registros~763feeder_combout  = \CPU|Mux_4|M2R[27]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[27]~216_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~763feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \CPU|Reg|Registros~763 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~763 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \CPU|Reg|Registros~731feeder (
// Equation(s):
// \CPU|Reg|Registros~731feeder_combout  = \CPU|Mux_4|M2R[27]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[27]~216_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~731feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \CPU|Reg|Registros~731 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~731 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \CPU|Reg|Registros~699feeder (
// Equation(s):
// \CPU|Reg|Registros~699feeder_combout  = \CPU|Mux_4|M2R[27]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[27]~216_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~699feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~699feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~699feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \CPU|Reg|Registros~699 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~699 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~667feeder (
// Equation(s):
// \CPU|Reg|Registros~667feeder_combout  = \CPU|Mux_4|M2R[27]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[27]~216_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~667feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \CPU|Reg|Registros~667 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~667 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2047 (
// Equation(s):
// \CPU|Reg|Registros~2047_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~699_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~667_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~699_q ),
	.datab(\CPU|Reg|Registros~667_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2047_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2047 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2048 (
// Equation(s):
// \CPU|Reg|Registros~2048_combout  = (\CPU|Reg|Registros~2047_combout  & ((\CPU|Reg|Registros~763_q ) # ((!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2047_combout  & (((\CPU|Reg|Registros~731_q  & \CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~763_q ),
	.datab(\CPU|Reg|Registros~731_q ),
	.datac(\CPU|Reg|Registros~2047_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2048_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2048 .lut_mask = 16'hACF0;
defparam \CPU|Reg|Registros~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2050 (
// Equation(s):
// \CPU|Reg|Registros~2050_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~2048_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2049_combout  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2049_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2048_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2050_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2050 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2053 (
// Equation(s):
// \CPU|Reg|Registros~2053_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2050_combout  & ((\CPU|Reg|Registros~2052_combout ))) # (!\CPU|Reg|Registros~2050_combout  & (\CPU|Reg|Registros~2046_combout )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2050_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2046_combout ),
	.datac(\CPU|Reg|Registros~2052_combout ),
	.datad(\CPU|Reg|Registros~2050_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2053_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2053 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \CPU|MR2A|Saida[27]~5 (
// Equation(s):
// \CPU|MR2A|Saida[27]~5_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2053_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2063_combout ))))

	.dataa(\CPU|Reg|Registros~2063_combout ),
	.datab(\CPU|Reg|Registros~2053_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[27]~5 .lut_mask = 16'h00CA;
defparam \CPU|MR2A|Saida[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~954feeder (
// Equation(s):
// \CPU|Reg|Registros~954feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~954feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~954feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~954feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \CPU|Reg|Registros~954 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~954 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \CPU|Reg|Registros~698feeder (
// Equation(s):
// \CPU|Reg|Registros~698feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~698feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \CPU|Reg|Registros~698 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~698 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \CPU|Reg|Registros~922 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~922 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~666feeder (
// Equation(s):
// \CPU|Reg|Registros~666feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~666feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~666feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~666feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \CPU|Reg|Registros~666 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~666 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1886 (
// Equation(s):
// \CPU|Reg|Registros~1886_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~922_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~666_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~922_q ),
	.datac(\CPU|Reg|Registros~666_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1886_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1886 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1887 (
// Equation(s):
// \CPU|Reg|Registros~1887_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1886_combout  & (\CPU|Reg|Registros~954_q )) # (!\CPU|Reg|Registros~1886_combout  & ((\CPU|Reg|Registros~698_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1886_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~954_q ),
	.datac(\CPU|Reg|Registros~698_q ),
	.datad(\CPU|Reg|Registros~1886_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1887_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1887 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \CPU|Reg|Registros~634 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~634 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \CPU|Reg|Registros~890 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~890 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1889 (
// Equation(s):
// \CPU|Reg|Registros~1889_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1888_combout  & ((\CPU|Reg|Registros~890_q ))) # (!\CPU|Reg|Registros~1888_combout  & (\CPU|Reg|Registros~634_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1888_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~634_q ),
	.datac(\CPU|Reg|Registros~890_q ),
	.datad(\CPU|Reg|Registros~1888_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1889_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1889 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1891 (
// Equation(s):
// \CPU|Reg|Registros~1891_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1889_combout ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1890_combout  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1890_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1889_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1891_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1891 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \CPU|Reg|Registros~1018 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1018 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~986feeder (
// Equation(s):
// \CPU|Reg|Registros~986feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~986feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \CPU|Reg|Registros~986 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~986 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \CPU|Reg|Registros~730 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~730 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1892 (
// Equation(s):
// \CPU|Reg|Registros~1892_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~986_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~730_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~986_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~730_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1892_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1892 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~762feeder (
// Equation(s):
// \CPU|Reg|Registros~762feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~762feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \CPU|Reg|Registros~762 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~762 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1893 (
// Equation(s):
// \CPU|Reg|Registros~1893_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1892_combout  & (\CPU|Reg|Registros~1018_q )) # (!\CPU|Reg|Registros~1892_combout  & ((\CPU|Reg|Registros~762_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1892_combout ))))

	.dataa(\CPU|Reg|Registros~1018_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1892_combout ),
	.datad(\CPU|Reg|Registros~762_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1893_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1893 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1894 (
// Equation(s):
// \CPU|Reg|Registros~1894_combout  = (\CPU|Reg|Registros~1891_combout  & ((\CPU|Reg|Registros~1893_combout ))) # (!\CPU|Reg|Registros~1891_combout  & (\CPU|Reg|Registros~1887_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1887_combout ),
	.datac(\CPU|Reg|Registros~1891_combout ),
	.datad(\CPU|Reg|Registros~1893_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1894_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1894 .lut_mask = 16'hFC0C;
defparam \CPU|Reg|Registros~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \CPU|Reg|Registros~346feeder (
// Equation(s):
// \CPU|Reg|Registros~346feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~346feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N11
dffeas \CPU|Reg|Registros~346 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~346 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \CPU|Reg|Registros~282feeder (
// Equation(s):
// \CPU|Reg|Registros~282feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~282feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \CPU|Reg|Registros~282 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~282 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \CPU|Reg|Registros~26 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~26 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~90feeder (
// Equation(s):
// \CPU|Reg|Registros~90feeder_combout  = \CPU|Mux_4|M2R[26]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[26]~207_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~90feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \CPU|Reg|Registros~90 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~90 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1884 (
// Equation(s):
// \CPU|Reg|Registros~1884_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~90_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~26_q ))))

	.dataa(\CPU|Reg|Registros~26_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~90_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1884_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1884 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1885 (
// Equation(s):
// \CPU|Reg|Registros~1885_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1884_combout  & (\CPU|Reg|Registros~346_q )) # (!\CPU|Reg|Registros~1884_combout  & ((\CPU|Reg|Registros~282_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1884_combout ))))

	.dataa(\CPU|Reg|Registros~346_q ),
	.datab(\CPU|Reg|Registros~282_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~1884_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1885_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1885 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \CPU|Reg|Registros~122 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~122 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \CPU|Reg|Registros~58 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~58 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1882 (
// Equation(s):
// \CPU|Reg|Registros~1882_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~122_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~58_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~122_q ),
	.datad(\CPU|Reg|Registros~58_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1882_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1882 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \CPU|Reg|Registros~314 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~314 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1883 (
// Equation(s):
// \CPU|Reg|Registros~1883_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1882_combout  & (\CPU|Reg|Registros~378_q )) # (!\CPU|Reg|Registros~1882_combout  & ((\CPU|Reg|Registros~314_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1882_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1882_combout ),
	.datac(\CPU|Reg|Registros~378_q ),
	.datad(\CPU|Reg|Registros~314_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1883_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1883 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2486 (
// Equation(s):
// \CPU|Reg|Registros~2486_combout  = (\CPU|PC|Endereco [1] & ((\CPU|MI|Mux10~0_combout  & ((\CPU|Reg|Registros~1883_combout ))) # (!\CPU|MI|Mux10~0_combout  & (\CPU|Reg|Registros~1885_combout )))) # (!\CPU|PC|Endereco [1] & (\CPU|Reg|Registros~1885_combout 
// ))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|Reg|Registros~1885_combout ),
	.datac(\CPU|MI|Mux10~0_combout ),
	.datad(\CPU|Reg|Registros~1883_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2486 .lut_mask = 16'hEC4C;
defparam \CPU|Reg|Registros~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1895 (
// Equation(s):
// \CPU|Reg|Registros~1895_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1894_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~2486_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1894_combout ),
	.datad(\CPU|Reg|Registros~2486_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1895_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1895 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \CPU|Reg|Registros~121 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~121 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~89feeder (
// Equation(s):
// \CPU|Reg|Registros~89feeder_combout  = \CPU|Mux_4|M2R[25]~198_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[25]~198_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~89feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \CPU|Reg|Registros~89 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~89 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \CPU|Reg|Registros~57 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~57 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \CPU|Reg|Registros~25 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~25 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1874 (
// Equation(s):
// \CPU|Reg|Registros~1874_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~57_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~25_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~57_q ),
	.datad(\CPU|Reg|Registros~25_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1874_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1874 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1875 (
// Equation(s):
// \CPU|Reg|Registros~1875_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1874_combout  & (\CPU|Reg|Registros~121_q )) # (!\CPU|Reg|Registros~1874_combout  & ((\CPU|Reg|Registros~89_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1874_combout ))))

	.dataa(\CPU|Reg|Registros~121_q ),
	.datab(\CPU|Reg|Registros~89_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1874_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1875_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1875 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \CPU|Reg|Registros~345 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~345 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \CPU|Reg|Registros~377 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~377 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \CPU|Reg|Registros~281 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~281 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \CPU|Reg|Registros~313 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~313 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1872 (
// Equation(s):
// \CPU|Reg|Registros~1872_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|MI|Mux10~1_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~313_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~281_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~281_q ),
	.datad(\CPU|Reg|Registros~313_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1872_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1872 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1873 (
// Equation(s):
// \CPU|Reg|Registros~1873_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1872_combout  & ((\CPU|Reg|Registros~377_q ))) # (!\CPU|Reg|Registros~1872_combout  & (\CPU|Reg|Registros~345_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1872_combout ))))

	.dataa(\CPU|Reg|Registros~345_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~377_q ),
	.datad(\CPU|Reg|Registros~1872_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1873_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1873 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2485 (
// Equation(s):
// \CPU|Reg|Registros~2485_combout  = (\CPU|MI|Mux7~0_combout  & ((\CPU|PC|Endereco [0] & (\CPU|Reg|Registros~1875_combout )) # (!\CPU|PC|Endereco [0] & ((\CPU|Reg|Registros~1873_combout ))))) # (!\CPU|MI|Mux7~0_combout  & (((\CPU|Reg|Registros~1875_combout 
// ))))

	.dataa(\CPU|MI|Mux7~0_combout ),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|Reg|Registros~1875_combout ),
	.datad(\CPU|Reg|Registros~1873_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2485 .lut_mask = 16'hF2D0;
defparam \CPU|Reg|Registros~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1205 (
// Equation(s):
// \CPU|Reg|Registros~1205_combout  = (!\CPU|PC|Endereco [4] & \CPU|PC|Endereco [3])

	.dataa(\CPU|PC|Endereco [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1205 .lut_mask = 16'h5500;
defparam \CPU|Reg|Registros~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2514 (
// Equation(s):
// \CPU|Reg|Registros~2514_combout  = (\CPU|Reg|Registros~1205_combout  & (!\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [2] & \CPU|PC|Endereco [1])))

	.dataa(\CPU|Reg|Registros~1205_combout ),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|PC|Endereco [2]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2514_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2514 .lut_mask = 16'h2000;
defparam \CPU|Reg|Registros~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \CPU|Reg|Registros~921 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~921 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \CPU|Reg|Registros~985 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~985 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \CPU|Reg|Registros~729 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~729 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \CPU|Reg|Registros~665 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~665 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1876 (
// Equation(s):
// \CPU|Reg|Registros~1876_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~729_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~665_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~729_q ),
	.datad(\CPU|Reg|Registros~665_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1876_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1876 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1877 (
// Equation(s):
// \CPU|Reg|Registros~1877_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1876_combout  & ((\CPU|Reg|Registros~985_q ))) # (!\CPU|Reg|Registros~1876_combout  & (\CPU|Reg|Registros~921_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1876_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~921_q ),
	.datac(\CPU|Reg|Registros~985_q ),
	.datad(\CPU|Reg|Registros~1876_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1877_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1877 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \CPU|Reg|Registros~1017 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1017 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \CPU|Reg|Registros~761 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~761 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \CPU|Reg|Registros~697 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~697 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1878 (
// Equation(s):
// \CPU|Reg|Registros~1878_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~761_q ) # ((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~697_q  & !\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~761_q ),
	.datab(\CPU|Reg|Registros~697_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1878_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1878 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1879 (
// Equation(s):
// \CPU|Reg|Registros~1879_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1878_combout  & (\CPU|Reg|Registros~1017_q )) # (!\CPU|Reg|Registros~1878_combout  & ((\CPU|Reg|Registros~953_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1878_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1017_q ),
	.datac(\CPU|Reg|Registros~953_q ),
	.datad(\CPU|Reg|Registros~1878_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1879_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1879 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1880 (
// Equation(s):
// \CPU|Reg|Registros~1880_combout  = (\CPU|Reg|Registros~2514_combout  & ((\CPU|Reg|Registros~1879_combout ))) # (!\CPU|Reg|Registros~2514_combout  & (\CPU|Reg|Registros~1877_combout ))

	.dataa(\CPU|Reg|Registros~2514_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1877_combout ),
	.datad(\CPU|Reg|Registros~1879_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1880_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1880 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1881 (
// Equation(s):
// \CPU|Reg|Registros~1881_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1880_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~2485_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~2485_combout ),
	.datad(\CPU|Reg|Registros~1880_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1881_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1881 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \CPU|Reg|Registros~888 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~888 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1865 (
// Equation(s):
// \CPU|Reg|Registros~1865_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~888_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~888_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1865_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1865 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \CPU|Reg|Registros~632 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~632 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1866 (
// Equation(s):
// \CPU|Reg|Registros~1866_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~632_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~632_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1866_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1866 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1867 (
// Equation(s):
// \CPU|Reg|Registros~1867_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1865_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1866_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1865_combout ),
	.datad(\CPU|Reg|Registros~1866_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1867_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1867 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \CPU|Reg|Registros~760 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~760 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \CPU|Reg|Registros~728 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~728 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \CPU|Reg|Registros~696 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~696 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \CPU|Reg|Registros~664 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~664 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1863 (
// Equation(s):
// \CPU|Reg|Registros~1863_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~696_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~664_q )))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~696_q ),
	.datac(\CPU|Reg|Registros~664_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1863_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1863 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1864 (
// Equation(s):
// \CPU|Reg|Registros~1864_combout  = (\CPU|Reg|Registros~1863_combout  & ((\CPU|Reg|Registros~760_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1863_combout  & (((\CPU|Reg|Registros~728_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~760_q ),
	.datab(\CPU|Reg|Registros~728_q ),
	.datac(\CPU|Reg|Registros~1863_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1864_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1864 .lut_mask = 16'hACF0;
defparam \CPU|Reg|Registros~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \CPU|Reg|Registros~984 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~984 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \CPU|Reg|Registros~920 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~920 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \CPU|Reg|Registros~952 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~952 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1868 (
// Equation(s):
// \CPU|Reg|Registros~1868_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~952_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~920_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~920_q ),
	.datac(\CPU|Reg|Registros~952_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1868_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1868 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \CPU|Reg|Registros~1016 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1016 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1869 (
// Equation(s):
// \CPU|Reg|Registros~1869_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1868_combout  & ((\CPU|Reg|Registros~1016_q ))) # (!\CPU|Reg|Registros~1868_combout  & (\CPU|Reg|Registros~984_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1868_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~984_q ),
	.datac(\CPU|Reg|Registros~1868_combout ),
	.datad(\CPU|Reg|Registros~1016_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1869_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1869 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1870 (
// Equation(s):
// \CPU|Reg|Registros~1870_combout  = (\CPU|Reg|Registros~1867_combout  & ((\CPU|Reg|Registros~1869_combout ))) # (!\CPU|Reg|Registros~1867_combout  & (\CPU|Reg|Registros~1864_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1867_combout ),
	.datac(\CPU|Reg|Registros~1864_combout ),
	.datad(\CPU|Reg|Registros~1869_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1870_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1870 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~120feeder (
// Equation(s):
// \CPU|Reg|Registros~120feeder_combout  = \CPU|Mux_4|M2R[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[24]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~120feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \CPU|Reg|Registros~120 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~120 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~88feeder (
// Equation(s):
// \CPU|Reg|Registros~88feeder_combout  = \CPU|Mux_4|M2R[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[24]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~88feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \CPU|Reg|Registros~88 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~88 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~344feeder (
// Equation(s):
// \CPU|Reg|Registros~344feeder_combout  = \CPU|Mux_4|M2R[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[24]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~344feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \CPU|Reg|Registros~344 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~344 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1858 (
// Equation(s):
// \CPU|Reg|Registros~1858_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~344_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~88_q ))))

	.dataa(\CPU|Reg|Registros~88_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~344_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1858_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1858 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \CPU|Reg|Registros~376 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~376 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1859 (
// Equation(s):
// \CPU|Reg|Registros~1859_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1858_combout  & ((\CPU|Reg|Registros~376_q ))) # (!\CPU|Reg|Registros~1858_combout  & (\CPU|Reg|Registros~120_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1858_combout ))))

	.dataa(\CPU|Reg|Registros~120_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1858_combout ),
	.datad(\CPU|Reg|Registros~376_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1859_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1859 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \CPU|Reg|Registros~56 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~56 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \CPU|Reg|Registros~312 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~312 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \CPU|Reg|Registros~280 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~280 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \CPU|Reg|Registros~24 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~24 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1860 (
// Equation(s):
// \CPU|Reg|Registros~1860_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~280_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~24_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~280_q ),
	.datad(\CPU|Reg|Registros~24_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1860_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1860 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1861 (
// Equation(s):
// \CPU|Reg|Registros~1861_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1860_combout  & ((\CPU|Reg|Registros~312_q ))) # (!\CPU|Reg|Registros~1860_combout  & (\CPU|Reg|Registros~56_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1860_combout ))))

	.dataa(\CPU|Reg|Registros~56_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~312_q ),
	.datad(\CPU|Reg|Registros~1860_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1861_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1861 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1862 (
// Equation(s):
// \CPU|Reg|Registros~1862_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1859_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1861_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1859_combout ),
	.datad(\CPU|Reg|Registros~1861_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1862_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1862 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1871 (
// Equation(s):
// \CPU|Reg|Registros~1871_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1870_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1862_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1870_combout ),
	.datad(\CPU|Reg|Registros~1862_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1871_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1871 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \CPU|Reg|Registros~951 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~951 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \CPU|Reg|Registros~983 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~983 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \CPU|Reg|Registros~919 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~919 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2117 (
// Equation(s):
// \CPU|Reg|Registros~2117_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~983_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~919_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~983_q ),
	.datac(\CPU|Reg|Registros~919_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2117 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \CPU|Reg|Registros~1015 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1015 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2118 (
// Equation(s):
// \CPU|Reg|Registros~2118_combout  = (\CPU|Reg|Registros~2117_combout  & (((\CPU|Reg|Registros~1015_q ) # (!\CPU|MI|Mux15~1_combout )))) # (!\CPU|Reg|Registros~2117_combout  & (\CPU|Reg|Registros~951_q  & ((\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~951_q ),
	.datab(\CPU|Reg|Registros~2117_combout ),
	.datac(\CPU|Reg|Registros~1015_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2118 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \CPU|Reg|Registros~631 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~631 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2115 (
// Equation(s):
// \CPU|Reg|Registros~2115_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~631_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~631_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2115 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \CPU|Reg|Registros~727 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~727 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \CPU|Reg|Registros~759 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~759 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \CPU|Reg|Registros~663 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~663 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \CPU|Reg|Registros~695 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~695 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2113 (
// Equation(s):
// \CPU|Reg|Registros~2113_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~695_q ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~663_q ))))

	.dataa(\CPU|Reg|Registros~663_q ),
	.datab(\CPU|Reg|Registros~695_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2113 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2114 (
// Equation(s):
// \CPU|Reg|Registros~2114_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2113_combout  & ((\CPU|Reg|Registros~759_q ))) # (!\CPU|Reg|Registros~2113_combout  & (\CPU|Reg|Registros~727_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2113_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~727_q ),
	.datac(\CPU|Reg|Registros~759_q ),
	.datad(\CPU|Reg|Registros~2113_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2114 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2116 (
// Equation(s):
// \CPU|Reg|Registros~2116_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~2114_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2115_combout  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|Reg|Registros~2115_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2114_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2116 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~887feeder (
// Equation(s):
// \CPU|Reg|Registros~887feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[23]~180_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~887feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \CPU|Reg|Registros~887 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~887 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2112 (
// Equation(s):
// \CPU|Reg|Registros~2112_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~887_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~887_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2112 .lut_mask = 16'hCF00;
defparam \CPU|Reg|Registros~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2119 (
// Equation(s):
// \CPU|Reg|Registros~2119_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2116_combout  & (\CPU|Reg|Registros~2118_combout )) # (!\CPU|Reg|Registros~2116_combout  & ((\CPU|Reg|Registros~2112_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2116_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2118_combout ),
	.datac(\CPU|Reg|Registros~2116_combout ),
	.datad(\CPU|Reg|Registros~2112_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2119 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \CPU|Reg|Registros~439 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~439 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \CPU|Reg|Registros~55 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~55 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \CPU|Reg|Registros~311 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~311 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2120 (
// Equation(s):
// \CPU|Reg|Registros~2120_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~311_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~55_q )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~55_q ),
	.datad(\CPU|Reg|Registros~311_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2120 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2121 (
// Equation(s):
// \CPU|Reg|Registros~2121_combout  = (\CPU|Reg|Registros~2120_combout  & ((\CPU|Reg|Registros~439_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~439_q ),
	.datad(\CPU|Reg|Registros~2120_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2121 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \CPU|Reg|Registros~119 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~119 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \CPU|Reg|Registros~375 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[23]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~375 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2127 (
// Equation(s):
// \CPU|Reg|Registros~2127_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~375_q ) # (\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~119_q  & ((!\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~119_q ),
	.datab(\CPU|Reg|Registros~375_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2127 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2128 (
// Equation(s):
// \CPU|Reg|Registros~2128_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~247_q  & !\CPU|Reg|Registros~2127_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2127_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~247_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2127_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2128 .lut_mask = 16'h0FC0;
defparam \CPU|Reg|Registros~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~407feeder (
// Equation(s):
// \CPU|Reg|Registros~407feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[23]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~407feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \CPU|Reg|Registros~407 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~407 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~279feeder (
// Equation(s):
// \CPU|Reg|Registros~279feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[23]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~279feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~279feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~279feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N11
dffeas \CPU|Reg|Registros~279 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~279 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \CPU|Reg|Registros~23 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~23 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2124 (
// Equation(s):
// \CPU|Reg|Registros~2124_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~23_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~23_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2124 .lut_mask = 16'hF00C;
defparam \CPU|Reg|Registros~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2125 (
// Equation(s):
// \CPU|Reg|Registros~2125_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2124_combout  & (\CPU|Reg|Registros~407_q )) # (!\CPU|Reg|Registros~2124_combout  & ((\CPU|Reg|Registros~279_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2124_combout ))))

	.dataa(\CPU|Reg|Registros~407_q ),
	.datab(\CPU|Reg|Registros~279_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2124_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2125 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \CPU|Reg|Registros~343feeder (
// Equation(s):
// \CPU|Reg|Registros~343feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[23]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~343feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \CPU|Reg|Registros~343 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~343 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \CPU|Reg|Registros~471 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~471 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \CPU|Reg|Registros~215feeder (
// Equation(s):
// \CPU|Reg|Registros~215feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[23]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~215feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N1
dffeas \CPU|Reg|Registros~215 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~215 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \CPU|Reg|Registros~87 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[23]~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~87 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2122 (
// Equation(s):
// \CPU|Reg|Registros~2122_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~215_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~87_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~215_q ),
	.datac(\CPU|Reg|Registros~87_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2122 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2123 (
// Equation(s):
// \CPU|Reg|Registros~2123_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2122_combout  & ((\CPU|Reg|Registros~471_q ))) # (!\CPU|Reg|Registros~2122_combout  & (\CPU|Reg|Registros~343_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2122_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~343_q ),
	.datac(\CPU|Reg|Registros~471_q ),
	.datad(\CPU|Reg|Registros~2122_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2123 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2126 (
// Equation(s):
// \CPU|Reg|Registros~2126_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout ) # (\CPU|Reg|Registros~2123_combout )))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2125_combout  & (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2125_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2123_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2126 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2129 (
// Equation(s):
// \CPU|Reg|Registros~2129_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2126_combout  & ((\CPU|Reg|Registros~2128_combout ))) # (!\CPU|Reg|Registros~2126_combout  & (\CPU|Reg|Registros~2121_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2126_combout ))))

	.dataa(\CPU|Reg|Registros~2121_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2128_combout ),
	.datad(\CPU|Reg|Registros~2126_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2129 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \CPU|MR2A|Saida[23]~9 (
// Equation(s):
// \CPU|MR2A|Saida[23]~9_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2119_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2129_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2119_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2129_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[23]~9 .lut_mask = 16'h0D08;
defparam \CPU|MR2A|Saida[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Mux27~4 (
// Equation(s):
// \CPU|ULA|Mux27~4_combout  = (\CPU|MI|Mux3~2_combout ) # ((\CPU|MI|Mux5~1_combout  & (\CPU|MI|Mux4~2_combout  $ (!\CPU|MI|Mux2~1_combout ))))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~4 .lut_mask = 16'hEAAE;
defparam \CPU|ULA|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Mux27~5 (
// Equation(s):
// \CPU|ULA|Mux27~5_combout  = (\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux31~7_combout ) # (\CPU|ULA|Mux27~4_combout )))

	.dataa(gnd),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~5 .lut_mask = 16'hF0C0;
defparam \CPU|ULA|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1400 (
// Equation(s):
// \CPU|Reg|Registros~1400_combout  = (\CPU|MI|Mux9~0_combout  & \CPU|MI|Mux10~1_combout )

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1400 .lut_mask = 16'hAA00;
defparam \CPU|Reg|Registros~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \CPU|Reg|Registros~886 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~886 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1822 (
// Equation(s):
// \CPU|Reg|Registros~1822_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~886_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~886_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1822_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1822 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \CPU|Reg|Registros~630 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~630 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1823 (
// Equation(s):
// \CPU|Reg|Registros~1823_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~630_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~630_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1823_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1823 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1824 (
// Equation(s):
// \CPU|Reg|Registros~1824_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1822_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1823_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1822_combout ),
	.datad(\CPU|Reg|Registros~1823_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1824_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1824 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \CPU|Reg|Registros~726feeder (
// Equation(s):
// \CPU|Reg|Registros~726feeder_combout  = \CPU|Mux_4|M2R[22]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[22]~171_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~726feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~726feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~726feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \CPU|Reg|Registros~726 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~726 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \CPU|Reg|Registros~662 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~662 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \CPU|Reg|Registros~694 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~694 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1820 (
// Equation(s):
// \CPU|Reg|Registros~1820_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~694_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~662_q ))))

	.dataa(\CPU|Reg|Registros~662_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~694_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1820_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1820 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \CPU|Reg|Registros~758 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~758 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1821 (
// Equation(s):
// \CPU|Reg|Registros~1821_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1820_combout  & ((\CPU|Reg|Registros~758_q ))) # (!\CPU|Reg|Registros~1820_combout  & (\CPU|Reg|Registros~726_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1820_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~726_q ),
	.datac(\CPU|Reg|Registros~1820_combout ),
	.datad(\CPU|Reg|Registros~758_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1821_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1821 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \CPU|Reg|Registros~1014 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1014 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \CPU|Reg|Registros~918 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~918 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \CPU|Reg|Registros~982 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~982 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1825 (
// Equation(s):
// \CPU|Reg|Registros~1825_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~982_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~918_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~918_q ),
	.datac(\CPU|Reg|Registros~982_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1825_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1825 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~950feeder (
// Equation(s):
// \CPU|Reg|Registros~950feeder_combout  = \CPU|Mux_4|M2R[22]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[22]~171_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~950feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \CPU|Reg|Registros~950 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~950 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1826 (
// Equation(s):
// \CPU|Reg|Registros~1826_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1825_combout  & (\CPU|Reg|Registros~1014_q )) # (!\CPU|Reg|Registros~1825_combout  & ((\CPU|Reg|Registros~950_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1825_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1014_q ),
	.datac(\CPU|Reg|Registros~1825_combout ),
	.datad(\CPU|Reg|Registros~950_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1826_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1826 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1827 (
// Equation(s):
// \CPU|Reg|Registros~1827_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1824_combout  & ((\CPU|Reg|Registros~1826_combout ))) # (!\CPU|Reg|Registros~1824_combout  & (\CPU|Reg|Registros~1821_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (\CPU|Reg|Registros~1824_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1824_combout ),
	.datac(\CPU|Reg|Registros~1821_combout ),
	.datad(\CPU|Reg|Registros~1826_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1827_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1827 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \CPU|Reg|Registros~310 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~310 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \CPU|Reg|Registros~54 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~54 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1828 (
// Equation(s):
// \CPU|Reg|Registros~1828_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~310_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~54_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~310_q ),
	.datad(\CPU|Reg|Registros~54_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1828_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1828 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \CPU|Reg|Registros~438feeder (
// Equation(s):
// \CPU|Reg|Registros~438feeder_combout  = \CPU|Mux_4|M2R[22]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[22]~171_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~438feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \CPU|Reg|Registros~438 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~438 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1829 (
// Equation(s):
// \CPU|Reg|Registros~1829_combout  = (\CPU|Reg|Registros~1828_combout  & ((\CPU|Reg|Registros~438_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1828_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~438_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1829_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1829 .lut_mask = 16'hAA22;
defparam \CPU|Reg|Registros~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \CPU|Reg|Registros~246 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~246 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \CPU|Reg|Registros~374 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~374 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \CPU|Reg|Registros~118 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~118 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1835 (
// Equation(s):
// \CPU|Reg|Registros~1835_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~374_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~118_q )))))

	.dataa(\CPU|Reg|Registros~374_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~118_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1835_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1835 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1836 (
// Equation(s):
// \CPU|Reg|Registros~1836_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~246_q  & !\CPU|Reg|Registros~1835_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1835_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~246_q ),
	.datad(\CPU|Reg|Registros~1835_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1836_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1836 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \CPU|Reg|Registros~86 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~86 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \CPU|Reg|Registros~342 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~342 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1830 (
// Equation(s):
// \CPU|Reg|Registros~1830_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~342_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~86_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~86_q ),
	.datac(\CPU|Reg|Registros~342_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1830_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1830 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \CPU|Reg|Registros~470 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~470 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1831 (
// Equation(s):
// \CPU|Reg|Registros~1831_combout  = (\CPU|Reg|Registros~1830_combout  & ((\CPU|Reg|Registros~470_q ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1830_combout  & (((\CPU|Reg|Registros~214_q  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1830_combout ),
	.datab(\CPU|Reg|Registros~470_q ),
	.datac(\CPU|Reg|Registros~214_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1831_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1831 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \CPU|Reg|Registros~406 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~406 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \CPU|Reg|Registros~278 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~278 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~22feeder (
// Equation(s):
// \CPU|Reg|Registros~22feeder_combout  = \CPU|Mux_4|M2R[22]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[22]~171_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~22feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \CPU|Reg|Registros~22 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~22 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1832 (
// Equation(s):
// \CPU|Reg|Registros~1832_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~278_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~22_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~278_q ),
	.datab(\CPU|Reg|Registros~22_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1832_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1832 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1833 (
// Equation(s):
// \CPU|Reg|Registros~1833_combout  = (\CPU|Reg|Registros~1832_combout  & ((\CPU|Reg|Registros~406_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~406_q ),
	.datad(\CPU|Reg|Registros~1832_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1833_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1833 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1834 (
// Equation(s):
// \CPU|Reg|Registros~1834_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1831_combout ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((!\CPU|MI|Mux10~1_combout  & \CPU|Reg|Registros~1833_combout ))))

	.dataa(\CPU|Reg|Registros~1831_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~1833_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1834_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1834 .lut_mask = 16'hCBC8;
defparam \CPU|Reg|Registros~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1837 (
// Equation(s):
// \CPU|Reg|Registros~1837_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1834_combout  & ((\CPU|Reg|Registros~1836_combout ))) # (!\CPU|Reg|Registros~1834_combout  & (\CPU|Reg|Registros~1829_combout )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1834_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1829_combout ),
	.datac(\CPU|Reg|Registros~1836_combout ),
	.datad(\CPU|Reg|Registros~1834_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1837_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1837 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1838 (
// Equation(s):
// \CPU|Reg|Registros~1838_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1827_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1837_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1827_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1837_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1838_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1838 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~163 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~163_combout  = (\CPU|Reg|Registros~1838_combout  & ((\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[22]~10_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1838_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|Reg|Registros~1838_combout ),
	.datad(\CPU|MR2A|Saida[22]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~163 .lut_mask = 16'hCBA1;
defparam \CPU|Mux_4|M2R[22]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2130 (
// Equation(s):
// \CPU|Reg|Registros~2130_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~726_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~662_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~726_q ),
	.datac(\CPU|Reg|Registros~662_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2130 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2131 (
// Equation(s):
// \CPU|Reg|Registros~2131_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2130_combout  & ((\CPU|Reg|Registros~758_q ))) # (!\CPU|Reg|Registros~2130_combout  & (\CPU|Reg|Registros~694_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2130_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~694_q ),
	.datac(\CPU|Reg|Registros~758_q ),
	.datad(\CPU|Reg|Registros~2130_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2131 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2132 (
// Equation(s):
// \CPU|Reg|Registros~2132_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~950_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~918_q )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~950_q ),
	.datac(\CPU|Reg|Registros~918_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2132 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2133 (
// Equation(s):
// \CPU|Reg|Registros~2133_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2132_combout  & ((\CPU|Reg|Registros~1014_q ))) # (!\CPU|Reg|Registros~2132_combout  & (\CPU|Reg|Registros~982_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2132_combout ))))

	.dataa(\CPU|Reg|Registros~982_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1014_q ),
	.datad(\CPU|Reg|Registros~2132_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2133 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2134 (
// Equation(s):
// \CPU|Reg|Registros~2134_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2133_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2131_combout )))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2131_combout ),
	.datad(\CPU|Reg|Registros~2133_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2134 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2467 (
// Equation(s):
// \CPU|Reg|Registros~2467_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2134_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2144_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2144_combout ),
	.datad(\CPU|Reg|Registros~2134_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2467 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~167 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~167_combout  = (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|Reg|Registros~2467_combout )))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|Reg|Registros~2467_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~167 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[22]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \CPU|Mux_4|Equal1~4 (
// Equation(s):
// \CPU|Mux_4|Equal1~4_combout  = (\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux4~2_combout  & !\CPU|MI|Mux3~2_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux4~2_combout ),
	.datad(\CPU|MI|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|Equal1~4 .lut_mask = 16'h00C0;
defparam \CPU|Mux_4|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \Switches[3]~input (
	.i(Switches[3]),
	.ibar(gnd),
	.o(\Switches[3]~input_o ));
// synopsys translate_off
defparam \Switches[3]~input .bus_hold = "false";
defparam \Switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \Switches[4]~input (
	.i(Switches[4]),
	.ibar(gnd),
	.o(\Switches[4]~input_o ));
// synopsys translate_off
defparam \Switches[4]~input .bus_hold = "false";
defparam \Switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \CPU|MI|Mux26~0 (
// Equation(s):
// \CPU|MI|Mux26~0_combout  = (!\CPU|PC|Endereco [2] & !\CPU|PC|Endereco [3])

	.dataa(gnd),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MI|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux26~0 .lut_mask = 16'h0303;
defparam \CPU|MI|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \Switches[6]~input (
	.i(Switches[6]),
	.ibar(gnd),
	.o(\Switches[6]~input_o ));
// synopsys translate_off
defparam \Switches[6]~input .bus_hold = "false";
defparam \Switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \CPU|Reg|Registros~65 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~65 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \CPU|Reg|Registros~97 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~97 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2443 (
// Equation(s):
// \CPU|Reg|Registros~2443_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~97_q )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~65_q  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|Reg|Registros~65_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~97_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2443 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \CPU|Reg|Registros~353 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~353 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \CPU|Reg|Registros~321 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~321 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2444 (
// Equation(s):
// \CPU|Reg|Registros~2444_combout  = (\CPU|Reg|Registros~2443_combout  & ((\CPU|Reg|Registros~353_q ) # ((!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2443_combout  & (((\CPU|Reg|Registros~321_q  & \CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~2443_combout ),
	.datab(\CPU|Reg|Registros~353_q ),
	.datac(\CPU|Reg|Registros~321_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2444 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N7
dffeas \CPU|Reg|Registros~289 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~289 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \CPU|Reg|Registros~33 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~33 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \CPU|Reg|Registros~1 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \CPU|Reg|Registros~257 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~257 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2445 (
// Equation(s):
// \CPU|Reg|Registros~2445_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~257_q ) # (\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~1_q  & ((!\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~1_q ),
	.datac(\CPU|Reg|Registros~257_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2445 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2446 (
// Equation(s):
// \CPU|Reg|Registros~2446_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2445_combout  & (\CPU|Reg|Registros~289_q )) # (!\CPU|Reg|Registros~2445_combout  & ((\CPU|Reg|Registros~33_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2445_combout ))))

	.dataa(\CPU|Reg|Registros~289_q ),
	.datab(\CPU|Reg|Registros~33_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2445_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2446 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2447 (
// Equation(s):
// \CPU|Reg|Registros~2447_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2444_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2446_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2444_combout ),
	.datad(\CPU|Reg|Registros~2446_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2447 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \CPU|Reg|Registros~929feeder (
// Equation(s):
// \CPU|Reg|Registros~929feeder_combout  = \CPU|Mux_4|M2R[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~929feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \CPU|Reg|Registros~929 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~929 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \CPU|Reg|Registros~993 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~993 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \CPU|Reg|Registros~961feeder (
// Equation(s):
// \CPU|Reg|Registros~961feeder_combout  = \CPU|Mux_4|M2R[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~961feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~961feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~961feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \CPU|Reg|Registros~961 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~961 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~897feeder (
// Equation(s):
// \CPU|Reg|Registros~897feeder_combout  = \CPU|Mux_4|M2R[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~897feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \CPU|Reg|Registros~897 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~897 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2450 (
// Equation(s):
// \CPU|Reg|Registros~2450_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~961_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~897_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~961_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~897_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2450 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2451 (
// Equation(s):
// \CPU|Reg|Registros~2451_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2450_combout  & ((\CPU|Reg|Registros~993_q ))) # (!\CPU|Reg|Registros~2450_combout  & (\CPU|Reg|Registros~929_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2450_combout ))))

	.dataa(\CPU|Reg|Registros~929_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~993_q ),
	.datad(\CPU|Reg|Registros~2450_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2451 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \CPU|Reg|Registros~705 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~705 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \CPU|Reg|Registros~737 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~737 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \CPU|Reg|Registros~673 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~673 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \CPU|Reg|Registros~641 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~641 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2448 (
// Equation(s):
// \CPU|Reg|Registros~2448_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~673_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~641_q )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~673_q ),
	.datac(\CPU|Reg|Registros~641_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2448 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2449 (
// Equation(s):
// \CPU|Reg|Registros~2449_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2448_combout  & ((\CPU|Reg|Registros~737_q ))) # (!\CPU|Reg|Registros~2448_combout  & (\CPU|Reg|Registros~705_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2448_combout ))))

	.dataa(\CPU|Reg|Registros~705_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~737_q ),
	.datad(\CPU|Reg|Registros~2448_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2449 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2452 (
// Equation(s):
// \CPU|Reg|Registros~2452_combout  = (\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2451_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2449_combout )))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|Reg|Registros~2451_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2449_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2452 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2453 (
// Equation(s):
// \CPU|Reg|Registros~2453_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2452_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2447_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2447_combout ),
	.datad(\CPU|Reg|Registros~2452_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2453 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \CPU|Reg|Registros~323 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~323 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \CPU|Reg|Registros~355 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~355 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~291feeder (
// Equation(s):
// \CPU|Reg|Registros~291feeder_combout  = \CPU|Mux_4|M2R[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[3]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~291feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \CPU|Reg|Registros~291 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~291 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~259feeder (
// Equation(s):
// \CPU|Reg|Registros~259feeder_combout  = \CPU|Mux_4|M2R[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[3]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~259feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \CPU|Reg|Registros~259 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~259 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2421 (
// Equation(s):
// \CPU|Reg|Registros~2421_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~291_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~259_q )))))

	.dataa(\CPU|Reg|Registros~291_q ),
	.datab(\CPU|Reg|Registros~259_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2421 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2422 (
// Equation(s):
// \CPU|Reg|Registros~2422_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2421_combout  & ((\CPU|Reg|Registros~355_q ))) # (!\CPU|Reg|Registros~2421_combout  & (\CPU|Reg|Registros~323_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2421_combout ))))

	.dataa(\CPU|Reg|Registros~323_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~355_q ),
	.datad(\CPU|Reg|Registros~2421_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2422 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \CPU|Reg|Registros~3 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~3 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \CPU|Reg|Registros~35 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~35 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2423 (
// Equation(s):
// \CPU|Reg|Registros~2423_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~35_q ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~3_q ))))

	.dataa(\CPU|Reg|Registros~3_q ),
	.datab(\CPU|Reg|Registros~35_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2423 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \CPU|Reg|Registros~67 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~67 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \CPU|Reg|Registros~99 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~99 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2424 (
// Equation(s):
// \CPU|Reg|Registros~2424_combout  = (\CPU|Reg|Registros~2423_combout  & (((\CPU|Reg|Registros~99_q )) # (!\CPU|MI|Mux14~1_combout ))) # (!\CPU|Reg|Registros~2423_combout  & (\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~67_q )))

	.dataa(\CPU|Reg|Registros~2423_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~67_q ),
	.datad(\CPU|Reg|Registros~99_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2424 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2490 (
// Equation(s):
// \CPU|Reg|Registros~2490_combout  = (\CPU|MI|Mux12~0_combout  & ((\CPU|PC|Endereco [3] & ((\CPU|Reg|Registros~2424_combout ))) # (!\CPU|PC|Endereco [3] & (\CPU|Reg|Registros~2422_combout )))) # (!\CPU|MI|Mux12~0_combout  & 
// (((\CPU|Reg|Registros~2424_combout ))))

	.dataa(\CPU|MI|Mux12~0_combout ),
	.datab(\CPU|Reg|Registros~2422_combout ),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|Reg|Registros~2424_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2490 .lut_mask = 16'hFD08;
defparam \CPU|Reg|Registros~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2384 (
// Equation(s):
// \CPU|Reg|Registros~2384_combout  = (\CPU|MI|Mux14~1_combout  & \CPU|MI|Mux12~1_combout )

	.dataa(gnd),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2384 .lut_mask = 16'hC0C0;
defparam \CPU|Reg|Registros~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2385 (
// Equation(s):
// \CPU|Reg|Registros~2385_combout  = (!\CPU|MI|Mux12~1_combout  & \CPU|Reg|Registros~2384_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2384_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2385 .lut_mask = 16'h0F00;
defparam \CPU|Reg|Registros~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \CPU|Reg|Registros~867 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~867 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2517 (
// Equation(s):
// \CPU|Reg|Registros~2517_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~867_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~611_q ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~611_q ),
	.datac(\CPU|Reg|Registros~867_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2517_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2517 .lut_mask = 16'hE400;
defparam \CPU|Reg|Registros~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2427 (
// Equation(s):
// \CPU|Reg|Registros~2427_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux13~1_combout ) # (\CPU|Reg|Registros~2517_combout )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2385_combout  & (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|Reg|Registros~2385_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2517_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2427 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~963feeder (
// Equation(s):
// \CPU|Reg|Registros~963feeder_combout  = \CPU|Mux_4|M2R[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[3]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~963feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~963feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~963feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \CPU|Reg|Registros~963 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~963 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \CPU|Reg|Registros~899 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~899 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \CPU|Reg|Registros~643 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~643 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \CPU|Reg|Registros~707 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~707 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2425 (
// Equation(s):
// \CPU|Reg|Registros~2425_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~707_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~643_q ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~643_q ),
	.datad(\CPU|Reg|Registros~707_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2425 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2426 (
// Equation(s):
// \CPU|Reg|Registros~2426_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2425_combout  & (\CPU|Reg|Registros~963_q )) # (!\CPU|Reg|Registros~2425_combout  & ((\CPU|Reg|Registros~899_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2425_combout ))))

	.dataa(\CPU|Reg|Registros~963_q ),
	.datab(\CPU|Reg|Registros~899_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2425_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2426 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \CPU|Reg|Registros~995 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~995 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \CPU|Reg|Registros~931feeder (
// Equation(s):
// \CPU|Reg|Registros~931feeder_combout  = \CPU|Mux_4|M2R[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[3]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~931feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \CPU|Reg|Registros~931 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~931 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \CPU|Reg|Registros~675 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~675 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \CPU|Reg|Registros~739 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~739 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2428 (
// Equation(s):
// \CPU|Reg|Registros~2428_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~739_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~675_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~675_q ),
	.datac(\CPU|Reg|Registros~739_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2428 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2429 (
// Equation(s):
// \CPU|Reg|Registros~2429_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2428_combout  & (\CPU|Reg|Registros~995_q )) # (!\CPU|Reg|Registros~2428_combout  & ((\CPU|Reg|Registros~931_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2428_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~995_q ),
	.datac(\CPU|Reg|Registros~931_q ),
	.datad(\CPU|Reg|Registros~2428_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2429 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2430 (
// Equation(s):
// \CPU|Reg|Registros~2430_combout  = (\CPU|Reg|Registros~2427_combout  & ((\CPU|Reg|Registros~2429_combout ))) # (!\CPU|Reg|Registros~2427_combout  & (\CPU|Reg|Registros~2426_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~2427_combout ),
	.datac(\CPU|Reg|Registros~2426_combout ),
	.datad(\CPU|Reg|Registros~2429_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2430 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2431 (
// Equation(s):
// \CPU|Reg|Registros~2431_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2430_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2490_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2490_combout ),
	.datad(\CPU|Reg|Registros~2430_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2431 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \CPU|Reg|Registros~614 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~614 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \CPU|Reg|Registros~870 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~870 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2515 (
// Equation(s):
// \CPU|Reg|Registros~2515_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~870_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~614_q ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~614_q ),
	.datac(\CPU|Reg|Registros~870_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2515_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2515 .lut_mask = 16'hE400;
defparam \CPU|Reg|Registros~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2386 (
// Equation(s):
// \CPU|Reg|Registros~2386_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2515_combout ))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2385_combout ))))

	.dataa(\CPU|Reg|Registros~2385_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2515_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2386 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~998feeder (
// Equation(s):
// \CPU|Reg|Registros~998feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[6]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~998feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~998feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~998feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \CPU|Reg|Registros~998 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~998feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~998 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \CPU|Reg|Registros~934 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~934 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \CPU|Reg|Registros~742 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~742 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \CPU|Reg|Registros~678 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~678 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2387 (
// Equation(s):
// \CPU|Reg|Registros~2387_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~742_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~678_q )))))

	.dataa(\CPU|Reg|Registros~742_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~678_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2387 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2388 (
// Equation(s):
// \CPU|Reg|Registros~2388_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2387_combout  & (\CPU|Reg|Registros~998_q )) # (!\CPU|Reg|Registros~2387_combout  & ((\CPU|Reg|Registros~934_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2387_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~998_q ),
	.datac(\CPU|Reg|Registros~934_q ),
	.datad(\CPU|Reg|Registros~2387_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2388 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~966feeder (
// Equation(s):
// \CPU|Reg|Registros~966feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[6]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~966feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \CPU|Reg|Registros~966 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~966 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \CPU|Reg|Registros~902 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~902 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \CPU|Reg|Registros~646 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~646 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~710feeder (
// Equation(s):
// \CPU|Reg|Registros~710feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[6]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~710feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \CPU|Reg|Registros~710 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~710 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2382 (
// Equation(s):
// \CPU|Reg|Registros~2382_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~710_q )))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~646_q  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~646_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~710_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2382 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2383 (
// Equation(s):
// \CPU|Reg|Registros~2383_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2382_combout  & (\CPU|Reg|Registros~966_q )) # (!\CPU|Reg|Registros~2382_combout  & ((\CPU|Reg|Registros~902_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2382_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~966_q ),
	.datac(\CPU|Reg|Registros~902_q ),
	.datad(\CPU|Reg|Registros~2382_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2383 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2389 (
// Equation(s):
// \CPU|Reg|Registros~2389_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2386_combout  & (\CPU|Reg|Registros~2388_combout )) # (!\CPU|Reg|Registros~2386_combout  & ((\CPU|Reg|Registros~2383_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2386_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2386_combout ),
	.datac(\CPU|Reg|Registros~2388_combout ),
	.datad(\CPU|Reg|Registros~2383_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2389 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \CPU|Reg|Registros~454 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~454 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \CPU|Reg|Registros~390 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~390 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \CPU|Reg|Registros~422 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~422 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2396 (
// Equation(s):
// \CPU|Reg|Registros~2396_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~422_q ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~390_q ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~390_q ),
	.datac(\CPU|Reg|Registros~422_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2396 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2397 (
// Equation(s):
// \CPU|Reg|Registros~2397_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~454_q  & !\CPU|Reg|Registros~2396_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2396_combout )))

	.dataa(\CPU|Reg|Registros~454_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2396_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2397 .lut_mask = 16'h3388;
defparam \CPU|Reg|Registros~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \CPU|Reg|Registros~198 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~198 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2390 (
// Equation(s):
// \CPU|Reg|Registros~2390_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~1970_combout  & (\CPU|Reg|Registros~230_q )) # (!\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~198_q ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~1970_combout ))))

	.dataa(\CPU|Reg|Registros~230_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~198_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2390 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \CPU|Reg|Registros~70feeder (
// Equation(s):
// \CPU|Reg|Registros~70feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[6]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~70feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \CPU|Reg|Registros~70 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~70 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \CPU|Reg|Registros~102 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~102 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N19
dffeas \CPU|Reg|Registros~38 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~38 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \CPU|Reg|Registros~6 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~6 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2393 (
// Equation(s):
// \CPU|Reg|Registros~2393_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~38_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~6_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~38_q ),
	.datab(\CPU|Reg|Registros~6_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2393 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2394 (
// Equation(s):
// \CPU|Reg|Registros~2394_combout  = (\CPU|Reg|Registros~2393_combout  & (((\CPU|Reg|Registros~102_q ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2393_combout  & (\CPU|Reg|Registros~70_q  & ((\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~70_q ),
	.datab(\CPU|Reg|Registros~102_q ),
	.datac(\CPU|Reg|Registros~2393_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2394 .lut_mask = 16'hCAF0;
defparam \CPU|Reg|Registros~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~358feeder (
// Equation(s):
// \CPU|Reg|Registros~358feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[6]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~358feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \CPU|Reg|Registros~358 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~358 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \CPU|Reg|Registros~326 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~326 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \CPU|Reg|Registros~262 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~262 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~294feeder (
// Equation(s):
// \CPU|Reg|Registros~294feeder_combout  = \CPU|Mux_4|M2R[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[6]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~294feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \CPU|Reg|Registros~294 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~294 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2391 (
// Equation(s):
// \CPU|Reg|Registros~2391_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~294_q ) # (\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~262_q  & ((!\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~262_q ),
	.datab(\CPU|Reg|Registros~294_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2391 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2392 (
// Equation(s):
// \CPU|Reg|Registros~2392_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2391_combout  & (\CPU|Reg|Registros~358_q )) # (!\CPU|Reg|Registros~2391_combout  & ((\CPU|Reg|Registros~326_q ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2391_combout ))))

	.dataa(\CPU|Reg|Registros~358_q ),
	.datab(\CPU|Reg|Registros~326_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2391_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2392 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2395 (
// Equation(s):
// \CPU|Reg|Registros~2395_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~2392_combout )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2394_combout )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2394_combout ),
	.datad(\CPU|Reg|Registros~2392_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2395 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2398 (
// Equation(s):
// \CPU|Reg|Registros~2398_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2395_combout  & (\CPU|Reg|Registros~2397_combout )) # (!\CPU|Reg|Registros~2395_combout  & ((\CPU|Reg|Registros~2390_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2395_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2397_combout ),
	.datac(\CPU|Reg|Registros~2390_combout ),
	.datad(\CPU|Reg|Registros~2395_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2398 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2478 (
// Equation(s):
// \CPU|Reg|Registros~2478_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2389_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2398_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2389_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2398_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2478 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \CPU|Reg|Registros~359 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~359 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~103feeder (
// Equation(s):
// \CPU|Reg|Registros~103feeder_combout  = \CPU|Mux_4|M2R[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[7]~28_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~103feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \CPU|Reg|Registros~103 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~103 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1550 (
// Equation(s):
// \CPU|Reg|Registros~1550_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|Reg|Registros~231_q ) # (\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~103_q  & ((!\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~103_q ),
	.datac(\CPU|Reg|Registros~231_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1550_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1550 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1551 (
// Equation(s):
// \CPU|Reg|Registros~1551_combout  = (\CPU|Reg|Registros~1550_combout  & ((!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1550_combout  & (\CPU|Reg|Registros~359_q  & \CPU|MI|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~359_q ),
	.datac(\CPU|Reg|Registros~1550_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1551_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1551 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \CPU|Reg|Registros~327 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~327 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~71feeder (
// Equation(s):
// \CPU|Reg|Registros~71feeder_combout  = \CPU|Mux_4|M2R[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[7]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~71feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \CPU|Reg|Registros~71 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~71 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1543 (
// Equation(s):
// \CPU|Reg|Registros~1543_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~327_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~71_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~327_q ),
	.datad(\CPU|Reg|Registros~71_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1543_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1543 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N29
dffeas \CPU|Reg|Registros~455 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~455 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~199feeder (
// Equation(s):
// \CPU|Reg|Registros~199feeder_combout  = \CPU|Mux_4|M2R[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[7]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~199feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N19
dffeas \CPU|Reg|Registros~199 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~199 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1544 (
// Equation(s):
// \CPU|Reg|Registros~1544_combout  = (\CPU|Reg|Registros~1543_combout  & (((\CPU|Reg|Registros~455_q )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1543_combout  & (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~199_q ))))

	.dataa(\CPU|Reg|Registros~1543_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~455_q ),
	.datad(\CPU|Reg|Registros~199_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1544_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1544 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \CPU|Reg|Registros~423 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~423 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~39feeder (
// Equation(s):
// \CPU|Reg|Registros~39feeder_combout  = \CPU|Mux_4|M2R[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[7]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~39feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \CPU|Reg|Registros~39 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~39 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1545 (
// Equation(s):
// \CPU|Reg|Registros~1545_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~39_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~39_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1545_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1545 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \CPU|Reg|Registros~295 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~295 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1546 (
// Equation(s):
// \CPU|Reg|Registros~1546_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1545_combout  & (\CPU|Reg|Registros~423_q )) # (!\CPU|Reg|Registros~1545_combout  & ((\CPU|Reg|Registros~295_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1545_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~423_q ),
	.datac(\CPU|Reg|Registros~1545_combout ),
	.datad(\CPU|Reg|Registros~295_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1546_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1546 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \CPU|Reg|Registros~263 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~263 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \CPU|Reg|Registros~7 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~7 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1547 (
// Equation(s):
// \CPU|Reg|Registros~1547_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~263_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~7_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~263_q ),
	.datad(\CPU|Reg|Registros~7_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1547_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1547 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \CPU|Reg|Registros~391 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~391 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1548 (
// Equation(s):
// \CPU|Reg|Registros~1548_combout  = (\CPU|Reg|Registros~1547_combout  & ((\CPU|Reg|Registros~391_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1547_combout ),
	.datab(\CPU|Reg|Registros~391_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1548_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1548 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1549 (
// Equation(s):
// \CPU|Reg|Registros~1549_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1546_combout ) # ((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~1548_combout  & !\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1546_combout ),
	.datac(\CPU|Reg|Registros~1548_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1549_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1549 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1552 (
// Equation(s):
// \CPU|Reg|Registros~1552_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1549_combout  & (\CPU|Reg|Registros~1551_combout )) # (!\CPU|Reg|Registros~1549_combout  & ((\CPU|Reg|Registros~1544_combout ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1549_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1551_combout ),
	.datac(\CPU|Reg|Registros~1544_combout ),
	.datad(\CPU|Reg|Registros~1549_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1552_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1552 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N5
dffeas \CPU|Reg|Registros~615 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~615 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1538 (
// Equation(s):
// \CPU|Reg|Registros~1538_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~615_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~615_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1538_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1538 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N29
dffeas \CPU|Reg|Registros~871 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~871 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1537 (
// Equation(s):
// \CPU|Reg|Registros~1537_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~871_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~871_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1537_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1537 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1539 (
// Equation(s):
// \CPU|Reg|Registros~1539_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1537_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1538_combout )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1538_combout ),
	.datad(\CPU|Reg|Registros~1537_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1539_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1539 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \CPU|Reg|Registros~647 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~647 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \CPU|Reg|Registros~711 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~711 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1535 (
// Equation(s):
// \CPU|Reg|Registros~1535_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~711_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~647_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~647_q ),
	.datac(\CPU|Reg|Registros~711_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1535_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1535 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \CPU|Reg|Registros~679 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~679 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \CPU|Reg|Registros~743feeder (
// Equation(s):
// \CPU|Reg|Registros~743feeder_combout  = \CPU|Mux_4|M2R[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[7]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~743feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \CPU|Reg|Registros~743 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~743 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1536 (
// Equation(s):
// \CPU|Reg|Registros~1536_combout  = (\CPU|Reg|Registros~1535_combout  & (((\CPU|Reg|Registros~743_q )) # (!\CPU|MI|Mux10~1_combout ))) # (!\CPU|Reg|Registros~1535_combout  & (\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~679_q )))

	.dataa(\CPU|Reg|Registros~1535_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~679_q ),
	.datad(\CPU|Reg|Registros~743_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1536_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1536 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \CPU|Reg|Registros~999 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~999 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \CPU|Reg|Registros~967 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~967 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \CPU|Reg|Registros~903 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~903 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \CPU|Reg|Registros~935 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~935 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1540 (
// Equation(s):
// \CPU|Reg|Registros~1540_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~935_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~903_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~903_q ),
	.datac(\CPU|Reg|Registros~935_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1540_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1540 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1541 (
// Equation(s):
// \CPU|Reg|Registros~1541_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1540_combout  & (\CPU|Reg|Registros~999_q )) # (!\CPU|Reg|Registros~1540_combout  & ((\CPU|Reg|Registros~967_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1540_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~999_q ),
	.datac(\CPU|Reg|Registros~967_q ),
	.datad(\CPU|Reg|Registros~1540_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1541_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1541 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1542 (
// Equation(s):
// \CPU|Reg|Registros~1542_combout  = (\CPU|Reg|Registros~1539_combout  & (((\CPU|Reg|Registros~1541_combout ) # (!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1539_combout  & (\CPU|Reg|Registros~1536_combout  & ((\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1539_combout ),
	.datab(\CPU|Reg|Registros~1536_combout ),
	.datac(\CPU|Reg|Registros~1541_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1542_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1542 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1553 (
// Equation(s):
// \CPU|Reg|Registros~1553_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1542_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1552_combout ))

	.dataa(\CPU|Reg|Registros~1552_combout ),
	.datab(\CPU|Reg|Registros~1542_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1553_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1553 .lut_mask = 16'hCCAA;
defparam \CPU|Reg|Registros~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2369 (
// Equation(s):
// \CPU|Reg|Registros~2369_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~679_q ) # (\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~647_q  & ((!\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~647_q ),
	.datab(\CPU|Reg|Registros~679_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2369 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2370 (
// Equation(s):
// \CPU|Reg|Registros~2370_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2369_combout  & (\CPU|Reg|Registros~743_q )) # (!\CPU|Reg|Registros~2369_combout  & ((\CPU|Reg|Registros~711_q ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2369_combout ))))

	.dataa(\CPU|Reg|Registros~743_q ),
	.datab(\CPU|Reg|Registros~711_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2369_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2370 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2371 (
// Equation(s):
// \CPU|Reg|Registros~2371_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~935_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~903_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~935_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~903_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2371 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2372 (
// Equation(s):
// \CPU|Reg|Registros~2372_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2371_combout  & ((\CPU|Reg|Registros~999_q ))) # (!\CPU|Reg|Registros~2371_combout  & (\CPU|Reg|Registros~967_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2371_combout ))))

	.dataa(\CPU|Reg|Registros~967_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~999_q ),
	.datad(\CPU|Reg|Registros~2371_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2372 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2373 (
// Equation(s):
// \CPU|Reg|Registros~2373_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2372_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2370_combout )))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2370_combout ),
	.datad(\CPU|Reg|Registros~2372_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2373 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \CPU|MR2A|Saida[7]~25 (
// Equation(s):
// \CPU|MR2A|Saida[7]~25_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2373_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2381_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2373_combout ),
	.datad(\CPU|Reg|Registros~2381_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[7]~25 .lut_mask = 16'h5140;
defparam \CPU|MR2A|Saida[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \CPU|MR2A|Saida[6]~26 (
// Equation(s):
// \CPU|MR2A|Saida[6]~26_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2389_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2398_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2389_combout ),
	.datad(\CPU|Reg|Registros~2398_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[6]~26 .lut_mask = 16'h5140;
defparam \CPU|MR2A|Saida[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \CPU|Reg|Registros~197 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~197 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \CPU|Reg|Registros~453 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~453 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \CPU|Reg|Registros~69 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~69 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~325feeder (
// Equation(s):
// \CPU|Reg|Registros~325feeder_combout  = \CPU|Mux_4|M2R[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~325feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \CPU|Reg|Registros~325 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~325 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1505 (
// Equation(s):
// \CPU|Reg|Registros~1505_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~325_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~69_q )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~69_q ),
	.datad(\CPU|Reg|Registros~325_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1505_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1505 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1506 (
// Equation(s):
// \CPU|Reg|Registros~1506_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1505_combout  & ((\CPU|Reg|Registros~453_q ))) # (!\CPU|Reg|Registros~1505_combout  & (\CPU|Reg|Registros~197_q )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1505_combout ))))

	.dataa(\CPU|Reg|Registros~197_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~453_q ),
	.datad(\CPU|Reg|Registros~1505_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1506_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1506 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \CPU|Reg|Registros~37 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~37 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1507 (
// Equation(s):
// \CPU|Reg|Registros~1507_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & (!\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~37_q ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~37_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1507_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1507 .lut_mask = 16'h9988;
defparam \CPU|Reg|Registros~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \CPU|Reg|Registros~421 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~421 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~293feeder (
// Equation(s):
// \CPU|Reg|Registros~293feeder_combout  = \CPU|Mux_4|M2R[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~293feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \CPU|Reg|Registros~293 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~293 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1508 (
// Equation(s):
// \CPU|Reg|Registros~1508_combout  = (\CPU|Reg|Registros~1507_combout  & (((\CPU|Reg|Registros~421_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1507_combout  & (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~293_q ))))

	.dataa(\CPU|Reg|Registros~1507_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~421_q ),
	.datad(\CPU|Reg|Registros~293_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1508_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1508 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \CPU|Reg|Registros~261 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~261 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \CPU|Reg|Registros~5 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~5 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1509 (
// Equation(s):
// \CPU|Reg|Registros~1509_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~261_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~5_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~261_q ),
	.datad(\CPU|Reg|Registros~5_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1509_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1509 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \CPU|Reg|Registros~389 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~389 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1510 (
// Equation(s):
// \CPU|Reg|Registros~1510_combout  = (\CPU|Reg|Registros~1509_combout  & ((\CPU|Reg|Registros~389_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1509_combout ),
	.datac(\CPU|Reg|Registros~389_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1510_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1510 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1511 (
// Equation(s):
// \CPU|Reg|Registros~1511_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~1508_combout )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1510_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1508_combout ),
	.datad(\CPU|Reg|Registros~1510_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1511_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1511 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \CPU|Reg|Registros~229 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~229 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~101feeder (
// Equation(s):
// \CPU|Reg|Registros~101feeder_combout  = \CPU|Mux_4|M2R[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~101feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \CPU|Reg|Registros~101 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~101 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1512 (
// Equation(s):
// \CPU|Reg|Registros~1512_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux8~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~229_q )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~101_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~229_q ),
	.datad(\CPU|Reg|Registros~101_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1512_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1512 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \CPU|Reg|Registros~357 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~357 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1513 (
// Equation(s):
// \CPU|Reg|Registros~1513_combout  = (\CPU|Reg|Registros~1512_combout  & ((!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1512_combout  & (\CPU|Reg|Registros~357_q  & \CPU|MI|Mux7~1_combout ))

	.dataa(\CPU|Reg|Registros~1512_combout ),
	.datab(\CPU|Reg|Registros~357_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1513_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1513 .lut_mask = 16'h44AA;
defparam \CPU|Reg|Registros~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1514 (
// Equation(s):
// \CPU|Reg|Registros~1514_combout  = (\CPU|Reg|Registros~1511_combout  & (((\CPU|Reg|Registros~1513_combout ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1511_combout  & (\CPU|Reg|Registros~1506_combout  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1506_combout ),
	.datab(\CPU|Reg|Registros~1511_combout ),
	.datac(\CPU|Reg|Registros~1513_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1514_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1514 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \CPU|Reg|Registros~613 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~613 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1500 (
// Equation(s):
// \CPU|Reg|Registros~1500_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~613_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~613_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1500_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1500 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \CPU|Reg|Registros~869 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~869 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1499 (
// Equation(s):
// \CPU|Reg|Registros~1499_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~869_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~869_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1499_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1499 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1501 (
// Equation(s):
// \CPU|Reg|Registros~1501_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout ) # (\CPU|Reg|Registros~1499_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1500_combout  & (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1500_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1499_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1501_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1501 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \CPU|Reg|Registros~901 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~901 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \CPU|Reg|Registros~933 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~933 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1502 (
// Equation(s):
// \CPU|Reg|Registros~1502_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~933_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~901_q )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~901_q ),
	.datad(\CPU|Reg|Registros~933_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1502_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1502 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \CPU|Reg|Registros~965 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~965 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~997feeder (
// Equation(s):
// \CPU|Reg|Registros~997feeder_combout  = \CPU|Mux_4|M2R[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~997feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~997feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~997feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \CPU|Reg|Registros~997 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~997 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1503 (
// Equation(s):
// \CPU|Reg|Registros~1503_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1502_combout  & ((\CPU|Reg|Registros~997_q ))) # (!\CPU|Reg|Registros~1502_combout  & (\CPU|Reg|Registros~965_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (\CPU|Reg|Registros~1502_combout ))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1502_combout ),
	.datac(\CPU|Reg|Registros~965_q ),
	.datad(\CPU|Reg|Registros~997_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1503_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1503 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \CPU|Reg|Registros~645 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~645 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \CPU|Reg|Registros~709 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~709 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1497 (
// Equation(s):
// \CPU|Reg|Registros~1497_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~709_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~645_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~645_q ),
	.datad(\CPU|Reg|Registros~709_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1497_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1497 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \CPU|Reg|Registros~741 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~741 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1498 (
// Equation(s):
// \CPU|Reg|Registros~1498_combout  = (\CPU|Reg|Registros~1497_combout  & (((\CPU|Reg|Registros~741_q ) # (!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1497_combout  & (\CPU|Reg|Registros~677_q  & ((\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~677_q ),
	.datab(\CPU|Reg|Registros~1497_combout ),
	.datac(\CPU|Reg|Registros~741_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1498_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1498 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1504 (
// Equation(s):
// \CPU|Reg|Registros~1504_combout  = (\CPU|Reg|Registros~1501_combout  & (((\CPU|Reg|Registros~1503_combout )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1501_combout  & (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1498_combout ))))

	.dataa(\CPU|Reg|Registros~1501_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1503_combout ),
	.datad(\CPU|Reg|Registros~1498_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1504_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1504 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1515 (
// Equation(s):
// \CPU|Reg|Registros~1515_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1504_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1514_combout ))

	.dataa(\CPU|Reg|Registros~1514_combout ),
	.datab(\CPU|Reg|Registros~1504_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1515_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1515 .lut_mask = 16'hCCAA;
defparam \CPU|Reg|Registros~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \CPU|Reg|Registros~996 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~996 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \CPU|Reg|Registros~900 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~900 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \CPU|Reg|Registros~964 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~964 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1483 (
// Equation(s):
// \CPU|Reg|Registros~1483_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~964_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~900_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~900_q ),
	.datac(\CPU|Reg|Registros~964_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1483 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \CPU|Reg|Registros~932 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~932 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1484 (
// Equation(s):
// \CPU|Reg|Registros~1484_combout  = (\CPU|Reg|Registros~1483_combout  & ((\CPU|Reg|Registros~996_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1483_combout  & (((\CPU|Reg|Registros~932_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~996_q ),
	.datab(\CPU|Reg|Registros~1483_combout ),
	.datac(\CPU|Reg|Registros~932_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1484 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \CPU|Reg|Registros~868 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~868 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1478 (
// Equation(s):
// \CPU|Reg|Registros~1478_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~868_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~868_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1478 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \CPU|Reg|Registros~740 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~740 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \CPU|Reg|Registros~644 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~644 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \CPU|Reg|Registros~676 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~676 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1479 (
// Equation(s):
// \CPU|Reg|Registros~1479_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~676_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~644_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~644_q ),
	.datac(\CPU|Reg|Registros~676_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1479 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1480 (
// Equation(s):
// \CPU|Reg|Registros~1480_combout  = (\CPU|Reg|Registros~1479_combout  & ((\CPU|Reg|Registros~740_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1479_combout  & (((\CPU|Reg|Registros~708_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~740_q ),
	.datab(\CPU|Reg|Registros~1479_combout ),
	.datac(\CPU|Reg|Registros~708_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1480 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \CPU|Reg|Registros~612 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~612 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1481 (
// Equation(s):
// \CPU|Reg|Registros~1481_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~612_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~612_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1481 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1482 (
// Equation(s):
// \CPU|Reg|Registros~1482_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1480_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1481_combout 
// )))))

	.dataa(\CPU|Reg|Registros~1480_combout ),
	.datab(\CPU|Reg|Registros~1481_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1482 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1485 (
// Equation(s):
// \CPU|Reg|Registros~1485_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1482_combout  & (\CPU|Reg|Registros~1484_combout )) # (!\CPU|Reg|Registros~1482_combout  & ((\CPU|Reg|Registros~1478_combout ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1482_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1484_combout ),
	.datac(\CPU|Reg|Registros~1478_combout ),
	.datad(\CPU|Reg|Registros~1482_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1485 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \CPU|Reg|Registros~324feeder (
// Equation(s):
// \CPU|Reg|Registros~324feeder_combout  = \CPU|Mux_4|M2R[4]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[4]~12_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~324feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \CPU|Reg|Registros~324 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~324 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \CPU|Reg|Registros~68 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~68 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \CPU|Reg|Registros~196 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~196 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1488 (
// Equation(s):
// \CPU|Reg|Registros~1488_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~196_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~68_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~68_q ),
	.datac(\CPU|Reg|Registros~196_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1488 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \CPU|Reg|Registros~452 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~452 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1489 (
// Equation(s):
// \CPU|Reg|Registros~1489_combout  = (\CPU|Reg|Registros~1488_combout  & (((\CPU|Reg|Registros~452_q ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1488_combout  & (\CPU|Reg|Registros~324_q  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~324_q ),
	.datab(\CPU|Reg|Registros~1488_combout ),
	.datac(\CPU|Reg|Registros~452_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1489 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~4feeder (
// Equation(s):
// \CPU|Reg|Registros~4feeder_combout  = \CPU|Mux_4|M2R[4]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[4]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~4feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \CPU|Reg|Registros~4 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~4 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1490 (
// Equation(s):
// \CPU|Reg|Registros~1490_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~4_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|Reg|Registros~4_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1490 .lut_mask = 16'hCC22;
defparam \CPU|Reg|Registros~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \CPU|Reg|Registros~388 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~388 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~260feeder (
// Equation(s):
// \CPU|Reg|Registros~260feeder_combout  = \CPU|Mux_4|M2R[4]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[4]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~260feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \CPU|Reg|Registros~260 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~260 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1491 (
// Equation(s):
// \CPU|Reg|Registros~1491_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1490_combout  & (\CPU|Reg|Registros~388_q )) # (!\CPU|Reg|Registros~1490_combout  & ((\CPU|Reg|Registros~260_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1490_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1490_combout ),
	.datac(\CPU|Reg|Registros~388_q ),
	.datad(\CPU|Reg|Registros~260_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1491 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1492 (
// Equation(s):
// \CPU|Reg|Registros~1492_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1489_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1491_combout 
// )))))

	.dataa(\CPU|Reg|Registros~1489_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1491_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1492 .lut_mask = 16'hE3E0;
defparam \CPU|Reg|Registros~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \CPU|Reg|Registros~420 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~420 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \CPU|Reg|Registros~292 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~292 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \CPU|Reg|Registros~36 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~36 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1486 (
// Equation(s):
// \CPU|Reg|Registros~1486_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~292_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~36_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~292_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~36_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1486 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1487 (
// Equation(s):
// \CPU|Reg|Registros~1487_combout  = (\CPU|Reg|Registros~1486_combout  & ((\CPU|Reg|Registros~420_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~420_q ),
	.datad(\CPU|Reg|Registros~1486_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1487 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \CPU|Reg|Registros~228 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~228 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \CPU|Reg|Registros~100 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~100 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \CPU|Reg|Registros~356 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~356 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1493 (
// Equation(s):
// \CPU|Reg|Registros~1493_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~356_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~100_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~100_q ),
	.datac(\CPU|Reg|Registros~356_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1493 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1494 (
// Equation(s):
// \CPU|Reg|Registros~1494_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~228_q  & !\CPU|Reg|Registros~1493_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1493_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~228_q ),
	.datad(\CPU|Reg|Registros~1493_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1494 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1495 (
// Equation(s):
// \CPU|Reg|Registros~1495_combout  = (\CPU|Reg|Registros~1492_combout  & (((\CPU|Reg|Registros~1494_combout ) # (!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1492_combout  & (\CPU|Reg|Registros~1487_combout  & ((\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1492_combout ),
	.datab(\CPU|Reg|Registros~1487_combout ),
	.datac(\CPU|Reg|Registros~1494_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1495 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1496 (
// Equation(s):
// \CPU|Reg|Registros~1496_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1485_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1495_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1485_combout ),
	.datac(\CPU|Reg|Registros~1495_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1496_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1496 .lut_mask = 16'hD8D8;
defparam \CPU|Reg|Registros~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \CPU|MR2A|Saida[3]~29 (
// Equation(s):
// \CPU|MR2A|Saida[3]~29_combout  = (\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux28~0_combout  & (!\CPU|PC|Endereco [3]))) # (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2431_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux28~0_combout ),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|Reg|Registros~2431_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[3]~29 .lut_mask = 16'h5D08;
defparam \CPU|MR2A|Saida[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \CPU|Reg|Registros~674 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~674 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \CPU|Reg|Registros~642 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~642 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1441 (
// Equation(s):
// \CPU|Reg|Registros~1441_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|MI|Mux10~1_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~674_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~642_q )))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~674_q ),
	.datad(\CPU|Reg|Registros~642_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1441 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \CPU|Reg|Registros~706 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~706 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \CPU|Reg|Registros~738 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~738 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1442 (
// Equation(s):
// \CPU|Reg|Registros~1442_combout  = (\CPU|Reg|Registros~1441_combout  & (((\CPU|Reg|Registros~738_q ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1441_combout  & (\CPU|Reg|Registros~706_q  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1441_combout ),
	.datab(\CPU|Reg|Registros~706_q ),
	.datac(\CPU|Reg|Registros~738_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1442 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \CPU|Reg|Registros~610 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~610 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1443 (
// Equation(s):
// \CPU|Reg|Registros~1443_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~610_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~610_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1443 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1444 (
// Equation(s):
// \CPU|Reg|Registros~1444_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1442_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1443_combout 
// )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1442_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1443_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1444 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \CPU|Reg|Registros~866 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~866 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1440 (
// Equation(s):
// \CPU|Reg|Registros~1440_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~866_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~866_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1440 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \CPU|Reg|Registros~930 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~930 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~962feeder (
// Equation(s):
// \CPU|Reg|Registros~962feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~962feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \CPU|Reg|Registros~962 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~962 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \CPU|Reg|Registros~898 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~898 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1445 (
// Equation(s):
// \CPU|Reg|Registros~1445_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~962_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~898_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~962_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~898_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1445 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \CPU|Reg|Registros~994 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~994 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1446 (
// Equation(s):
// \CPU|Reg|Registros~1446_combout  = (\CPU|Reg|Registros~1445_combout  & (((\CPU|Reg|Registros~994_q ) # (!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1445_combout  & (\CPU|Reg|Registros~930_q  & ((\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~930_q ),
	.datab(\CPU|Reg|Registros~1445_combout ),
	.datac(\CPU|Reg|Registros~994_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1446 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1447 (
// Equation(s):
// \CPU|Reg|Registros~1447_combout  = (\CPU|Reg|Registros~1444_combout  & (((\CPU|Reg|Registros~1446_combout ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1444_combout  & (\CPU|Reg|Registros~1440_combout  & (\CPU|MI|Mux7~1_combout )))

	.dataa(\CPU|Reg|Registros~1444_combout ),
	.datab(\CPU|Reg|Registros~1440_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~1446_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1447 .lut_mask = 16'hEA4A;
defparam \CPU|Reg|Registros~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~258feeder (
// Equation(s):
// \CPU|Reg|Registros~258feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~258feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \CPU|Reg|Registros~258 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~258 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N27
dffeas \CPU|Reg|Registros~2 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~2 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1452 (
// Equation(s):
// \CPU|Reg|Registros~1452_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~2_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1452 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \CPU|Reg|Registros~386 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~386 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1453 (
// Equation(s):
// \CPU|Reg|Registros~1453_combout  = (\CPU|Reg|Registros~1452_combout  & (((\CPU|Reg|Registros~386_q ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1452_combout  & (\CPU|Reg|Registros~258_q  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~258_q ),
	.datab(\CPU|Reg|Registros~1452_combout ),
	.datac(\CPU|Reg|Registros~386_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1453 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~322feeder (
// Equation(s):
// \CPU|Reg|Registros~322feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[2]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~322feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \CPU|Reg|Registros~322 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~322 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \CPU|Reg|Registros~450feeder (
// Equation(s):
// \CPU|Reg|Registros~450feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[2]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~450feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N1
dffeas \CPU|Reg|Registros~450 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~450 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N13
dffeas \CPU|Reg|Registros~194 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~194 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~66feeder (
// Equation(s):
// \CPU|Reg|Registros~66feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~66feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \CPU|Reg|Registros~66 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~66 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1450 (
// Equation(s):
// \CPU|Reg|Registros~1450_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux8~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~194_q )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~66_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~194_q ),
	.datad(\CPU|Reg|Registros~66_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1450 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1451 (
// Equation(s):
// \CPU|Reg|Registros~1451_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1450_combout  & ((\CPU|Reg|Registros~450_q ))) # (!\CPU|Reg|Registros~1450_combout  & (\CPU|Reg|Registros~322_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1450_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~322_q ),
	.datac(\CPU|Reg|Registros~450_q ),
	.datad(\CPU|Reg|Registros~1450_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1451 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1454 (
// Equation(s):
// \CPU|Reg|Registros~1454_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1451_combout ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1453_combout  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1453_combout ),
	.datac(\CPU|Reg|Registros~1451_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1454 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \CPU|Reg|Registros~34 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~34 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1448 (
// Equation(s):
// \CPU|Reg|Registros~1448_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~290_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~34_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~290_q ),
	.datad(\CPU|Reg|Registros~34_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1448 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \CPU|Reg|Registros~418 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~418 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1449 (
// Equation(s):
// \CPU|Reg|Registros~1449_combout  = (\CPU|Reg|Registros~1448_combout  & ((\CPU|Reg|Registros~418_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1448_combout ),
	.datad(\CPU|Reg|Registros~418_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1449 .lut_mask = 16'hF030;
defparam \CPU|Reg|Registros~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~98feeder (
// Equation(s):
// \CPU|Reg|Registros~98feeder_combout  = \CPU|Mux_4|M2R[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[2]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~98feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N29
dffeas \CPU|Reg|Registros~98 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~98 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \CPU|Reg|Registros~354 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~354 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1455 (
// Equation(s):
// \CPU|Reg|Registros~1455_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~354_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~98_q ))))

	.dataa(\CPU|Reg|Registros~98_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~354_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1455 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \CPU|Reg|Registros~226 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~226 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1456 (
// Equation(s):
// \CPU|Reg|Registros~1456_combout  = (\CPU|Reg|Registros~1455_combout  & ((!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1455_combout  & (\CPU|Reg|Registros~226_q  & \CPU|MI|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1455_combout ),
	.datac(\CPU|Reg|Registros~226_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1456 .lut_mask = 16'h30CC;
defparam \CPU|Reg|Registros~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1457 (
// Equation(s):
// \CPU|Reg|Registros~1457_combout  = (\CPU|Reg|Registros~1454_combout  & (((\CPU|Reg|Registros~1456_combout ) # (!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1454_combout  & (\CPU|Reg|Registros~1449_combout  & ((\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1454_combout ),
	.datab(\CPU|Reg|Registros~1449_combout ),
	.datac(\CPU|Reg|Registros~1456_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1457 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1458 (
// Equation(s):
// \CPU|Reg|Registros~1458_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1447_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1457_combout )))

	.dataa(\CPU|Reg|Registros~1447_combout ),
	.datab(\CPU|Reg|Registros~1457_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1458 .lut_mask = 16'hAACC;
defparam \CPU|Reg|Registros~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \CPU|MR2A|Saida[1]~31 (
// Equation(s):
// \CPU|MR2A|Saida[1]~31_combout  = (\CPU|UC|WideOr2~0_combout  & (!\CPU|PC|Endereco [3] & (!\CPU|MI|Mux30~0_combout ))) # (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2453_combout ))))

	.dataa(\CPU|PC|Endereco [3]),
	.datab(\CPU|MI|Mux30~0_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2453_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[1]~31 .lut_mask = 16'h1F10;
defparam \CPU|MR2A|Saida[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \CPU|ULA|Add2~2 (
// Equation(s):
// \CPU|ULA|Add2~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|Reg|Registros~1439_combout  & (\CPU|ULA|Add2~1  & VCC)) # (!\CPU|Reg|Registros~1439_combout  & (!\CPU|ULA|Add2~1 )))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// ((\CPU|Reg|Registros~1439_combout  & (!\CPU|ULA|Add2~1 )) # (!\CPU|Reg|Registros~1439_combout  & ((\CPU|ULA|Add2~1 ) # (GND)))))
// \CPU|ULA|Add2~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|Reg|Registros~1439_combout  & !\CPU|ULA|Add2~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Add2~1 ) # (!\CPU|Reg|Registros~1439_combout ))))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|Reg|Registros~1439_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~1 ),
	.combout(\CPU|ULA|Add2~2_combout ),
	.cout(\CPU|ULA|Add2~3 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~2 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \CPU|ULA|Add2~4 (
// Equation(s):
// \CPU|ULA|Add2~4_combout  = ((\CPU|Reg|Registros~1458_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ (!\CPU|ULA|Add2~3 )))) # (GND)
// \CPU|ULA|Add2~5  = CARRY((\CPU|Reg|Registros~1458_combout  & ((\CPU|MR2A|Saida[2]~30_combout ) # (!\CPU|ULA|Add2~3 ))) # (!\CPU|Reg|Registros~1458_combout  & (\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Add2~3 )))

	.dataa(\CPU|Reg|Registros~1458_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~3 ),
	.combout(\CPU|ULA|Add2~4_combout ),
	.cout(\CPU|ULA|Add2~5 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~4 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \CPU|ULA|Add2~6 (
// Equation(s):
// \CPU|ULA|Add2~6_combout  = (\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Add2~5  & VCC)) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Add2~5 )))) # (!\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout  
// & (!\CPU|ULA|Add2~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Add2~5 ) # (GND)))))
// \CPU|ULA|Add2~7  = CARRY((\CPU|Reg|Registros~1477_combout  & (!\CPU|MR2A|Saida[3]~29_combout  & !\CPU|ULA|Add2~5 )) # (!\CPU|Reg|Registros~1477_combout  & ((!\CPU|ULA|Add2~5 ) # (!\CPU|MR2A|Saida[3]~29_combout ))))

	.dataa(\CPU|Reg|Registros~1477_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~5 ),
	.combout(\CPU|ULA|Add2~6_combout ),
	.cout(\CPU|ULA|Add2~7 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~6 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \CPU|ULA|Add2~8 (
// Equation(s):
// \CPU|ULA|Add2~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|Reg|Registros~1496_combout  $ (!\CPU|ULA|Add2~7 )))) # (GND)
// \CPU|ULA|Add2~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|Reg|Registros~1496_combout ) # (!\CPU|ULA|Add2~7 ))) # (!\CPU|MR2A|Saida[4]~28_combout  & (\CPU|Reg|Registros~1496_combout  & !\CPU|ULA|Add2~7 )))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~7 ),
	.combout(\CPU|ULA|Add2~8_combout ),
	.cout(\CPU|ULA|Add2~9 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~8 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \CPU|ULA|Add2~10 (
// Equation(s):
// \CPU|ULA|Add2~10_combout  = (\CPU|Reg|Registros~1515_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Add2~9  & VCC)) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Add2~9 )))) # (!\CPU|Reg|Registros~1515_combout  & ((\CPU|MR2A|Saida[5]~27_combout 
//  & (!\CPU|ULA|Add2~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Add2~9 ) # (GND)))))
// \CPU|ULA|Add2~11  = CARRY((\CPU|Reg|Registros~1515_combout  & (!\CPU|MR2A|Saida[5]~27_combout  & !\CPU|ULA|Add2~9 )) # (!\CPU|Reg|Registros~1515_combout  & ((!\CPU|ULA|Add2~9 ) # (!\CPU|MR2A|Saida[5]~27_combout ))))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~9 ),
	.combout(\CPU|ULA|Add2~10_combout ),
	.cout(\CPU|ULA|Add2~11 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~10 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \CPU|ULA|Add2~12 (
// Equation(s):
// \CPU|ULA|Add2~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|Reg|Registros~1534_combout  $ (!\CPU|ULA|Add2~11 )))) # (GND)
// \CPU|ULA|Add2~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|Reg|Registros~1534_combout ) # (!\CPU|ULA|Add2~11 ))) # (!\CPU|MR2A|Saida[6]~26_combout  & (\CPU|Reg|Registros~1534_combout  & !\CPU|ULA|Add2~11 )))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|Reg|Registros~1534_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~11 ),
	.combout(\CPU|ULA|Add2~12_combout ),
	.cout(\CPU|ULA|Add2~13 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~12 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \CPU|ULA|Add2~14 (
// Equation(s):
// \CPU|ULA|Add2~14_combout  = (\CPU|Reg|Registros~1553_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Add2~13  & VCC)) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Add2~13 )))) # (!\CPU|Reg|Registros~1553_combout  & 
// ((\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Add2~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Add2~13 ) # (GND)))))
// \CPU|ULA|Add2~15  = CARRY((\CPU|Reg|Registros~1553_combout  & (!\CPU|MR2A|Saida[7]~25_combout  & !\CPU|ULA|Add2~13 )) # (!\CPU|Reg|Registros~1553_combout  & ((!\CPU|ULA|Add2~13 ) # (!\CPU|MR2A|Saida[7]~25_combout ))))

	.dataa(\CPU|Reg|Registros~1553_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~13 ),
	.combout(\CPU|ULA|Add2~14_combout ),
	.cout(\CPU|ULA|Add2~15 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~14 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \CPU|ULA|Add3~0 (
// Equation(s):
// \CPU|ULA|Add3~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1420_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1420_combout ) # (GND)))
// \CPU|ULA|Add3~1  = CARRY((\CPU|Reg|Registros~1420_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Add3~0_combout ),
	.cout(\CPU|ULA|Add3~1 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \CPU|ULA|Add3~2 (
// Equation(s):
// \CPU|ULA|Add3~2_combout  = (\CPU|Reg|Registros~1439_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Add3~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Add3~1  & VCC)))) # (!\CPU|Reg|Registros~1439_combout  & ((\CPU|MR2A|Saida[1]~31_combout  
// & ((\CPU|ULA|Add3~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Add3~1 ))))
// \CPU|ULA|Add3~3  = CARRY((\CPU|Reg|Registros~1439_combout  & (\CPU|MR2A|Saida[1]~31_combout  & !\CPU|ULA|Add3~1 )) # (!\CPU|Reg|Registros~1439_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # (!\CPU|ULA|Add3~1 ))))

	.dataa(\CPU|Reg|Registros~1439_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~1 ),
	.combout(\CPU|ULA|Add3~2_combout ),
	.cout(\CPU|ULA|Add3~3 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \CPU|ULA|Add3~4 (
// Equation(s):
// \CPU|ULA|Add3~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|Reg|Registros~1458_combout  $ (\CPU|ULA|Add3~3 )))) # (GND)
// \CPU|ULA|Add3~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|Reg|Registros~1458_combout  & !\CPU|ULA|Add3~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|Reg|Registros~1458_combout ) # (!\CPU|ULA|Add3~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~3 ),
	.combout(\CPU|ULA|Add3~4_combout ),
	.cout(\CPU|ULA|Add3~5 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \CPU|ULA|Add3~6 (
// Equation(s):
// \CPU|ULA|Add3~6_combout  = (\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Add3~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Add3~5  & VCC)))) # (!\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout  
// & ((\CPU|ULA|Add3~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Add3~5 ))))
// \CPU|ULA|Add3~7  = CARRY((\CPU|Reg|Registros~1477_combout  & (\CPU|MR2A|Saida[3]~29_combout  & !\CPU|ULA|Add3~5 )) # (!\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # (!\CPU|ULA|Add3~5 ))))

	.dataa(\CPU|Reg|Registros~1477_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~5 ),
	.combout(\CPU|ULA|Add3~6_combout ),
	.cout(\CPU|ULA|Add3~7 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \CPU|ULA|Add3~8 (
// Equation(s):
// \CPU|ULA|Add3~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|Reg|Registros~1496_combout  $ (\CPU|ULA|Add3~7 )))) # (GND)
// \CPU|ULA|Add3~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|Reg|Registros~1496_combout  & !\CPU|ULA|Add3~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|Reg|Registros~1496_combout ) # (!\CPU|ULA|Add3~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~7 ),
	.combout(\CPU|ULA|Add3~8_combout ),
	.cout(\CPU|ULA|Add3~9 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \CPU|ULA|Add3~10 (
// Equation(s):
// \CPU|ULA|Add3~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|Reg|Registros~1515_combout  & (!\CPU|ULA|Add3~9 )) # (!\CPU|Reg|Registros~1515_combout  & ((\CPU|ULA|Add3~9 ) # (GND))))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// ((\CPU|Reg|Registros~1515_combout  & (\CPU|ULA|Add3~9  & VCC)) # (!\CPU|Reg|Registros~1515_combout  & (!\CPU|ULA|Add3~9 ))))
// \CPU|ULA|Add3~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Add3~9 ) # (!\CPU|Reg|Registros~1515_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|Reg|Registros~1515_combout  & !\CPU|ULA|Add3~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|Reg|Registros~1515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~9 ),
	.combout(\CPU|ULA|Add3~10_combout ),
	.cout(\CPU|ULA|Add3~11 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \CPU|ULA|Add3~12 (
// Equation(s):
// \CPU|ULA|Add3~12_combout  = ((\CPU|Reg|Registros~1534_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Add3~11 )))) # (GND)
// \CPU|ULA|Add3~13  = CARRY((\CPU|Reg|Registros~1534_combout  & ((!\CPU|ULA|Add3~11 ) # (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|Reg|Registros~1534_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Add3~11 )))

	.dataa(\CPU|Reg|Registros~1534_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~11 ),
	.combout(\CPU|ULA|Add3~12_combout ),
	.cout(\CPU|ULA|Add3~13 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \CPU|ULA|Add3~14 (
// Equation(s):
// \CPU|ULA|Add3~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|Reg|Registros~1553_combout  & (!\CPU|ULA|Add3~13 )) # (!\CPU|Reg|Registros~1553_combout  & ((\CPU|ULA|Add3~13 ) # (GND))))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// ((\CPU|Reg|Registros~1553_combout  & (\CPU|ULA|Add3~13  & VCC)) # (!\CPU|Reg|Registros~1553_combout  & (!\CPU|ULA|Add3~13 ))))
// \CPU|ULA|Add3~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Add3~13 ) # (!\CPU|Reg|Registros~1553_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|Reg|Registros~1553_combout  & !\CPU|ULA|Add3~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|Reg|Registros~1553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~13 ),
	.combout(\CPU|ULA|Add3~14_combout ),
	.cout(\CPU|ULA|Add3~15 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~24 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~24_combout  = (\CPU|ULA|Mux27~10_combout  & (!\CPU|UC|Decoder0~2_combout  & !\CPU|UC|WideOr3~0_combout ))

	.dataa(gnd),
	.datab(\CPU|ULA|Mux27~10_combout ),
	.datac(\CPU|UC|Decoder0~2_combout ),
	.datad(\CPU|UC|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~24 .lut_mask = 16'h000C;
defparam \CPU|Mux_4|M2R[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Mux27~8 (
// Equation(s):
// \CPU|ULA|Mux27~8_combout  = (\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux3~2_combout  & ((\CPU|MI|Mux2~1_combout ) # (!\CPU|ULA|Mux27~7_combout )))) # (!\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux2~1_combout ))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|ULA|Mux27~7_combout ),
	.datad(\CPU|MI|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~8 .lut_mask = 16'h119B;
defparam \CPU|ULA|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~25 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~25_combout  = (\CPU|Mux_4|M2R[7]~24_combout  & (!\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Mux27~8_combout ))) # (!\CPU|Mux_4|M2R[7]~24_combout  & (((\CPU|Mux_4|Equal1~4_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[7]~24_combout ),
	.datac(\CPU|ULA|Mux27~8_combout ),
	.datad(\CPU|Mux_4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~25 .lut_mask = 16'h7340;
defparam \CPU|Mux_4|M2R[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~253 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~253_combout  = (\CPU|UC|Decoder0~2_combout  & (\CPU|Mux_4|M2R[7]~25_combout )) # (!\CPU|UC|Decoder0~2_combout  & ((\CPU|UC|WideOr3~0_combout  & (\CPU|Mux_4|M2R[7]~25_combout )) # (!\CPU|UC|WideOr3~0_combout  & 
// ((!\CPU|ULA|Mux27~10_combout )))))

	.dataa(\CPU|UC|Decoder0~2_combout ),
	.datab(\CPU|Mux_4|M2R[7]~25_combout ),
	.datac(\CPU|ULA|Mux27~10_combout ),
	.datad(\CPU|UC|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~253 .lut_mask = 16'hCC8D;
defparam \CPU|Mux_4|M2R[7]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \Switches[7]~input (
	.i(Switches[7]),
	.ibar(gnd),
	.o(\Switches[7]~input_o ));
// synopsys translate_off
defparam \Switches[7]~input .bus_hold = "false";
defparam \Switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~26 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~26_combout  = (\CPU|Mux_4|M2R[7]~25_combout  & (((\Switches[7]~input_o ) # (!\CPU|Mux_4|M2R[7]~253_combout )))) # (!\CPU|Mux_4|M2R[7]~25_combout  & (\CPU|ULA|Add3~14_combout  & (\CPU|Mux_4|M2R[7]~253_combout )))

	.dataa(\CPU|ULA|Add3~14_combout ),
	.datab(\CPU|Mux_4|M2R[7]~25_combout ),
	.datac(\CPU|Mux_4|M2R[7]~253_combout ),
	.datad(\Switches[7]~input_o ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~26 .lut_mask = 16'hEC2C;
defparam \CPU|Mux_4|M2R[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~17 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~17_combout  = (\CPU|Reg|Registros~1553_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1553_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[7]~25_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|Reg|Registros~1553_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~17 .lut_mask = 16'hE589;
defparam \CPU|Mux_4|M2R[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \CPU|Reg|Registros~968 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~968 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \CPU|Reg|Registros~904 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~904 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \CPU|Reg|Registros~936 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~936 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2356 (
// Equation(s):
// \CPU|Reg|Registros~2356_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~936_q ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~904_q ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~904_q ),
	.datad(\CPU|Reg|Registros~936_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2356 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2357 (
// Equation(s):
// \CPU|Reg|Registros~2357_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2356_combout  & ((\CPU|Reg|Registros~1000_q ))) # (!\CPU|Reg|Registros~2356_combout  & (\CPU|Reg|Registros~968_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2356_combout ))))

	.dataa(\CPU|Reg|Registros~968_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1000_q ),
	.datad(\CPU|Reg|Registros~2356_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2357 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \CPU|Reg|Registros~680 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~680 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \CPU|Reg|Registros~744 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~744 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \CPU|Reg|Registros~648 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~648 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \CPU|Reg|Registros~712 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~712 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2354 (
// Equation(s):
// \CPU|Reg|Registros~2354_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~712_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~648_q ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~648_q ),
	.datad(\CPU|Reg|Registros~712_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2354 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2355 (
// Equation(s):
// \CPU|Reg|Registros~2355_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2354_combout  & ((\CPU|Reg|Registros~744_q ))) # (!\CPU|Reg|Registros~2354_combout  & (\CPU|Reg|Registros~680_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2354_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~680_q ),
	.datac(\CPU|Reg|Registros~744_q ),
	.datad(\CPU|Reg|Registros~2354_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2355 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2358 (
// Equation(s):
// \CPU|Reg|Registros~2358_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2357_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2355_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2507_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|Reg|Registros~2357_combout ),
	.datad(\CPU|Reg|Registros~2355_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2358 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \CPU|Reg|Registros~232 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~232 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \CPU|Reg|Registros~360 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~360 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \CPU|Reg|Registros~104 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[8]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~104 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2366 (
// Equation(s):
// \CPU|Reg|Registros~2366_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~360_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~104_q ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~360_q ),
	.datad(\CPU|Reg|Registros~104_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2366 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2367 (
// Equation(s):
// \CPU|Reg|Registros~2367_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~232_q  & !\CPU|Reg|Registros~2366_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2366_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~232_q ),
	.datad(\CPU|Reg|Registros~2366_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2367 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \CPU|Reg|Registros~200 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~200 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \CPU|Reg|Registros~328 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~328 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \CPU|Reg|Registros~72 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~72 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2359 (
// Equation(s):
// \CPU|Reg|Registros~2359_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~328_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~72_q )))))

	.dataa(\CPU|Reg|Registros~328_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~72_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2359 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \CPU|Reg|Registros~456 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~456 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2360 (
// Equation(s):
// \CPU|Reg|Registros~2360_combout  = (\CPU|Reg|Registros~2359_combout  & (((\CPU|Reg|Registros~456_q ) # (!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2359_combout  & (\CPU|Reg|Registros~200_q  & ((\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~200_q ),
	.datab(\CPU|Reg|Registros~2359_combout ),
	.datac(\CPU|Reg|Registros~456_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2360 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \CPU|Reg|Registros~392 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~392 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \CPU|Reg|Registros~264 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~264 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \CPU|Reg|Registros~8 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~8 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2363 (
// Equation(s):
// \CPU|Reg|Registros~2363_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~264_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~8_q )))))

	.dataa(\CPU|Reg|Registros~264_q ),
	.datab(\CPU|Reg|Registros~8_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2363 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2364 (
// Equation(s):
// \CPU|Reg|Registros~2364_combout  = (\CPU|Reg|Registros~2363_combout  & ((\CPU|Reg|Registros~392_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~392_q ),
	.datad(\CPU|Reg|Registros~2363_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2364 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \CPU|Reg|Registros~40 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~40 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \CPU|Reg|Registros~296 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~296 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2361 (
// Equation(s):
// \CPU|Reg|Registros~2361_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~296_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~40_q )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~40_q ),
	.datad(\CPU|Reg|Registros~296_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2361 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \CPU|Reg|Registros~424 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~424 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2362 (
// Equation(s):
// \CPU|Reg|Registros~2362_combout  = (\CPU|Reg|Registros~2361_combout  & ((\CPU|Reg|Registros~424_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~2361_combout ),
	.datac(\CPU|Reg|Registros~424_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2362 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2365 (
// Equation(s):
// \CPU|Reg|Registros~2365_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2362_combout ))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2364_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2364_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2362_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2365 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2368 (
// Equation(s):
// \CPU|Reg|Registros~2368_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2365_combout  & (\CPU|Reg|Registros~2367_combout )) # (!\CPU|Reg|Registros~2365_combout  & ((\CPU|Reg|Registros~2360_combout ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2365_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2367_combout ),
	.datac(\CPU|Reg|Registros~2360_combout ),
	.datad(\CPU|Reg|Registros~2365_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2368 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2480 (
// Equation(s):
// \CPU|Reg|Registros~2480_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2358_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2368_combout )))

	.dataa(\CPU|Reg|Registros~2358_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2368_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2480 .lut_mask = 16'hBB88;
defparam \CPU|Reg|Registros~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \CPU|Reg|Registros~937 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~937 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \CPU|Reg|Registros~1001 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1001 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \CPU|Reg|Registros~905 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~905 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \CPU|Reg|Registros~969 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~969 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2341 (
// Equation(s):
// \CPU|Reg|Registros~2341_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout ) # ((\CPU|Reg|Registros~969_q )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~905_q )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~905_q ),
	.datad(\CPU|Reg|Registros~969_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2341 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2342 (
// Equation(s):
// \CPU|Reg|Registros~2342_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2341_combout  & ((\CPU|Reg|Registros~1001_q ))) # (!\CPU|Reg|Registros~2341_combout  & (\CPU|Reg|Registros~937_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2341_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~937_q ),
	.datac(\CPU|Reg|Registros~1001_q ),
	.datad(\CPU|Reg|Registros~2341_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2342 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \CPU|Reg|Registros~713 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~713 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \CPU|Reg|Registros~745 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~745 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \CPU|Reg|Registros~649 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~649 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \CPU|Reg|Registros~681 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~681 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2339 (
// Equation(s):
// \CPU|Reg|Registros~2339_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~681_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~649_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~649_q ),
	.datad(\CPU|Reg|Registros~681_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2339 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2340 (
// Equation(s):
// \CPU|Reg|Registros~2340_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2339_combout  & ((\CPU|Reg|Registros~745_q ))) # (!\CPU|Reg|Registros~2339_combout  & (\CPU|Reg|Registros~713_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2339_combout ))))

	.dataa(\CPU|Reg|Registros~713_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~745_q ),
	.datad(\CPU|Reg|Registros~2339_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2340 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2343 (
// Equation(s):
// \CPU|Reg|Registros~2343_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2342_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2340_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2507_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|Reg|Registros~2342_combout ),
	.datad(\CPU|Reg|Registros~2340_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2343 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2481 (
// Equation(s):
// \CPU|Reg|Registros~2481_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2343_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2353_combout )))

	.dataa(\CPU|Reg|Registros~2343_combout ),
	.datab(\CPU|Reg|Registros~2353_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2481 .lut_mask = 16'hAACC;
defparam \CPU|Reg|Registros~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \CPU|Reg|Registros~106 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~106 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~362feeder (
// Equation(s):
// \CPU|Reg|Registros~362feeder_combout  = \CPU|Mux_4|M2R[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[10]~58_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~362feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \CPU|Reg|Registros~362 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~362 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2336 (
// Equation(s):
// \CPU|Reg|Registros~2336_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~362_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~106_q ))))

	.dataa(\CPU|Reg|Registros~106_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~362_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2336 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \CPU|Reg|Registros~234 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~234 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2337 (
// Equation(s):
// \CPU|Reg|Registros~2337_combout  = (\CPU|MI|Mux13~1_combout  & (!\CPU|Reg|Registros~2336_combout  & \CPU|Reg|Registros~234_q )) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2336_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2336_combout ),
	.datad(\CPU|Reg|Registros~234_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2337 .lut_mask = 16'h5A50;
defparam \CPU|Reg|Registros~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~202feeder (
// Equation(s):
// \CPU|Reg|Registros~202feeder_combout  = \CPU|Mux_4|M2R[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[10]~58_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~202feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \CPU|Reg|Registros~202 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~202 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \CPU|Reg|Registros~458 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~458 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \CPU|Reg|Registros~330 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~330 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \CPU|Reg|Registros~74 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~74 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2329 (
// Equation(s):
// \CPU|Reg|Registros~2329_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~330_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~74_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~330_q ),
	.datac(\CPU|Reg|Registros~74_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2329 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2330 (
// Equation(s):
// \CPU|Reg|Registros~2330_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2329_combout  & ((\CPU|Reg|Registros~458_q ))) # (!\CPU|Reg|Registros~2329_combout  & (\CPU|Reg|Registros~202_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2329_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~202_q ),
	.datac(\CPU|Reg|Registros~458_q ),
	.datad(\CPU|Reg|Registros~2329_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2330 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \CPU|Reg|Registros~426 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~426 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \CPU|Reg|Registros~298 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~298 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \CPU|Reg|Registros~42 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~42 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2331 (
// Equation(s):
// \CPU|Reg|Registros~2331_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~298_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~42_q )))))

	.dataa(\CPU|Reg|Registros~298_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~42_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2331 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2332 (
// Equation(s):
// \CPU|Reg|Registros~2332_combout  = (\CPU|Reg|Registros~2331_combout  & ((\CPU|Reg|Registros~426_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~426_q ),
	.datad(\CPU|Reg|Registros~2331_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2332 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \CPU|Reg|Registros~394 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~394 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \CPU|Reg|Registros~10 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~10 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \CPU|Reg|Registros~266 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~266 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2333 (
// Equation(s):
// \CPU|Reg|Registros~2333_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|MI|Mux12~1_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~266_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~10_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~10_q ),
	.datad(\CPU|Reg|Registros~266_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2333 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2334 (
// Equation(s):
// \CPU|Reg|Registros~2334_combout  = (\CPU|Reg|Registros~2333_combout  & ((\CPU|Reg|Registros~394_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~394_q ),
	.datad(\CPU|Reg|Registros~2333_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2334 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2335 (
// Equation(s):
// \CPU|Reg|Registros~2335_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2332_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2334_combout 
// )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2332_combout ),
	.datad(\CPU|Reg|Registros~2334_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2335 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2338 (
// Equation(s):
// \CPU|Reg|Registros~2338_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2335_combout  & (\CPU|Reg|Registros~2337_combout )) # (!\CPU|Reg|Registros~2335_combout  & ((\CPU|Reg|Registros~2330_combout ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2335_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2337_combout ),
	.datac(\CPU|Reg|Registros~2330_combout ),
	.datad(\CPU|Reg|Registros~2335_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2338 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2482 (
// Equation(s):
// \CPU|Reg|Registros~2482_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2328_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2338_combout ))

	.dataa(\CPU|Reg|Registros~2338_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2328_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2482 .lut_mask = 16'hEE22;
defparam \CPU|Reg|Registros~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \Switches[11]~input (
	.i(Switches[11]),
	.ibar(gnd),
	.o(\Switches[11]~input_o ));
// synopsys translate_off
defparam \Switches[11]~input .bus_hold = "false";
defparam \Switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \CPU|Reg|Registros~459 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~459 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \CPU|Reg|Registros~75 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~75 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \CPU|Reg|Registros~331 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~331 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1619 (
// Equation(s):
// \CPU|Reg|Registros~1619_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~331_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~75_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~75_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~331_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1619_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1619 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \CPU|Reg|Registros~203 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~203 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1620 (
// Equation(s):
// \CPU|Reg|Registros~1620_combout  = (\CPU|Reg|Registros~1619_combout  & ((\CPU|Reg|Registros~459_q ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1619_combout  & (((\CPU|Reg|Registros~203_q  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~459_q ),
	.datab(\CPU|Reg|Registros~1619_combout ),
	.datac(\CPU|Reg|Registros~203_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1620_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1620 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \CPU|Reg|Registros~107 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~107 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \CPU|Reg|Registros~235 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~235 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1626 (
// Equation(s):
// \CPU|Reg|Registros~1626_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~235_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~107_q ))))

	.dataa(\CPU|Reg|Registros~107_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~235_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1626_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1626 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \CPU|Reg|Registros~363 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~363 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1627 (
// Equation(s):
// \CPU|Reg|Registros~1627_combout  = (\CPU|MI|Mux7~1_combout  & (!\CPU|Reg|Registros~1626_combout  & \CPU|Reg|Registros~363_q )) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1626_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1626_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~363_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1627_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1627 .lut_mask = 16'h6644;
defparam \CPU|Reg|Registros~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \CPU|Reg|Registros~43 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~43 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1621 (
// Equation(s):
// \CPU|Reg|Registros~1621_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~43_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~43_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1621_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1621 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~299feeder (
// Equation(s):
// \CPU|Reg|Registros~299feeder_combout  = \CPU|Mux_4|M2R[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[11]~68_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~299feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \CPU|Reg|Registros~299 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~299 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \CPU|Reg|Registros~427 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~427 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1622 (
// Equation(s):
// \CPU|Reg|Registros~1622_combout  = (\CPU|Reg|Registros~1621_combout  & (((\CPU|Reg|Registros~427_q ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1621_combout  & (\CPU|Reg|Registros~299_q  & (\CPU|MI|Mux7~1_combout )))

	.dataa(\CPU|Reg|Registros~1621_combout ),
	.datab(\CPU|Reg|Registros~299_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~427_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1622_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1622 .lut_mask = 16'hEA4A;
defparam \CPU|Reg|Registros~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \CPU|Reg|Registros~395 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~395 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \CPU|Reg|Registros~267 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~267 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \CPU|Reg|Registros~11 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~11 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1623 (
// Equation(s):
// \CPU|Reg|Registros~1623_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~267_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~11_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~267_q ),
	.datad(\CPU|Reg|Registros~11_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1623_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1623 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1624 (
// Equation(s):
// \CPU|Reg|Registros~1624_combout  = (\CPU|Reg|Registros~1623_combout  & ((\CPU|Reg|Registros~395_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~395_q ),
	.datab(\CPU|Reg|Registros~1623_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1624_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1624 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1625 (
// Equation(s):
// \CPU|Reg|Registros~1625_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1622_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1624_combout 
// )))))

	.dataa(\CPU|Reg|Registros~1622_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1624_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1625_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1625 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1628 (
// Equation(s):
// \CPU|Reg|Registros~1628_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1625_combout  & ((\CPU|Reg|Registros~1627_combout ))) # (!\CPU|Reg|Registros~1625_combout  & (\CPU|Reg|Registros~1620_combout )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1625_combout ))))

	.dataa(\CPU|Reg|Registros~1620_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1627_combout ),
	.datad(\CPU|Reg|Registros~1625_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1628_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1628 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \CPU|Reg|Registros~747 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~747 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \CPU|Reg|Registros~651 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~651 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \CPU|Reg|Registros~715 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~715 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1611 (
// Equation(s):
// \CPU|Reg|Registros~1611_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~715_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~651_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~651_q ),
	.datac(\CPU|Reg|Registros~715_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1611_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1611 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \CPU|Reg|Registros~683 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~683 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1612 (
// Equation(s):
// \CPU|Reg|Registros~1612_combout  = (\CPU|Reg|Registros~1611_combout  & ((\CPU|Reg|Registros~747_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1611_combout  & (((\CPU|Reg|Registros~683_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~747_q ),
	.datab(\CPU|Reg|Registros~1611_combout ),
	.datac(\CPU|Reg|Registros~683_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1612_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1612 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N19
dffeas \CPU|Reg|Registros~619 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~619 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1614 (
// Equation(s):
// \CPU|Reg|Registros~1614_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~619_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~619_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1614_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1614 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \CPU|Reg|Registros~875 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~875 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1613 (
// Equation(s):
// \CPU|Reg|Registros~1613_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~875_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~875_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1613_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1613 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1615 (
// Equation(s):
// \CPU|Reg|Registros~1615_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~1613_combout ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1614_combout  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1614_combout ),
	.datac(\CPU|Reg|Registros~1613_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1615_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1615 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \CPU|Reg|Registros~1003 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1003 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \CPU|Reg|Registros~939 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~939 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \CPU|Reg|Registros~907 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~907 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1616 (
// Equation(s):
// \CPU|Reg|Registros~1616_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~939_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~907_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~939_q ),
	.datad(\CPU|Reg|Registros~907_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1616_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1616 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1617 (
// Equation(s):
// \CPU|Reg|Registros~1617_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1616_combout  & (\CPU|Reg|Registros~1003_q )) # (!\CPU|Reg|Registros~1616_combout  & ((\CPU|Reg|Registros~971_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1616_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1003_q ),
	.datac(\CPU|Reg|Registros~971_q ),
	.datad(\CPU|Reg|Registros~1616_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1617_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1617 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1618 (
// Equation(s):
// \CPU|Reg|Registros~1618_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1615_combout  & ((\CPU|Reg|Registros~1617_combout ))) # (!\CPU|Reg|Registros~1615_combout  & (\CPU|Reg|Registros~1612_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1615_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1612_combout ),
	.datac(\CPU|Reg|Registros~1615_combout ),
	.datad(\CPU|Reg|Registros~1617_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1618_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1618 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1629 (
// Equation(s):
// \CPU|Reg|Registros~1629_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1618_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1628_combout ))

	.dataa(\CPU|Reg|Registros~1628_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1618_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1629_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1629 .lut_mask = 16'hEE22;
defparam \CPU|Reg|Registros~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2321 (
// Equation(s):
// \CPU|Reg|Registros~2321_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~363_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~107_q ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~363_q ),
	.datad(\CPU|Reg|Registros~107_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2321 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2322 (
// Equation(s):
// \CPU|Reg|Registros~2322_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~235_q  & !\CPU|Reg|Registros~2321_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2321_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~235_q ),
	.datad(\CPU|Reg|Registros~2321_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2322 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2314 (
// Equation(s):
// \CPU|Reg|Registros~2314_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~299_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~43_q ))))

	.dataa(\CPU|Reg|Registros~43_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~299_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2314 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2315 (
// Equation(s):
// \CPU|Reg|Registros~2315_combout  = (\CPU|Reg|Registros~2314_combout  & ((\CPU|Reg|Registros~427_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~427_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2314_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2315 .lut_mask = 16'hCF00;
defparam \CPU|Reg|Registros~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2316 (
// Equation(s):
// \CPU|Reg|Registros~2316_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~331_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~75_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~331_q ),
	.datac(\CPU|Reg|Registros~75_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2316 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2317 (
// Equation(s):
// \CPU|Reg|Registros~2317_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2316_combout  & ((\CPU|Reg|Registros~459_q ))) # (!\CPU|Reg|Registros~2316_combout  & (\CPU|Reg|Registros~203_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2316_combout ))))

	.dataa(\CPU|Reg|Registros~203_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~459_q ),
	.datad(\CPU|Reg|Registros~2316_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2317 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2318 (
// Equation(s):
// \CPU|Reg|Registros~2318_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|MI|Mux12~1_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~267_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~11_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~11_q ),
	.datad(\CPU|Reg|Registros~267_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2318 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2319 (
// Equation(s):
// \CPU|Reg|Registros~2319_combout  = (\CPU|Reg|Registros~2318_combout  & ((\CPU|Reg|Registros~395_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~395_q ),
	.datad(\CPU|Reg|Registros~2318_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2319 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2320 (
// Equation(s):
// \CPU|Reg|Registros~2320_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2317_combout ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((!\CPU|MI|Mux15~1_combout  & \CPU|Reg|Registros~2319_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2317_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2319_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2320 .lut_mask = 16'hADA8;
defparam \CPU|Reg|Registros~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2323 (
// Equation(s):
// \CPU|Reg|Registros~2323_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2320_combout  & (\CPU|Reg|Registros~2322_combout )) # (!\CPU|Reg|Registros~2320_combout  & ((\CPU|Reg|Registros~2315_combout ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2320_combout ))))

	.dataa(\CPU|Reg|Registros~2322_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2315_combout ),
	.datad(\CPU|Reg|Registros~2320_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2323 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \CPU|MR2A|Saida[11]~21 (
// Equation(s):
// \CPU|MR2A|Saida[11]~21_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2313_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2323_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2313_combout ),
	.datac(\CPU|Reg|Registros~2323_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[11]~21 .lut_mask = 16'h00D8;
defparam \CPU|MR2A|Saida[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \CPU|Reg|Registros~874 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~874 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1592 (
// Equation(s):
// \CPU|Reg|Registros~1592_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~874_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~874_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1592_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1592 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \CPU|Reg|Registros~1002 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1002 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \CPU|Reg|Registros~938 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~938 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \CPU|Reg|Registros~906 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~906 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1597 (
// Equation(s):
// \CPU|Reg|Registros~1597_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~970_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~906_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~906_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~970_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1597_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1597 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1598 (
// Equation(s):
// \CPU|Reg|Registros~1598_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1597_combout  & (\CPU|Reg|Registros~1002_q )) # (!\CPU|Reg|Registros~1597_combout  & ((\CPU|Reg|Registros~938_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1597_combout ))))

	.dataa(\CPU|Reg|Registros~1002_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~938_q ),
	.datad(\CPU|Reg|Registros~1597_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1598_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1598 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \CPU|Reg|Registros~746 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~746 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \CPU|Reg|Registros~714 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~714 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \CPU|Reg|Registros~682 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~682 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \CPU|Reg|Registros~650 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~650 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1593 (
// Equation(s):
// \CPU|Reg|Registros~1593_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|MI|Mux10~1_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~682_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~650_q )))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~682_q ),
	.datad(\CPU|Reg|Registros~650_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1593_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1593 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1594 (
// Equation(s):
// \CPU|Reg|Registros~1594_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1593_combout  & (\CPU|Reg|Registros~746_q )) # (!\CPU|Reg|Registros~1593_combout  & ((\CPU|Reg|Registros~714_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1593_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~746_q ),
	.datac(\CPU|Reg|Registros~714_q ),
	.datad(\CPU|Reg|Registros~1593_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1594_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1594 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \CPU|Reg|Registros~618 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~618 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1595 (
// Equation(s):
// \CPU|Reg|Registros~1595_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~618_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~618_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1595_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1595 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1596 (
// Equation(s):
// \CPU|Reg|Registros~1596_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1594_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1595_combout 
// )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1594_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1595_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1596_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1596 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1599 (
// Equation(s):
// \CPU|Reg|Registros~1599_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1596_combout  & ((\CPU|Reg|Registros~1598_combout ))) # (!\CPU|Reg|Registros~1596_combout  & (\CPU|Reg|Registros~1592_combout )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1596_combout ))))

	.dataa(\CPU|Reg|Registros~1592_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1598_combout ),
	.datad(\CPU|Reg|Registros~1596_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1599_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1599 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1607 (
// Equation(s):
// \CPU|Reg|Registros~1607_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~362_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~106_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~362_q ),
	.datad(\CPU|Reg|Registros~106_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1607_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1607 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1608 (
// Equation(s):
// \CPU|Reg|Registros~1608_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~234_q  & !\CPU|Reg|Registros~1607_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1607_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~234_q ),
	.datad(\CPU|Reg|Registros~1607_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1608_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1608 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1602 (
// Equation(s):
// \CPU|Reg|Registros~1602_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux8~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~202_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~74_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~74_q ),
	.datad(\CPU|Reg|Registros~202_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1602_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1602 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1603 (
// Equation(s):
// \CPU|Reg|Registros~1603_combout  = (\CPU|Reg|Registros~1602_combout  & ((\CPU|Reg|Registros~458_q ) # ((!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1602_combout  & (((\CPU|Reg|Registros~330_q  & \CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~458_q ),
	.datab(\CPU|Reg|Registros~1602_combout ),
	.datac(\CPU|Reg|Registros~330_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1603_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1603 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1604 (
// Equation(s):
// \CPU|Reg|Registros~1604_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~10_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~10_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1604_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1604 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1605 (
// Equation(s):
// \CPU|Reg|Registros~1605_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1604_combout  & ((\CPU|Reg|Registros~394_q ))) # (!\CPU|Reg|Registros~1604_combout  & (\CPU|Reg|Registros~266_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1604_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1604_combout ),
	.datac(\CPU|Reg|Registros~266_q ),
	.datad(\CPU|Reg|Registros~394_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1605_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1605 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1606 (
// Equation(s):
// \CPU|Reg|Registros~1606_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1603_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1605_combout 
// )))))

	.dataa(\CPU|Reg|Registros~1603_combout ),
	.datab(\CPU|Reg|Registros~1605_combout ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1606_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1606 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1600 (
// Equation(s):
// \CPU|Reg|Registros~1600_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~298_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~42_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~298_q ),
	.datad(\CPU|Reg|Registros~42_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1600_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1600 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1601 (
// Equation(s):
// \CPU|Reg|Registros~1601_combout  = (\CPU|Reg|Registros~1600_combout  & ((\CPU|Reg|Registros~426_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~426_q ),
	.datad(\CPU|Reg|Registros~1600_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1601_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1601 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1609 (
// Equation(s):
// \CPU|Reg|Registros~1609_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1606_combout  & (\CPU|Reg|Registros~1608_combout )) # (!\CPU|Reg|Registros~1606_combout  & ((\CPU|Reg|Registros~1601_combout ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1606_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1608_combout ),
	.datac(\CPU|Reg|Registros~1606_combout ),
	.datad(\CPU|Reg|Registros~1601_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1609_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1609 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1610 (
// Equation(s):
// \CPU|Reg|Registros~1610_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1599_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1609_combout )))

	.dataa(\CPU|Reg|Registros~1599_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1609_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1610_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1610 .lut_mask = 16'hBB88;
defparam \CPU|Reg|Registros~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N25
dffeas \CPU|Reg|Registros~617 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~617 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1576 (
// Equation(s):
// \CPU|Reg|Registros~1576_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~617_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~617_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1576_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1576 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \CPU|Reg|Registros~873 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~873 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1575 (
// Equation(s):
// \CPU|Reg|Registros~1575_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~873_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~873_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1575_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1575 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1577 (
// Equation(s):
// \CPU|Reg|Registros~1577_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~1575_combout ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1576_combout  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1576_combout ),
	.datac(\CPU|Reg|Registros~1575_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1577_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1577 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1573 (
// Equation(s):
// \CPU|Reg|Registros~1573_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~713_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~649_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~649_q ),
	.datac(\CPU|Reg|Registros~713_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1573_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1573 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1574 (
// Equation(s):
// \CPU|Reg|Registros~1574_combout  = (\CPU|Reg|Registros~1573_combout  & ((\CPU|Reg|Registros~745_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1573_combout  & (((\CPU|Reg|Registros~681_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1573_combout ),
	.datab(\CPU|Reg|Registros~745_q ),
	.datac(\CPU|Reg|Registros~681_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1574_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1574 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1578 (
// Equation(s):
// \CPU|Reg|Registros~1578_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~937_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~905_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~937_q ),
	.datad(\CPU|Reg|Registros~905_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1578_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1578 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1579 (
// Equation(s):
// \CPU|Reg|Registros~1579_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1578_combout  & (\CPU|Reg|Registros~1001_q )) # (!\CPU|Reg|Registros~1578_combout  & ((\CPU|Reg|Registros~969_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1578_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1001_q ),
	.datac(\CPU|Reg|Registros~969_q ),
	.datad(\CPU|Reg|Registros~1578_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1579_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1579 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1580 (
// Equation(s):
// \CPU|Reg|Registros~1580_combout  = (\CPU|Reg|Registros~1577_combout  & (((\CPU|Reg|Registros~1579_combout )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1577_combout  & (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1574_combout )))

	.dataa(\CPU|Reg|Registros~1577_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1574_combout ),
	.datad(\CPU|Reg|Registros~1579_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1580_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1580 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~361feeder (
// Equation(s):
// \CPU|Reg|Registros~361feeder_combout  = \CPU|Mux_4|M2R[9]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[9]~48_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~361feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \CPU|Reg|Registros~361 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~361 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \CPU|Reg|Registros~105 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~105 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~233feeder (
// Equation(s):
// \CPU|Reg|Registros~233feeder_combout  = \CPU|Mux_4|M2R[9]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[9]~48_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~233feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \CPU|Reg|Registros~233 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~233 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1588 (
// Equation(s):
// \CPU|Reg|Registros~1588_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~233_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~105_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~105_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~233_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1588_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1588 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1589 (
// Equation(s):
// \CPU|Reg|Registros~1589_combout  = (\CPU|Reg|Registros~1588_combout  & ((!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1588_combout  & (\CPU|Reg|Registros~361_q  & \CPU|MI|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~361_q ),
	.datac(\CPU|Reg|Registros~1588_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1589_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1589 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \CPU|Reg|Registros~73 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~73 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \CPU|Reg|Registros~329 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~329 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1581 (
// Equation(s):
// \CPU|Reg|Registros~1581_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~329_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~73_q ))))

	.dataa(\CPU|Reg|Registros~73_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~329_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1581_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1581 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \CPU|Reg|Registros~201 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~201 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \CPU|Reg|Registros~457 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~457 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1582 (
// Equation(s):
// \CPU|Reg|Registros~1582_combout  = (\CPU|Reg|Registros~1581_combout  & (((\CPU|Reg|Registros~457_q )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1581_combout  & (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~201_q )))

	.dataa(\CPU|Reg|Registros~1581_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~201_q ),
	.datad(\CPU|Reg|Registros~457_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1582_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1582 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \CPU|Reg|Registros~393 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~393 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~9feeder (
// Equation(s):
// \CPU|Reg|Registros~9feeder_combout  = \CPU|Mux_4|M2R[9]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[9]~48_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~9feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \CPU|Reg|Registros~9 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~9 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \CPU|Reg|Registros~265 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~265 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1585 (
// Equation(s):
// \CPU|Reg|Registros~1585_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~265_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~9_q ))))

	.dataa(\CPU|Reg|Registros~9_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~265_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1585_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1585 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1586 (
// Equation(s):
// \CPU|Reg|Registros~1586_combout  = (\CPU|Reg|Registros~1585_combout  & ((\CPU|Reg|Registros~393_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~393_q ),
	.datab(\CPU|Reg|Registros~1585_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1586_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1586 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N7
dffeas \CPU|Reg|Registros~41 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~41 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1583 (
// Equation(s):
// \CPU|Reg|Registros~1583_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~41_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~41_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1583_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1583 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \CPU|Reg|Registros~297 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~297 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1584 (
// Equation(s):
// \CPU|Reg|Registros~1584_combout  = (\CPU|Reg|Registros~1583_combout  & (((\CPU|Reg|Registros~425_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1583_combout  & (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~297_q )))

	.dataa(\CPU|Reg|Registros~1583_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~297_q ),
	.datad(\CPU|Reg|Registros~425_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1584_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1584 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1587 (
// Equation(s):
// \CPU|Reg|Registros~1587_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout ) # (\CPU|Reg|Registros~1584_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1586_combout  & (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1586_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1584_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1587_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1587 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1590 (
// Equation(s):
// \CPU|Reg|Registros~1590_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1587_combout  & (\CPU|Reg|Registros~1589_combout )) # (!\CPU|Reg|Registros~1587_combout  & ((\CPU|Reg|Registros~1582_combout ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1587_combout ))))

	.dataa(\CPU|Reg|Registros~1589_combout ),
	.datab(\CPU|Reg|Registros~1582_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1587_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1590_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1590 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1591 (
// Equation(s):
// \CPU|Reg|Registros~1591_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1580_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1590_combout )))

	.dataa(\CPU|Reg|Registros~1580_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1590_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1591_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1591 .lut_mask = 16'hBB88;
defparam \CPU|Reg|Registros~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \CPU|MR2A|Saida[8]~24 (
// Equation(s):
// \CPU|MR2A|Saida[8]~24_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2358_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2368_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2358_combout ),
	.datad(\CPU|Reg|Registros~2368_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[8]~24 .lut_mask = 16'h3120;
defparam \CPU|MR2A|Saida[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \CPU|ULA|Add3~16 (
// Equation(s):
// \CPU|ULA|Add3~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|Reg|Registros~1572_combout  $ (\CPU|ULA|Add3~15 )))) # (GND)
// \CPU|ULA|Add3~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|Reg|Registros~1572_combout  & !\CPU|ULA|Add3~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|Reg|Registros~1572_combout ) # (!\CPU|ULA|Add3~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|Reg|Registros~1572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~15 ),
	.combout(\CPU|ULA|Add3~16_combout ),
	.cout(\CPU|ULA|Add3~17 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \CPU|ULA|Add3~18 (
// Equation(s):
// \CPU|ULA|Add3~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|Reg|Registros~1591_combout  & (!\CPU|ULA|Add3~17 )) # (!\CPU|Reg|Registros~1591_combout  & ((\CPU|ULA|Add3~17 ) # (GND))))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// ((\CPU|Reg|Registros~1591_combout  & (\CPU|ULA|Add3~17  & VCC)) # (!\CPU|Reg|Registros~1591_combout  & (!\CPU|ULA|Add3~17 ))))
// \CPU|ULA|Add3~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Add3~17 ) # (!\CPU|Reg|Registros~1591_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|Reg|Registros~1591_combout  & !\CPU|ULA|Add3~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~17 ),
	.combout(\CPU|ULA|Add3~18_combout ),
	.cout(\CPU|ULA|Add3~19 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \CPU|ULA|Add3~20 (
// Equation(s):
// \CPU|ULA|Add3~20_combout  = ((\CPU|Reg|Registros~1610_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Add3~19 )))) # (GND)
// \CPU|ULA|Add3~21  = CARRY((\CPU|Reg|Registros~1610_combout  & ((!\CPU|ULA|Add3~19 ) # (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|Reg|Registros~1610_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Add3~19 )))

	.dataa(\CPU|Reg|Registros~1610_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~19 ),
	.combout(\CPU|ULA|Add3~20_combout ),
	.cout(\CPU|ULA|Add3~21 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \CPU|ULA|Add3~22 (
// Equation(s):
// \CPU|ULA|Add3~22_combout  = (\CPU|Reg|Registros~1629_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Add3~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Add3~21  & VCC)))) # (!\CPU|Reg|Registros~1629_combout  & 
// ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Add3~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Add3~21 ))))
// \CPU|ULA|Add3~23  = CARRY((\CPU|Reg|Registros~1629_combout  & (\CPU|MR2A|Saida[11]~21_combout  & !\CPU|ULA|Add3~21 )) # (!\CPU|Reg|Registros~1629_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # (!\CPU|ULA|Add3~21 ))))

	.dataa(\CPU|Reg|Registros~1629_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~21 ),
	.combout(\CPU|ULA|Add3~22_combout ),
	.cout(\CPU|ULA|Add3~23 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~66 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~66_combout  = (\CPU|Mux_4|M2R[7]~253_combout  & ((\CPU|Mux_4|M2R[7]~25_combout  & (\Switches[11]~input_o )) # (!\CPU|Mux_4|M2R[7]~25_combout  & ((\CPU|ULA|Add3~22_combout ))))) # (!\CPU|Mux_4|M2R[7]~253_combout  & 
// (((\CPU|Mux_4|M2R[7]~25_combout ))))

	.dataa(\Switches[11]~input_o ),
	.datab(\CPU|ULA|Add3~22_combout ),
	.datac(\CPU|Mux_4|M2R[7]~253_combout ),
	.datad(\CPU|Mux_4|M2R[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~66 .lut_mask = 16'hAFC0;
defparam \CPU|Mux_4|M2R[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \CPU|ULA|Add1~1 (
// Equation(s):
// \CPU|ULA|Add1~1_cout  = CARRY(\CPU|Reg|Registros~1420_combout )

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|ULA|Add1~1_cout ));
// synopsys translate_off
defparam \CPU|ULA|Add1~1 .lut_mask = 16'h00CC;
defparam \CPU|ULA|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Add1~2 (
// Equation(s):
// \CPU|ULA|Add1~2_combout  = (\CPU|Reg|Registros~1439_combout  & (\CPU|ULA|Add1~1_cout  & VCC)) # (!\CPU|Reg|Registros~1439_combout  & (!\CPU|ULA|Add1~1_cout ))
// \CPU|ULA|Add1~3  = CARRY((!\CPU|Reg|Registros~1439_combout  & !\CPU|ULA|Add1~1_cout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1439_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~1_cout ),
	.combout(\CPU|ULA|Add1~2_combout ),
	.cout(\CPU|ULA|Add1~3 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~2 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Add1~4 (
// Equation(s):
// \CPU|ULA|Add1~4_combout  = (\CPU|Reg|Registros~1458_combout  & ((GND) # (!\CPU|ULA|Add1~3 ))) # (!\CPU|Reg|Registros~1458_combout  & (\CPU|ULA|Add1~3  $ (GND)))
// \CPU|ULA|Add1~5  = CARRY((\CPU|Reg|Registros~1458_combout ) # (!\CPU|ULA|Add1~3 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~3 ),
	.combout(\CPU|ULA|Add1~4_combout ),
	.cout(\CPU|ULA|Add1~5 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~4 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Add1~6 (
// Equation(s):
// \CPU|ULA|Add1~6_combout  = (\CPU|Reg|Registros~1477_combout  & (\CPU|ULA|Add1~5  & VCC)) # (!\CPU|Reg|Registros~1477_combout  & (!\CPU|ULA|Add1~5 ))
// \CPU|ULA|Add1~7  = CARRY((!\CPU|Reg|Registros~1477_combout  & !\CPU|ULA|Add1~5 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1477_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~5 ),
	.combout(\CPU|ULA|Add1~6_combout ),
	.cout(\CPU|ULA|Add1~7 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~6 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Add1~8 (
// Equation(s):
// \CPU|ULA|Add1~8_combout  = (\CPU|Reg|Registros~1496_combout  & ((GND) # (!\CPU|ULA|Add1~7 ))) # (!\CPU|Reg|Registros~1496_combout  & (\CPU|ULA|Add1~7  $ (GND)))
// \CPU|ULA|Add1~9  = CARRY((\CPU|Reg|Registros~1496_combout ) # (!\CPU|ULA|Add1~7 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~7 ),
	.combout(\CPU|ULA|Add1~8_combout ),
	.cout(\CPU|ULA|Add1~9 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~8 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Add1~10 (
// Equation(s):
// \CPU|ULA|Add1~10_combout  = (\CPU|Reg|Registros~1515_combout  & (\CPU|ULA|Add1~9  & VCC)) # (!\CPU|Reg|Registros~1515_combout  & (!\CPU|ULA|Add1~9 ))
// \CPU|ULA|Add1~11  = CARRY((!\CPU|Reg|Registros~1515_combout  & !\CPU|ULA|Add1~9 ))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~9 ),
	.combout(\CPU|ULA|Add1~10_combout ),
	.cout(\CPU|ULA|Add1~11 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~10 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Add1~12 (
// Equation(s):
// \CPU|ULA|Add1~12_combout  = (\CPU|Reg|Registros~1534_combout  & ((GND) # (!\CPU|ULA|Add1~11 ))) # (!\CPU|Reg|Registros~1534_combout  & (\CPU|ULA|Add1~11  $ (GND)))
// \CPU|ULA|Add1~13  = CARRY((\CPU|Reg|Registros~1534_combout ) # (!\CPU|ULA|Add1~11 ))

	.dataa(\CPU|Reg|Registros~1534_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~11 ),
	.combout(\CPU|ULA|Add1~12_combout ),
	.cout(\CPU|ULA|Add1~13 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~12 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Add1~14 (
// Equation(s):
// \CPU|ULA|Add1~14_combout  = (\CPU|Reg|Registros~1553_combout  & (\CPU|ULA|Add1~13  & VCC)) # (!\CPU|Reg|Registros~1553_combout  & (!\CPU|ULA|Add1~13 ))
// \CPU|ULA|Add1~15  = CARRY((!\CPU|Reg|Registros~1553_combout  & !\CPU|ULA|Add1~13 ))

	.dataa(\CPU|Reg|Registros~1553_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~13 ),
	.combout(\CPU|ULA|Add1~14_combout ),
	.cout(\CPU|ULA|Add1~15 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~14 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Add1~16 (
// Equation(s):
// \CPU|ULA|Add1~16_combout  = (\CPU|Reg|Registros~1572_combout  & ((GND) # (!\CPU|ULA|Add1~15 ))) # (!\CPU|Reg|Registros~1572_combout  & (\CPU|ULA|Add1~15  $ (GND)))
// \CPU|ULA|Add1~17  = CARRY((\CPU|Reg|Registros~1572_combout ) # (!\CPU|ULA|Add1~15 ))

	.dataa(\CPU|Reg|Registros~1572_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~15 ),
	.combout(\CPU|ULA|Add1~16_combout ),
	.cout(\CPU|ULA|Add1~17 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~16 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \CPU|ULA|Add1~18 (
// Equation(s):
// \CPU|ULA|Add1~18_combout  = (\CPU|Reg|Registros~1591_combout  & (\CPU|ULA|Add1~17  & VCC)) # (!\CPU|Reg|Registros~1591_combout  & (!\CPU|ULA|Add1~17 ))
// \CPU|ULA|Add1~19  = CARRY((!\CPU|Reg|Registros~1591_combout  & !\CPU|ULA|Add1~17 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~17 ),
	.combout(\CPU|ULA|Add1~18_combout ),
	.cout(\CPU|ULA|Add1~19 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~18 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Add1~20 (
// Equation(s):
// \CPU|ULA|Add1~20_combout  = (\CPU|Reg|Registros~1610_combout  & ((GND) # (!\CPU|ULA|Add1~19 ))) # (!\CPU|Reg|Registros~1610_combout  & (\CPU|ULA|Add1~19  $ (GND)))
// \CPU|ULA|Add1~21  = CARRY((\CPU|Reg|Registros~1610_combout ) # (!\CPU|ULA|Add1~19 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~19 ),
	.combout(\CPU|ULA|Add1~20_combout ),
	.cout(\CPU|ULA|Add1~21 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~20 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Add1~22 (
// Equation(s):
// \CPU|ULA|Add1~22_combout  = (\CPU|Reg|Registros~1629_combout  & (\CPU|ULA|Add1~21  & VCC)) # (!\CPU|Reg|Registros~1629_combout  & (!\CPU|ULA|Add1~21 ))
// \CPU|ULA|Add1~23  = CARRY((!\CPU|Reg|Registros~1629_combout  & !\CPU|ULA|Add1~21 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~21 ),
	.combout(\CPU|ULA|Add1~22_combout ),
	.cout(\CPU|ULA|Add1~23 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~22 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Add0~0 (
// Equation(s):
// \CPU|ULA|Add0~0_combout  = (\CPU|Reg|Registros~1439_combout  & (\CPU|Reg|Registros~1420_combout  $ (VCC))) # (!\CPU|Reg|Registros~1439_combout  & (\CPU|Reg|Registros~1420_combout  & VCC))
// \CPU|ULA|Add0~1  = CARRY((\CPU|Reg|Registros~1439_combout  & \CPU|Reg|Registros~1420_combout ))

	.dataa(\CPU|Reg|Registros~1439_combout ),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Add0~0_combout ),
	.cout(\CPU|ULA|Add0~1 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~0 .lut_mask = 16'h6688;
defparam \CPU|ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Add0~2 (
// Equation(s):
// \CPU|ULA|Add0~2_combout  = (\CPU|Reg|Registros~1458_combout  & (!\CPU|ULA|Add0~1 )) # (!\CPU|Reg|Registros~1458_combout  & ((\CPU|ULA|Add0~1 ) # (GND)))
// \CPU|ULA|Add0~3  = CARRY((!\CPU|ULA|Add0~1 ) # (!\CPU|Reg|Registros~1458_combout ))

	.dataa(\CPU|Reg|Registros~1458_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~1 ),
	.combout(\CPU|ULA|Add0~2_combout ),
	.cout(\CPU|ULA|Add0~3 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Add0~4 (
// Equation(s):
// \CPU|ULA|Add0~4_combout  = (\CPU|Reg|Registros~1477_combout  & (\CPU|ULA|Add0~3  $ (GND))) # (!\CPU|Reg|Registros~1477_combout  & (!\CPU|ULA|Add0~3  & VCC))
// \CPU|ULA|Add0~5  = CARRY((\CPU|Reg|Registros~1477_combout  & !\CPU|ULA|Add0~3 ))

	.dataa(\CPU|Reg|Registros~1477_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~3 ),
	.combout(\CPU|ULA|Add0~4_combout ),
	.cout(\CPU|ULA|Add0~5 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~4 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Add0~6 (
// Equation(s):
// \CPU|ULA|Add0~6_combout  = (\CPU|Reg|Registros~1496_combout  & (!\CPU|ULA|Add0~5 )) # (!\CPU|Reg|Registros~1496_combout  & ((\CPU|ULA|Add0~5 ) # (GND)))
// \CPU|ULA|Add0~7  = CARRY((!\CPU|ULA|Add0~5 ) # (!\CPU|Reg|Registros~1496_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~5 ),
	.combout(\CPU|ULA|Add0~6_combout ),
	.cout(\CPU|ULA|Add0~7 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Add0~8 (
// Equation(s):
// \CPU|ULA|Add0~8_combout  = (\CPU|Reg|Registros~1515_combout  & (\CPU|ULA|Add0~7  $ (GND))) # (!\CPU|Reg|Registros~1515_combout  & (!\CPU|ULA|Add0~7  & VCC))
// \CPU|ULA|Add0~9  = CARRY((\CPU|Reg|Registros~1515_combout  & !\CPU|ULA|Add0~7 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~7 ),
	.combout(\CPU|ULA|Add0~8_combout ),
	.cout(\CPU|ULA|Add0~9 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~8 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Add0~10 (
// Equation(s):
// \CPU|ULA|Add0~10_combout  = (\CPU|Reg|Registros~1534_combout  & (!\CPU|ULA|Add0~9 )) # (!\CPU|Reg|Registros~1534_combout  & ((\CPU|ULA|Add0~9 ) # (GND)))
// \CPU|ULA|Add0~11  = CARRY((!\CPU|ULA|Add0~9 ) # (!\CPU|Reg|Registros~1534_combout ))

	.dataa(\CPU|Reg|Registros~1534_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~9 ),
	.combout(\CPU|ULA|Add0~10_combout ),
	.cout(\CPU|ULA|Add0~11 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~10 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Add0~12 (
// Equation(s):
// \CPU|ULA|Add0~12_combout  = (\CPU|Reg|Registros~1553_combout  & (\CPU|ULA|Add0~11  $ (GND))) # (!\CPU|Reg|Registros~1553_combout  & (!\CPU|ULA|Add0~11  & VCC))
// \CPU|ULA|Add0~13  = CARRY((\CPU|Reg|Registros~1553_combout  & !\CPU|ULA|Add0~11 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~11 ),
	.combout(\CPU|ULA|Add0~12_combout ),
	.cout(\CPU|ULA|Add0~13 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~12 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Add0~14 (
// Equation(s):
// \CPU|ULA|Add0~14_combout  = (\CPU|Reg|Registros~1572_combout  & (!\CPU|ULA|Add0~13 )) # (!\CPU|Reg|Registros~1572_combout  & ((\CPU|ULA|Add0~13 ) # (GND)))
// \CPU|ULA|Add0~15  = CARRY((!\CPU|ULA|Add0~13 ) # (!\CPU|Reg|Registros~1572_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~13 ),
	.combout(\CPU|ULA|Add0~14_combout ),
	.cout(\CPU|ULA|Add0~15 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \CPU|ULA|Add0~16 (
// Equation(s):
// \CPU|ULA|Add0~16_combout  = (\CPU|Reg|Registros~1591_combout  & (\CPU|ULA|Add0~15  $ (GND))) # (!\CPU|Reg|Registros~1591_combout  & (!\CPU|ULA|Add0~15  & VCC))
// \CPU|ULA|Add0~17  = CARRY((\CPU|Reg|Registros~1591_combout  & !\CPU|ULA|Add0~15 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~15 ),
	.combout(\CPU|ULA|Add0~16_combout ),
	.cout(\CPU|ULA|Add0~17 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~16 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Add0~18 (
// Equation(s):
// \CPU|ULA|Add0~18_combout  = (\CPU|Reg|Registros~1610_combout  & (!\CPU|ULA|Add0~17 )) # (!\CPU|Reg|Registros~1610_combout  & ((\CPU|ULA|Add0~17 ) # (GND)))
// \CPU|ULA|Add0~19  = CARRY((!\CPU|ULA|Add0~17 ) # (!\CPU|Reg|Registros~1610_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~17 ),
	.combout(\CPU|ULA|Add0~18_combout ),
	.cout(\CPU|ULA|Add0~19 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~18 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Add0~20 (
// Equation(s):
// \CPU|ULA|Add0~20_combout  = (\CPU|Reg|Registros~1629_combout  & (\CPU|ULA|Add0~19  $ (GND))) # (!\CPU|Reg|Registros~1629_combout  & (!\CPU|ULA|Add0~19  & VCC))
// \CPU|ULA|Add0~21  = CARRY((\CPU|Reg|Registros~1629_combout  & !\CPU|ULA|Add0~19 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~19 ),
	.combout(\CPU|ULA|Add0~20_combout ),
	.cout(\CPU|ULA|Add0~21 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~61 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~61_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~22_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~20_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Add1~22_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~61 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \CPU|Reg|Registros~428 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~428 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \CPU|Reg|Registros~44 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~44 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \CPU|Reg|Registros~300 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~300 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2300 (
// Equation(s):
// \CPU|Reg|Registros~2300_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~300_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~44_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~44_q ),
	.datac(\CPU|Reg|Registros~300_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2300 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2301 (
// Equation(s):
// \CPU|Reg|Registros~2301_combout  = (\CPU|Reg|Registros~2300_combout  & ((\CPU|Reg|Registros~428_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|Reg|Registros~428_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2300_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2301 .lut_mask = 16'hAF00;
defparam \CPU|Reg|Registros~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \CPU|Reg|Registros~396 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~396 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \CPU|Reg|Registros~12 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~12 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \CPU|Reg|Registros~268 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~268 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2302 (
// Equation(s):
// \CPU|Reg|Registros~2302_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~268_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~12_q )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~12_q ),
	.datad(\CPU|Reg|Registros~268_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2302 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2303 (
// Equation(s):
// \CPU|Reg|Registros~2303_combout  = (\CPU|Reg|Registros~2302_combout  & ((\CPU|Reg|Registros~396_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~396_q ),
	.datad(\CPU|Reg|Registros~2302_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2303 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2304 (
// Equation(s):
// \CPU|Reg|Registros~2304_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2301_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2303_combout 
// )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2301_combout ),
	.datad(\CPU|Reg|Registros~2303_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2304 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \CPU|Reg|Registros~204 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~204 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \CPU|Reg|Registros~460 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~460 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N7
dffeas \CPU|Reg|Registros~332 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~332 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \CPU|Reg|Registros~76 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~76 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2298 (
// Equation(s):
// \CPU|Reg|Registros~2298_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~332_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~76_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~332_q ),
	.datac(\CPU|Reg|Registros~76_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2298 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2299 (
// Equation(s):
// \CPU|Reg|Registros~2299_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2298_combout  & ((\CPU|Reg|Registros~460_q ))) # (!\CPU|Reg|Registros~2298_combout  & (\CPU|Reg|Registros~204_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2298_combout ))))

	.dataa(\CPU|Reg|Registros~204_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~460_q ),
	.datad(\CPU|Reg|Registros~2298_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2299 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~236feeder (
// Equation(s):
// \CPU|Reg|Registros~236feeder_combout  = \CPU|Mux_4|M2R[12]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[12]~78_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~236feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \CPU|Reg|Registros~236 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~236 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~108feeder (
// Equation(s):
// \CPU|Reg|Registros~108feeder_combout  = \CPU|Mux_4|M2R[12]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[12]~78_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~108feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \CPU|Reg|Registros~108 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~108 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~364feeder (
// Equation(s):
// \CPU|Reg|Registros~364feeder_combout  = \CPU|Mux_4|M2R[12]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[12]~78_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~364feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \CPU|Reg|Registros~364 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~364 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2305 (
// Equation(s):
// \CPU|Reg|Registros~2305_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~364_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~108_q ))))

	.dataa(\CPU|Reg|Registros~108_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~364_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2305 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2306 (
// Equation(s):
// \CPU|Reg|Registros~2306_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~236_q  & !\CPU|Reg|Registros~2305_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2305_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~236_q ),
	.datad(\CPU|Reg|Registros~2305_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2306 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2307 (
// Equation(s):
// \CPU|Reg|Registros~2307_combout  = (\CPU|Reg|Registros~2304_combout  & (((\CPU|Reg|Registros~2306_combout ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2304_combout  & (\CPU|Reg|Registros~2299_combout  & (\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|Reg|Registros~2304_combout ),
	.datab(\CPU|Reg|Registros~2299_combout ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2306_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2307 .lut_mask = 16'hEA4A;
defparam \CPU|Reg|Registros~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \CPU|Reg|Registros~652 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~652 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \CPU|Reg|Registros~716 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~716 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2293 (
// Equation(s):
// \CPU|Reg|Registros~2293_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~716_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~652_q ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~652_q ),
	.datad(\CPU|Reg|Registros~716_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2293 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \CPU|Reg|Registros~748 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~748 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \CPU|Reg|Registros~684 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~684 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2294 (
// Equation(s):
// \CPU|Reg|Registros~2294_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2293_combout  & (\CPU|Reg|Registros~748_q )) # (!\CPU|Reg|Registros~2293_combout  & ((\CPU|Reg|Registros~684_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2293_combout ))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2293_combout ),
	.datac(\CPU|Reg|Registros~748_q ),
	.datad(\CPU|Reg|Registros~684_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2294 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \CPU|Reg|Registros~908 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~908 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \CPU|Reg|Registros~940 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~940 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2295 (
// Equation(s):
// \CPU|Reg|Registros~2295_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~940_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~908_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~908_q ),
	.datad(\CPU|Reg|Registros~940_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2295 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \CPU|Reg|Registros~972 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~972 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \CPU|Reg|Registros~1004 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1004 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2296 (
// Equation(s):
// \CPU|Reg|Registros~2296_combout  = (\CPU|Reg|Registros~2295_combout  & (((\CPU|Reg|Registros~1004_q ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2295_combout  & (\CPU|Reg|Registros~972_q  & ((\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~2295_combout ),
	.datab(\CPU|Reg|Registros~972_q ),
	.datac(\CPU|Reg|Registros~1004_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2296 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2297 (
// Equation(s):
// \CPU|Reg|Registros~2297_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2296_combout ) # (!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2294_combout  & ((\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|Reg|Registros~2294_combout ),
	.datac(\CPU|Reg|Registros~2296_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2297 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2308 (
// Equation(s):
// \CPU|Reg|Registros~2308_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2297_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2307_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2307_combout ),
	.datad(\CPU|Reg|Registros~2297_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2308 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \CPU|Reg|Registros~621 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~621 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1652 (
// Equation(s):
// \CPU|Reg|Registros~1652_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~621_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~621_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1652_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1652 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \CPU|Reg|Registros~877 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~877 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1651 (
// Equation(s):
// \CPU|Reg|Registros~1651_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~877_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~877_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1651_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1651 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1653 (
// Equation(s):
// \CPU|Reg|Registros~1653_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1651_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1652_combout )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1652_combout ),
	.datad(\CPU|Reg|Registros~1651_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1653_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1653 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \CPU|Reg|Registros~653 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~653 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \CPU|Reg|Registros~717 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~717 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1649 (
// Equation(s):
// \CPU|Reg|Registros~1649_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~717_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~653_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~653_q ),
	.datac(\CPU|Reg|Registros~717_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1649_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1649 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \CPU|Reg|Registros~749 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~749 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~685feeder (
// Equation(s):
// \CPU|Reg|Registros~685feeder_combout  = \CPU|Mux_4|M2R[13]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[13]~90_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~685feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \CPU|Reg|Registros~685 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~685 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1650 (
// Equation(s):
// \CPU|Reg|Registros~1650_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1649_combout  & (\CPU|Reg|Registros~749_q )) # (!\CPU|Reg|Registros~1649_combout  & ((\CPU|Reg|Registros~685_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (\CPU|Reg|Registros~1649_combout ))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1649_combout ),
	.datac(\CPU|Reg|Registros~749_q ),
	.datad(\CPU|Reg|Registros~685_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1650_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1650 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \CPU|Reg|Registros~909 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~909 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1654 (
// Equation(s):
// \CPU|Reg|Registros~1654_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~941_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~909_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~909_q ),
	.datac(\CPU|Reg|Registros~941_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1654_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1654 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \CPU|Reg|Registros~973feeder (
// Equation(s):
// \CPU|Reg|Registros~973feeder_combout  = \CPU|Mux_4|M2R[13]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[13]~90_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~973feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~973feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~973feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \CPU|Reg|Registros~973 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~973 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \CPU|Reg|Registros~1005 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1005 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1655 (
// Equation(s):
// \CPU|Reg|Registros~1655_combout  = (\CPU|Reg|Registros~1654_combout  & (((\CPU|Reg|Registros~1005_q ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1654_combout  & (\CPU|Reg|Registros~973_q  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1654_combout ),
	.datab(\CPU|Reg|Registros~973_q ),
	.datac(\CPU|Reg|Registros~1005_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1655_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1655 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1656 (
// Equation(s):
// \CPU|Reg|Registros~1656_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1653_combout  & ((\CPU|Reg|Registros~1655_combout ))) # (!\CPU|Reg|Registros~1653_combout  & (\CPU|Reg|Registros~1650_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (\CPU|Reg|Registros~1653_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1653_combout ),
	.datac(\CPU|Reg|Registros~1650_combout ),
	.datad(\CPU|Reg|Registros~1655_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1656_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1656 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \CPU|Reg|Registros~45 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~45 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1659 (
// Equation(s):
// \CPU|Reg|Registros~1659_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~45_q  & !\CPU|MI|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~45_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1659_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1659 .lut_mask = 16'hCC30;
defparam \CPU|Reg|Registros~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~301feeder (
// Equation(s):
// \CPU|Reg|Registros~301feeder_combout  = \CPU|Mux_4|M2R[13]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[13]~90_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~301feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \CPU|Reg|Registros~301 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~301 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \CPU|Reg|Registros~429 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~429 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1660 (
// Equation(s):
// \CPU|Reg|Registros~1660_combout  = (\CPU|Reg|Registros~1659_combout  & (((\CPU|Reg|Registros~429_q ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1659_combout  & (\CPU|Reg|Registros~301_q  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1659_combout ),
	.datab(\CPU|Reg|Registros~301_q ),
	.datac(\CPU|Reg|Registros~429_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1660_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1660 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \CPU|Reg|Registros~269 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~269 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \CPU|Reg|Registros~13 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~13 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1661 (
// Equation(s):
// \CPU|Reg|Registros~1661_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~269_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~13_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~269_q ),
	.datad(\CPU|Reg|Registros~13_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1661_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1661 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \CPU|Reg|Registros~397 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~397 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1662 (
// Equation(s):
// \CPU|Reg|Registros~1662_combout  = (\CPU|Reg|Registros~1661_combout  & ((\CPU|Reg|Registros~397_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1661_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~397_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1662_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1662 .lut_mask = 16'hAA22;
defparam \CPU|Reg|Registros~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1663 (
// Equation(s):
// \CPU|Reg|Registros~1663_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1660_combout ) # ((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~1662_combout  & !\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1660_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1662_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1663_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1663 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \CPU|Reg|Registros~205 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~205 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \CPU|Reg|Registros~461 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~461 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \CPU|Reg|Registros~77 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~77 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N21
dffeas \CPU|Reg|Registros~333 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~333 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1657 (
// Equation(s):
// \CPU|Reg|Registros~1657_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~333_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~77_q ))))

	.dataa(\CPU|Reg|Registros~77_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~333_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1657_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1657 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1658 (
// Equation(s):
// \CPU|Reg|Registros~1658_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1657_combout  & ((\CPU|Reg|Registros~461_q ))) # (!\CPU|Reg|Registros~1657_combout  & (\CPU|Reg|Registros~205_q )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1657_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~205_q ),
	.datac(\CPU|Reg|Registros~461_q ),
	.datad(\CPU|Reg|Registros~1657_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1658_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1658 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N5
dffeas \CPU|Reg|Registros~237 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~237 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \CPU|Reg|Registros~109 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~109 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1664 (
// Equation(s):
// \CPU|Reg|Registros~1664_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~237_q )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~109_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~237_q ),
	.datac(\CPU|Reg|Registros~109_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1664_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1664 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \CPU|Reg|Registros~365 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~365 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1665 (
// Equation(s):
// \CPU|Reg|Registros~1665_combout  = (\CPU|Reg|Registros~1664_combout  & (!\CPU|MI|Mux7~1_combout )) # (!\CPU|Reg|Registros~1664_combout  & (\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~365_q ))

	.dataa(\CPU|Reg|Registros~1664_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~365_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1665_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1665 .lut_mask = 16'h6622;
defparam \CPU|Reg|Registros~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1666 (
// Equation(s):
// \CPU|Reg|Registros~1666_combout  = (\CPU|Reg|Registros~1663_combout  & (((\CPU|Reg|Registros~1665_combout ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1663_combout  & (\CPU|Reg|Registros~1658_combout  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1663_combout ),
	.datab(\CPU|Reg|Registros~1658_combout ),
	.datac(\CPU|Reg|Registros~1665_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1666_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1666 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1667 (
// Equation(s):
// \CPU|Reg|Registros~1667_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1656_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1666_combout )))

	.dataa(\CPU|Reg|Registros~1656_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1666_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1667_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1667 .lut_mask = 16'hBB88;
defparam \CPU|Reg|Registros~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2283 (
// Equation(s):
// \CPU|Reg|Registros~2283_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~301_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~45_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~301_q ),
	.datac(\CPU|Reg|Registros~45_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2283 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2284 (
// Equation(s):
// \CPU|Reg|Registros~2284_combout  = (\CPU|Reg|Registros~2283_combout  & ((\CPU|Reg|Registros~429_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~429_q ),
	.datad(\CPU|Reg|Registros~2283_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2284 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2290 (
// Equation(s):
// \CPU|Reg|Registros~2290_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~365_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~109_q ))))

	.dataa(\CPU|Reg|Registros~109_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~365_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2290 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2291 (
// Equation(s):
// \CPU|Reg|Registros~2291_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~237_q  & !\CPU|Reg|Registros~2290_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2290_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~237_q ),
	.datad(\CPU|Reg|Registros~2290_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2291 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2287 (
// Equation(s):
// \CPU|Reg|Registros~2287_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~269_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~13_q )))))

	.dataa(\CPU|Reg|Registros~269_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~13_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2287 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2288 (
// Equation(s):
// \CPU|Reg|Registros~2288_combout  = (\CPU|Reg|Registros~2287_combout  & ((\CPU|Reg|Registros~397_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~397_q ),
	.datad(\CPU|Reg|Registros~2287_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2288 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2285 (
// Equation(s):
// \CPU|Reg|Registros~2285_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~333_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~77_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~333_q ),
	.datac(\CPU|Reg|Registros~77_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2285 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2286 (
// Equation(s):
// \CPU|Reg|Registros~2286_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2285_combout  & ((\CPU|Reg|Registros~461_q ))) # (!\CPU|Reg|Registros~2285_combout  & (\CPU|Reg|Registros~205_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2285_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~205_q ),
	.datac(\CPU|Reg|Registros~461_q ),
	.datad(\CPU|Reg|Registros~2285_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2286 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2289 (
// Equation(s):
// \CPU|Reg|Registros~2289_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout ) # (\CPU|Reg|Registros~2286_combout )))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2288_combout  & (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|Reg|Registros~2288_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2286_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2289 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2292 (
// Equation(s):
// \CPU|Reg|Registros~2292_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2289_combout  & ((\CPU|Reg|Registros~2291_combout ))) # (!\CPU|Reg|Registros~2289_combout  & (\CPU|Reg|Registros~2284_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2289_combout ))))

	.dataa(\CPU|Reg|Registros~2284_combout ),
	.datab(\CPU|Reg|Registros~2291_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2289_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2292 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[13]~19 (
// Equation(s):
// \CPU|MR2A|Saida[13]~19_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2282_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2292_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2282_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2292_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[13]~19 .lut_mask = 16'h0D08;
defparam \CPU|MR2A|Saida[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \CPU|MR2A|Saida[12]~20 (
// Equation(s):
// \CPU|MR2A|Saida[12]~20_combout  = (\CPU|UC|WideOr2~0_combout  & (!\CPU|PC|Endereco [2] & ((\CPU|MI|Mux29~0_combout )))) # (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2308_combout ))))

	.dataa(\CPU|PC|Endereco [2]),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2308_combout ),
	.datad(\CPU|MI|Mux29~0_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[12]~20 .lut_mask = 16'h7430;
defparam \CPU|MR2A|Saida[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \CPU|ULA|Add2~16 (
// Equation(s):
// \CPU|ULA|Add2~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|Reg|Registros~1572_combout  $ (!\CPU|ULA|Add2~15 )))) # (GND)
// \CPU|ULA|Add2~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|Reg|Registros~1572_combout ) # (!\CPU|ULA|Add2~15 ))) # (!\CPU|MR2A|Saida[8]~24_combout  & (\CPU|Reg|Registros~1572_combout  & !\CPU|ULA|Add2~15 )))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|Reg|Registros~1572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~15 ),
	.combout(\CPU|ULA|Add2~16_combout ),
	.cout(\CPU|ULA|Add2~17 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~16 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \CPU|ULA|Add2~18 (
// Equation(s):
// \CPU|ULA|Add2~18_combout  = (\CPU|Reg|Registros~1591_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Add2~17  & VCC)) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Add2~17 )))) # (!\CPU|Reg|Registros~1591_combout  & 
// ((\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Add2~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Add2~17 ) # (GND)))))
// \CPU|ULA|Add2~19  = CARRY((\CPU|Reg|Registros~1591_combout  & (!\CPU|MR2A|Saida[9]~23_combout  & !\CPU|ULA|Add2~17 )) # (!\CPU|Reg|Registros~1591_combout  & ((!\CPU|ULA|Add2~17 ) # (!\CPU|MR2A|Saida[9]~23_combout ))))

	.dataa(\CPU|Reg|Registros~1591_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~17 ),
	.combout(\CPU|ULA|Add2~18_combout ),
	.cout(\CPU|ULA|Add2~19 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~18 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \CPU|ULA|Add2~20 (
// Equation(s):
// \CPU|ULA|Add2~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|Reg|Registros~1610_combout  $ (!\CPU|ULA|Add2~19 )))) # (GND)
// \CPU|ULA|Add2~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|Reg|Registros~1610_combout ) # (!\CPU|ULA|Add2~19 ))) # (!\CPU|MR2A|Saida[10]~22_combout  & (\CPU|Reg|Registros~1610_combout  & !\CPU|ULA|Add2~19 )))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~19 ),
	.combout(\CPU|ULA|Add2~20_combout ),
	.cout(\CPU|ULA|Add2~21 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~20 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \CPU|ULA|Add2~22 (
// Equation(s):
// \CPU|ULA|Add2~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|Reg|Registros~1629_combout  & (\CPU|ULA|Add2~21  & VCC)) # (!\CPU|Reg|Registros~1629_combout  & (!\CPU|ULA|Add2~21 )))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// ((\CPU|Reg|Registros~1629_combout  & (!\CPU|ULA|Add2~21 )) # (!\CPU|Reg|Registros~1629_combout  & ((\CPU|ULA|Add2~21 ) # (GND)))))
// \CPU|ULA|Add2~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|Reg|Registros~1629_combout  & !\CPU|ULA|Add2~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Add2~21 ) # (!\CPU|Reg|Registros~1629_combout ))))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~21 ),
	.combout(\CPU|ULA|Add2~22_combout ),
	.cout(\CPU|ULA|Add2~23 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~22 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \CPU|ULA|Add2~24 (
// Equation(s):
// \CPU|ULA|Add2~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|Reg|Registros~1648_combout  $ (!\CPU|ULA|Add2~23 )))) # (GND)
// \CPU|ULA|Add2~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|Reg|Registros~1648_combout ) # (!\CPU|ULA|Add2~23 ))) # (!\CPU|MR2A|Saida[12]~20_combout  & (\CPU|Reg|Registros~1648_combout  & !\CPU|ULA|Add2~23 )))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~23 ),
	.combout(\CPU|ULA|Add2~24_combout ),
	.cout(\CPU|ULA|Add2~25 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~24 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \CPU|ULA|Add2~26 (
// Equation(s):
// \CPU|ULA|Add2~26_combout  = (\CPU|Reg|Registros~1667_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Add2~25  & VCC)) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Add2~25 )))) # (!\CPU|Reg|Registros~1667_combout  & 
// ((\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Add2~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Add2~25 ) # (GND)))))
// \CPU|ULA|Add2~27  = CARRY((\CPU|Reg|Registros~1667_combout  & (!\CPU|MR2A|Saida[13]~19_combout  & !\CPU|ULA|Add2~25 )) # (!\CPU|Reg|Registros~1667_combout  & ((!\CPU|ULA|Add2~25 ) # (!\CPU|MR2A|Saida[13]~19_combout ))))

	.dataa(\CPU|Reg|Registros~1667_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~25 ),
	.combout(\CPU|ULA|Add2~26_combout ),
	.cout(\CPU|ULA|Add2~27 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~26 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \CPU|ULA|Add3~24 (
// Equation(s):
// \CPU|ULA|Add3~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|Reg|Registros~1648_combout  $ (\CPU|ULA|Add3~23 )))) # (GND)
// \CPU|ULA|Add3~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|Reg|Registros~1648_combout  & !\CPU|ULA|Add3~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|Reg|Registros~1648_combout ) # (!\CPU|ULA|Add3~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~23 ),
	.combout(\CPU|ULA|Add3~24_combout ),
	.cout(\CPU|ULA|Add3~25 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \CPU|ULA|Add3~26 (
// Equation(s):
// \CPU|ULA|Add3~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|Reg|Registros~1667_combout  & (!\CPU|ULA|Add3~25 )) # (!\CPU|Reg|Registros~1667_combout  & ((\CPU|ULA|Add3~25 ) # (GND))))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// ((\CPU|Reg|Registros~1667_combout  & (\CPU|ULA|Add3~25  & VCC)) # (!\CPU|Reg|Registros~1667_combout  & (!\CPU|ULA|Add3~25 ))))
// \CPU|ULA|Add3~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Add3~25 ) # (!\CPU|Reg|Registros~1667_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|Reg|Registros~1667_combout  & !\CPU|ULA|Add3~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~25 ),
	.combout(\CPU|ULA|Add3~26_combout ),
	.cout(\CPU|ULA|Add3~27 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~87 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~87_combout  = (\CPU|UC|Decoder0~1_combout ) # ((!\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Mux27~8_combout  & \CPU|Mux_4|M2R[7]~24_combout )))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|ULA|Mux27~8_combout ),
	.datad(\CPU|Mux_4|M2R[7]~24_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~87 .lut_mask = 16'hDCCC;
defparam \CPU|Mux_4|M2R[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~88 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~88_combout  = (!\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[22]~87_combout ) # ((!\CPU|UC|Decoder0~2_combout  & !\CPU|UC|WideOr3~0_combout ))))

	.dataa(\CPU|UC|Decoder0~2_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|UC|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~88 .lut_mask = 16'h3031;
defparam \CPU|Mux_4|M2R[22]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \CPU|Reg|Registros~686 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~686 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1669 (
// Equation(s):
// \CPU|Reg|Registros~1669_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~686_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~654_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~654_q ),
	.datac(\CPU|Reg|Registros~686_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1669_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1669 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \CPU|Reg|Registros~718 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~718 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \CPU|Reg|Registros~750 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~750 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1670 (
// Equation(s):
// \CPU|Reg|Registros~1670_combout  = (\CPU|Reg|Registros~1669_combout  & (((\CPU|Reg|Registros~750_q )) # (!\CPU|MI|Mux9~0_combout ))) # (!\CPU|Reg|Registros~1669_combout  & (\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~718_q )))

	.dataa(\CPU|Reg|Registros~1669_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~718_q ),
	.datad(\CPU|Reg|Registros~750_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1670_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1670 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \CPU|Reg|Registros~622 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~622 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1671 (
// Equation(s):
// \CPU|Reg|Registros~1671_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~622_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~622_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1671_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1671 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1672 (
// Equation(s):
// \CPU|Reg|Registros~1672_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux8~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1670_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1671_combout )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1670_combout ),
	.datad(\CPU|Reg|Registros~1671_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1672_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1672 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \CPU|Reg|Registros~974 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~974 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \CPU|Reg|Registros~910 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~910 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1673 (
// Equation(s):
// \CPU|Reg|Registros~1673_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~974_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~910_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~974_q ),
	.datad(\CPU|Reg|Registros~910_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1673_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1673 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \CPU|Reg|Registros~942 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~942 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \CPU|Reg|Registros~1006 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1006 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1674 (
// Equation(s):
// \CPU|Reg|Registros~1674_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1673_combout  & ((\CPU|Reg|Registros~1006_q ))) # (!\CPU|Reg|Registros~1673_combout  & (\CPU|Reg|Registros~942_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (\CPU|Reg|Registros~1673_combout ))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1673_combout ),
	.datac(\CPU|Reg|Registros~942_q ),
	.datad(\CPU|Reg|Registros~1006_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1674_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1674 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \CPU|Reg|Registros~878 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~878 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1668 (
// Equation(s):
// \CPU|Reg|Registros~1668_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~878_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~878_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1668_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1668 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1675 (
// Equation(s):
// \CPU|Reg|Registros~1675_combout  = (\CPU|Reg|Registros~1672_combout  & (((\CPU|Reg|Registros~1674_combout )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1672_combout  & (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1668_combout ))))

	.dataa(\CPU|Reg|Registros~1672_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1674_combout ),
	.datad(\CPU|Reg|Registros~1668_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1675_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1675 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~334feeder (
// Equation(s):
// \CPU|Reg|Registros~334feeder_combout  = \CPU|Mux_4|M2R[14]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[14]~99_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~334feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \CPU|Reg|Registros~334 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~334 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \CPU|Reg|Registros~78 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~78 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~206feeder (
// Equation(s):
// \CPU|Reg|Registros~206feeder_combout  = \CPU|Mux_4|M2R[14]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[14]~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~206feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \CPU|Reg|Registros~206 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~206 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1678 (
// Equation(s):
// \CPU|Reg|Registros~1678_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout ) # ((\CPU|Reg|Registros~206_q )))) # (!\CPU|MI|Mux8~0_combout  & (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~78_q )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~78_q ),
	.datad(\CPU|Reg|Registros~206_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1678_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1678 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \CPU|Reg|Registros~462 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~462 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1679 (
// Equation(s):
// \CPU|Reg|Registros~1679_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1678_combout  & ((\CPU|Reg|Registros~462_q ))) # (!\CPU|Reg|Registros~1678_combout  & (\CPU|Reg|Registros~334_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1678_combout ))))

	.dataa(\CPU|Reg|Registros~334_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1678_combout ),
	.datad(\CPU|Reg|Registros~462_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1679_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1679 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N15
dffeas \CPU|Reg|Registros~398 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~398 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \CPU|Reg|Registros~270feeder (
// Equation(s):
// \CPU|Reg|Registros~270feeder_combout  = \CPU|Mux_4|M2R[14]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[14]~99_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~270feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N1
dffeas \CPU|Reg|Registros~270 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~270 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \CPU|Reg|Registros~14 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~14 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1680 (
// Equation(s):
// \CPU|Reg|Registros~1680_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~14_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~14_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1680_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1680 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1681 (
// Equation(s):
// \CPU|Reg|Registros~1681_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1680_combout  & (\CPU|Reg|Registros~398_q )) # (!\CPU|Reg|Registros~1680_combout  & ((\CPU|Reg|Registros~270_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1680_combout ))))

	.dataa(\CPU|Reg|Registros~398_q ),
	.datab(\CPU|Reg|Registros~270_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~1680_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1681_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1681 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1682 (
// Equation(s):
// \CPU|Reg|Registros~1682_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout ) # ((\CPU|Reg|Registros~1679_combout )))) # (!\CPU|MI|Mux9~0_combout  & (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1681_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1679_combout ),
	.datad(\CPU|Reg|Registros~1681_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1682_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1682 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~238feeder (
// Equation(s):
// \CPU|Reg|Registros~238feeder_combout  = \CPU|Mux_4|M2R[14]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[14]~99_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~238feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \CPU|Reg|Registros~238 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~238 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~110feeder (
// Equation(s):
// \CPU|Reg|Registros~110feeder_combout  = \CPU|Mux_4|M2R[14]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[14]~99_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~110feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \CPU|Reg|Registros~110 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~110 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \CPU|Reg|Registros~366 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~366 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1683 (
// Equation(s):
// \CPU|Reg|Registros~1683_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~366_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~110_q )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~110_q ),
	.datad(\CPU|Reg|Registros~366_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1683_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1683 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1684 (
// Equation(s):
// \CPU|Reg|Registros~1684_combout  = (\CPU|Reg|Registros~1683_combout  & ((!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1683_combout  & (\CPU|Reg|Registros~238_q  & \CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|Reg|Registros~238_q ),
	.datab(\CPU|Reg|Registros~1683_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1684_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1684 .lut_mask = 16'h22CC;
defparam \CPU|Reg|Registros~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \CPU|Reg|Registros~302 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~302 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \CPU|Reg|Registros~46 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~46 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1676 (
// Equation(s):
// \CPU|Reg|Registros~1676_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~302_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~46_q )))))

	.dataa(\CPU|Reg|Registros~302_q ),
	.datab(\CPU|Reg|Registros~46_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1676_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1676 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \CPU|Reg|Registros~430 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~430 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1677 (
// Equation(s):
// \CPU|Reg|Registros~1677_combout  = (\CPU|Reg|Registros~1676_combout  & ((\CPU|Reg|Registros~430_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1676_combout ),
	.datab(\CPU|Reg|Registros~430_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1677_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1677 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1685 (
// Equation(s):
// \CPU|Reg|Registros~1685_combout  = (\CPU|Reg|Registros~1682_combout  & (((\CPU|Reg|Registros~1684_combout )) # (!\CPU|MI|Mux10~1_combout ))) # (!\CPU|Reg|Registros~1682_combout  & (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1677_combout ))))

	.dataa(\CPU|Reg|Registros~1682_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1684_combout ),
	.datad(\CPU|Reg|Registros~1677_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1685_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1685 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1686 (
// Equation(s):
// \CPU|Reg|Registros~1686_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1675_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1685_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1675_combout ),
	.datad(\CPU|Reg|Registros~1685_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1686_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1686 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \CPU|MR2A|Saida[14]~18 (
// Equation(s):
// \CPU|MR2A|Saida[14]~18_combout  = (\CPU|UC|WideOr2~0_combout  & (!\CPU|PC|Endereco [2] & (\CPU|MI|Mux17~0_combout ))) # (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2277_combout ))))

	.dataa(\CPU|PC|Endereco [2]),
	.datab(\CPU|MI|Mux17~0_combout ),
	.datac(\CPU|Reg|Registros~2277_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[14]~18 .lut_mask = 16'h44F0;
defparam \CPU|MR2A|Saida[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~95 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~95_combout  = (!\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|MR2A|Saida[14]~18_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MR2A|Saida[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~95 .lut_mask = 16'h3000;
defparam \CPU|Mux_4|M2R[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \CPU|Reg|Registros~881 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~881 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2211 (
// Equation(s):
// \CPU|Reg|Registros~2211_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~881_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~881_q ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2211 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \CPU|Reg|Registros~977 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~977 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \CPU|Reg|Registros~913 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~913 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2216 (
// Equation(s):
// \CPU|Reg|Registros~2216_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~977_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~913_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~977_q ),
	.datac(\CPU|Reg|Registros~913_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2216 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \CPU|Reg|Registros~1009 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1009 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \CPU|Reg|Registros~945 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~945 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2217 (
// Equation(s):
// \CPU|Reg|Registros~2217_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2216_combout  & (\CPU|Reg|Registros~1009_q )) # (!\CPU|Reg|Registros~2216_combout  & ((\CPU|Reg|Registros~945_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2216_combout ))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2216_combout ),
	.datac(\CPU|Reg|Registros~1009_q ),
	.datad(\CPU|Reg|Registros~945_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2217 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \CPU|Reg|Registros~625 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~625 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2214 (
// Equation(s):
// \CPU|Reg|Registros~2214_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~625_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~625_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2214 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \CPU|Reg|Registros~721 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~721 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \CPU|Reg|Registros~753 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~753 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \CPU|Reg|Registros~689 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~689 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~657feeder (
// Equation(s):
// \CPU|Reg|Registros~657feeder_combout  = \CPU|Mux_4|M2R[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~657feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \CPU|Reg|Registros~657 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~657 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2212 (
// Equation(s):
// \CPU|Reg|Registros~2212_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~689_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~657_q )))))

	.dataa(\CPU|Reg|Registros~689_q ),
	.datab(\CPU|Reg|Registros~657_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2212 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2213 (
// Equation(s):
// \CPU|Reg|Registros~2213_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2212_combout  & ((\CPU|Reg|Registros~753_q ))) # (!\CPU|Reg|Registros~2212_combout  & (\CPU|Reg|Registros~721_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2212_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~721_q ),
	.datac(\CPU|Reg|Registros~753_q ),
	.datad(\CPU|Reg|Registros~2212_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2213 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2215 (
// Equation(s):
// \CPU|Reg|Registros~2215_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~2213_combout )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~2214_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2214_combout ),
	.datad(\CPU|Reg|Registros~2213_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2215 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2218 (
// Equation(s):
// \CPU|Reg|Registros~2218_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2215_combout  & ((\CPU|Reg|Registros~2217_combout ))) # (!\CPU|Reg|Registros~2215_combout  & (\CPU|Reg|Registros~2211_combout )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2215_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2211_combout ),
	.datac(\CPU|Reg|Registros~2217_combout ),
	.datad(\CPU|Reg|Registros~2215_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2218 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \CPU|MR2A|Saida[17]~15 (
// Equation(s):
// \CPU|MR2A|Saida[17]~15_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2218_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2228_combout )))))

	.dataa(\CPU|Reg|Registros~2218_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2228_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[17]~15 .lut_mask = 16'h2320;
defparam \CPU|MR2A|Saida[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \CPU|Reg|Registros~113 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~113 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \CPU|Reg|Registros~369feeder (
// Equation(s):
// \CPU|Reg|Registros~369feeder_combout  = \CPU|Mux_4|M2R[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~369feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N15
dffeas \CPU|Reg|Registros~369 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~369 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1740 (
// Equation(s):
// \CPU|Reg|Registros~1740_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~369_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~113_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~113_q ),
	.datad(\CPU|Reg|Registros~369_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1740_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1740 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1741 (
// Equation(s):
// \CPU|Reg|Registros~1741_combout  = (\CPU|Reg|Registros~1740_combout  & ((!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1740_combout  & (\CPU|Reg|Registros~241_q  & \CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|Reg|Registros~241_q ),
	.datab(\CPU|Reg|Registros~1740_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1741_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1741 .lut_mask = 16'h22CC;
defparam \CPU|Reg|Registros~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \CPU|Reg|Registros~209feeder (
// Equation(s):
// \CPU|Reg|Registros~209feeder_combout  = \CPU|Mux_4|M2R[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[17]~126_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~209feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \CPU|Reg|Registros~209 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~209 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \CPU|Reg|Registros~465 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~465 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \CPU|Reg|Registros~81 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~81 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \CPU|Reg|Registros~337 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~337 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1733 (
// Equation(s):
// \CPU|Reg|Registros~1733_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~337_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~81_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~81_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~337_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1733_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1733 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1734 (
// Equation(s):
// \CPU|Reg|Registros~1734_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1733_combout  & ((\CPU|Reg|Registros~465_q ))) # (!\CPU|Reg|Registros~1733_combout  & (\CPU|Reg|Registros~209_q )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1733_combout ))))

	.dataa(\CPU|Reg|Registros~209_q ),
	.datab(\CPU|Reg|Registros~465_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1733_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1734_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1734 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N31
dffeas \CPU|Reg|Registros~401 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~401 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~273feeder (
// Equation(s):
// \CPU|Reg|Registros~273feeder_combout  = \CPU|Mux_4|M2R[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[17]~126_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~273feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \CPU|Reg|Registros~273 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~273 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \CPU|Reg|Registros~17 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~17 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1737 (
// Equation(s):
// \CPU|Reg|Registros~1737_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~273_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~17_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~273_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~17_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1737_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1737 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1738 (
// Equation(s):
// \CPU|Reg|Registros~1738_combout  = (\CPU|Reg|Registros~1737_combout  & ((\CPU|Reg|Registros~401_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~401_q ),
	.datad(\CPU|Reg|Registros~1737_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1738_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1738 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \CPU|Reg|Registros~433 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~433 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \CPU|Reg|Registros~49 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~49 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \CPU|Reg|Registros~305 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[17]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~305 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1735 (
// Equation(s):
// \CPU|Reg|Registros~1735_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~305_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~49_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~49_q ),
	.datac(\CPU|Reg|Registros~305_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1735_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1735 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1736 (
// Equation(s):
// \CPU|Reg|Registros~1736_combout  = (\CPU|Reg|Registros~1735_combout  & ((\CPU|Reg|Registros~433_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~433_q ),
	.datad(\CPU|Reg|Registros~1735_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1736_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1736 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1739 (
// Equation(s):
// \CPU|Reg|Registros~1739_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1736_combout ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1738_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1738_combout ),
	.datab(\CPU|Reg|Registros~1736_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1739_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1739 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1742 (
// Equation(s):
// \CPU|Reg|Registros~1742_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1739_combout  & (\CPU|Reg|Registros~1741_combout )) # (!\CPU|Reg|Registros~1739_combout  & ((\CPU|Reg|Registros~1734_combout ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1739_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1741_combout ),
	.datac(\CPU|Reg|Registros~1734_combout ),
	.datad(\CPU|Reg|Registros~1739_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1742_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1742 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1730 (
// Equation(s):
// \CPU|Reg|Registros~1730_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~945_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~913_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~913_q ),
	.datac(\CPU|Reg|Registros~945_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1730_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1730 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1731 (
// Equation(s):
// \CPU|Reg|Registros~1731_combout  = (\CPU|Reg|Registros~1730_combout  & (((\CPU|Reg|Registros~1009_q )) # (!\CPU|MI|Mux9~0_combout ))) # (!\CPU|Reg|Registros~1730_combout  & (\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~977_q )))

	.dataa(\CPU|Reg|Registros~1730_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~977_q ),
	.datad(\CPU|Reg|Registros~1009_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1731_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1731 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1728 (
// Equation(s):
// \CPU|Reg|Registros~1728_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~625_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~625_q ),
	.datac(\CPU|Reg|Registros~1400_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1728_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1728 .lut_mask = 16'hC0F0;
defparam \CPU|Reg|Registros~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1727 (
// Equation(s):
// \CPU|Reg|Registros~1727_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~881_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~881_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1727_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1727 .lut_mask = 16'hAA0A;
defparam \CPU|Reg|Registros~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1729 (
// Equation(s):
// \CPU|Reg|Registros~1729_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1727_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1728_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1728_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~1727_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1729_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1729 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1725 (
// Equation(s):
// \CPU|Reg|Registros~1725_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~721_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~657_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~657_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~721_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1725_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1725 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1726 (
// Equation(s):
// \CPU|Reg|Registros~1726_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1725_combout  & ((\CPU|Reg|Registros~753_q ))) # (!\CPU|Reg|Registros~1725_combout  & (\CPU|Reg|Registros~689_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (\CPU|Reg|Registros~1725_combout ))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1725_combout ),
	.datac(\CPU|Reg|Registros~689_q ),
	.datad(\CPU|Reg|Registros~753_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1726_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1726 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1732 (
// Equation(s):
// \CPU|Reg|Registros~1732_combout  = (\CPU|Reg|Registros~1729_combout  & ((\CPU|Reg|Registros~1731_combout ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1729_combout  & (((\CPU|Reg|Registros~1726_combout  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1731_combout ),
	.datab(\CPU|Reg|Registros~1729_combout ),
	.datac(\CPU|Reg|Registros~1726_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1732_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1732 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1743 (
// Equation(s):
// \CPU|Reg|Registros~1743_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1732_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1742_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1742_combout ),
	.datad(\CPU|Reg|Registros~1732_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1743_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1743 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \CPU|Reg|Registros~688 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~688 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \CPU|Reg|Registros~752 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~752 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \CPU|Reg|Registros~720 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~720 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \CPU|Reg|Registros~656 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~656 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2229 (
// Equation(s):
// \CPU|Reg|Registros~2229_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~720_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~656_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~720_q ),
	.datac(\CPU|Reg|Registros~656_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2229 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2230 (
// Equation(s):
// \CPU|Reg|Registros~2230_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2229_combout  & ((\CPU|Reg|Registros~752_q ))) # (!\CPU|Reg|Registros~2229_combout  & (\CPU|Reg|Registros~688_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2229_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~688_q ),
	.datac(\CPU|Reg|Registros~752_q ),
	.datad(\CPU|Reg|Registros~2229_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2230 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \CPU|Reg|Registros~912 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~912 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~944feeder (
// Equation(s):
// \CPU|Reg|Registros~944feeder_combout  = \CPU|Mux_4|M2R[16]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[16]~117_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~944feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \CPU|Reg|Registros~944 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~944 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2231 (
// Equation(s):
// \CPU|Reg|Registros~2231_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~944_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~912_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~912_q ),
	.datad(\CPU|Reg|Registros~944_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2231 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \CPU|Reg|Registros~1008 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1008 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \CPU|Reg|Registros~976 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~976 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2232 (
// Equation(s):
// \CPU|Reg|Registros~2232_combout  = (\CPU|Reg|Registros~2231_combout  & (((\CPU|Reg|Registros~1008_q )) # (!\CPU|MI|Mux14~1_combout ))) # (!\CPU|Reg|Registros~2231_combout  & (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~976_q ))))

	.dataa(\CPU|Reg|Registros~2231_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1008_q ),
	.datad(\CPU|Reg|Registros~976_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2232 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2233 (
// Equation(s):
// \CPU|Reg|Registros~2233_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2232_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2230_combout )))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2507_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|Reg|Registros~2230_combout ),
	.datad(\CPU|Reg|Registros~2232_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2233 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \CPU|Reg|Registros~208 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~208 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~336feeder (
// Equation(s):
// \CPU|Reg|Registros~336feeder_combout  = \CPU|Mux_4|M2R[16]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[16]~117_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~336feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \CPU|Reg|Registros~336 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~336 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \CPU|Reg|Registros~80 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~80 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2234 (
// Equation(s):
// \CPU|Reg|Registros~2234_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~336_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~80_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~336_q ),
	.datac(\CPU|Reg|Registros~80_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2234 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \CPU|Reg|Registros~464 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~464 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2235 (
// Equation(s):
// \CPU|Reg|Registros~2235_combout  = (\CPU|Reg|Registros~2234_combout  & (((\CPU|Reg|Registros~464_q ) # (!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2234_combout  & (\CPU|Reg|Registros~208_q  & ((\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~208_q ),
	.datab(\CPU|Reg|Registros~2234_combout ),
	.datac(\CPU|Reg|Registros~464_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2235 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N19
dffeas \CPU|Reg|Registros~368 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~368 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \CPU|Reg|Registros~112 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~112 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \CPU|Reg|Registros~240feeder (
// Equation(s):
// \CPU|Reg|Registros~240feeder_combout  = \CPU|Mux_4|M2R[16]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[16]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~240feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \CPU|Reg|Registros~240 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~240 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2241 (
// Equation(s):
// \CPU|Reg|Registros~2241_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~240_q )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~112_q  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|Reg|Registros~112_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~240_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2241 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2242 (
// Equation(s):
// \CPU|Reg|Registros~2242_combout  = (\CPU|Reg|Registros~2241_combout  & ((!\CPU|MI|Mux12~1_combout ))) # (!\CPU|Reg|Registros~2241_combout  & (\CPU|Reg|Registros~368_q  & \CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~368_q ),
	.datac(\CPU|Reg|Registros~2241_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2242 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~400feeder (
// Equation(s):
// \CPU|Reg|Registros~400feeder_combout  = \CPU|Mux_4|M2R[16]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[16]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~400feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \CPU|Reg|Registros~400 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~400 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \CPU|Reg|Registros~16 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[16]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~16 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \CPU|Reg|Registros~272feeder (
// Equation(s):
// \CPU|Reg|Registros~272feeder_combout  = \CPU|Mux_4|M2R[16]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[16]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~272feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N3
dffeas \CPU|Reg|Registros~272 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~272 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2238 (
// Equation(s):
// \CPU|Reg|Registros~2238_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~272_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~16_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~16_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~272_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2238 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2239 (
// Equation(s):
// \CPU|Reg|Registros~2239_combout  = (\CPU|Reg|Registros~2238_combout  & ((\CPU|Reg|Registros~400_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|Reg|Registros~400_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2238_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2239 .lut_mask = 16'hAF00;
defparam \CPU|Reg|Registros~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \CPU|Reg|Registros~304 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~304 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \CPU|Reg|Registros~48 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~48 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2236 (
// Equation(s):
// \CPU|Reg|Registros~2236_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~48_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~48_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2236 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2237 (
// Equation(s):
// \CPU|Reg|Registros~2237_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2236_combout  & ((\CPU|Reg|Registros~432_q ))) # (!\CPU|Reg|Registros~2236_combout  & (\CPU|Reg|Registros~304_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2236_combout ))))

	.dataa(\CPU|Reg|Registros~304_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~432_q ),
	.datad(\CPU|Reg|Registros~2236_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2237 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2240 (
// Equation(s):
// \CPU|Reg|Registros~2240_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~2237_combout )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2239_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2239_combout ),
	.datad(\CPU|Reg|Registros~2237_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2240 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2243 (
// Equation(s):
// \CPU|Reg|Registros~2243_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2240_combout  & ((\CPU|Reg|Registros~2242_combout ))) # (!\CPU|Reg|Registros~2240_combout  & (\CPU|Reg|Registros~2235_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2240_combout ))))

	.dataa(\CPU|Reg|Registros~2235_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2242_combout ),
	.datad(\CPU|Reg|Registros~2240_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2243 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \CPU|MR2A|Saida[16]~16 (
// Equation(s):
// \CPU|MR2A|Saida[16]~16_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2233_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2243_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2233_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2243_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[16]~16 .lut_mask = 16'h0D08;
defparam \CPU|MR2A|Saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~109 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~109_combout  = (\CPU|Reg|Registros~1724_combout  & ((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1724_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MR2A|Saida[16]~16_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~109 .lut_mask = 16'hDA91;
defparam \CPU|Mux_4|M2R[16]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2454 (
// Equation(s):
// \CPU|Reg|Registros~2454_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2233_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2243_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2233_combout ),
	.datad(\CPU|Reg|Registros~2243_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2454 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~113 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~113_combout  = (\CPU|MI|Mux5~1_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & \CPU|Reg|Registros~2454_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2454_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~113 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \CPU|Reg|Registros~114 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Mux_4|M2R[18]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~114 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \CPU|Reg|Registros~370 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~370 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1759 (
// Equation(s):
// \CPU|Reg|Registros~1759_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~370_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~114_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~114_q ),
	.datac(\CPU|Reg|Registros~370_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1759_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1759 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \CPU|Reg|Registros~242feeder (
// Equation(s):
// \CPU|Reg|Registros~242feeder_combout  = \CPU|Mux_4|M2R[18]~135_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[18]~135_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~242feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \CPU|Reg|Registros~242 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~242 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1760 (
// Equation(s):
// \CPU|Reg|Registros~1760_combout  = (\CPU|Reg|Registros~1759_combout  & ((!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1759_combout  & (\CPU|Reg|Registros~242_q  & \CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|Reg|Registros~1759_combout ),
	.datab(\CPU|Reg|Registros~242_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1760_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1760 .lut_mask = 16'h44AA;
defparam \CPU|Reg|Registros~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \CPU|Reg|Registros~306 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~306 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \CPU|Reg|Registros~50 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~50 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1752 (
// Equation(s):
// \CPU|Reg|Registros~1752_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~306_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~50_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~306_q ),
	.datad(\CPU|Reg|Registros~50_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1752_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1752 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \CPU|Reg|Registros~434 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~434 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1753 (
// Equation(s):
// \CPU|Reg|Registros~1753_combout  = (\CPU|Reg|Registros~1752_combout  & ((\CPU|Reg|Registros~434_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1752_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~434_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1753_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1753 .lut_mask = 16'hCC44;
defparam \CPU|Reg|Registros~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \CPU|Reg|Registros~402 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~402 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \CPU|Reg|Registros~274 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~274 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N19
dffeas \CPU|Reg|Registros~18 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~18 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1756 (
// Equation(s):
// \CPU|Reg|Registros~1756_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~274_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~18_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~274_q ),
	.datad(\CPU|Reg|Registros~18_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1756_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1756 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1757 (
// Equation(s):
// \CPU|Reg|Registros~1757_combout  = (\CPU|Reg|Registros~1756_combout  & ((\CPU|Reg|Registros~402_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~402_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1756_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1757_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1757 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \CPU|Reg|Registros~466 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~466 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \CPU|Reg|Registros~82 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~82 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N19
dffeas \CPU|Reg|Registros~338 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~338 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1754 (
// Equation(s):
// \CPU|Reg|Registros~1754_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~338_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~82_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~82_q ),
	.datac(\CPU|Reg|Registros~338_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1754_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1754 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \CPU|Reg|Registros~210 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~210 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1755 (
// Equation(s):
// \CPU|Reg|Registros~1755_combout  = (\CPU|Reg|Registros~1754_combout  & ((\CPU|Reg|Registros~466_q ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1754_combout  & (((\CPU|Reg|Registros~210_q  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~466_q ),
	.datab(\CPU|Reg|Registros~1754_combout ),
	.datac(\CPU|Reg|Registros~210_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1755_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1755 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1758 (
// Equation(s):
// \CPU|Reg|Registros~1758_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1755_combout ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1757_combout  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1757_combout ),
	.datab(\CPU|Reg|Registros~1755_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1758_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1758 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1761 (
// Equation(s):
// \CPU|Reg|Registros~1761_combout  = (\CPU|Reg|Registros~1758_combout  & ((\CPU|Reg|Registros~1760_combout ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1758_combout  & (((\CPU|Reg|Registros~1753_combout  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1760_combout ),
	.datab(\CPU|Reg|Registros~1753_combout ),
	.datac(\CPU|Reg|Registros~1758_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1761_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1761 .lut_mask = 16'hACF0;
defparam \CPU|Reg|Registros~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \CPU|Reg|Registros~690 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~690 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \CPU|Reg|Registros~658 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~658 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1744 (
// Equation(s):
// \CPU|Reg|Registros~1744_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~690_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~658_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~690_q ),
	.datad(\CPU|Reg|Registros~658_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1744_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1744 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \CPU|Reg|Registros~722 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~722 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \CPU|Reg|Registros~754 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~754 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1745 (
// Equation(s):
// \CPU|Reg|Registros~1745_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1744_combout  & ((\CPU|Reg|Registros~754_q ))) # (!\CPU|Reg|Registros~1744_combout  & (\CPU|Reg|Registros~722_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (\CPU|Reg|Registros~1744_combout ))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1744_combout ),
	.datac(\CPU|Reg|Registros~722_q ),
	.datad(\CPU|Reg|Registros~754_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1745_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1745 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \CPU|Reg|Registros~626 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~626 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1747 (
// Equation(s):
// \CPU|Reg|Registros~1747_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~626_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~626_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1747_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1747 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \CPU|Reg|Registros~882 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~882 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1746 (
// Equation(s):
// \CPU|Reg|Registros~1746_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~882_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~882_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1746_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1746 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1748 (
// Equation(s):
// \CPU|Reg|Registros~1748_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~1746_combout ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1747_combout  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1747_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1746_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1748_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1748 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \CPU|Reg|Registros~914 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~914 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1749 (
// Equation(s):
// \CPU|Reg|Registros~1749_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~978_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~914_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~914_q ),
	.datac(\CPU|Reg|Registros~978_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1749_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1749 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \CPU|Reg|Registros~946 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~946 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \CPU|Reg|Registros~1010 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1010 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1750 (
// Equation(s):
// \CPU|Reg|Registros~1750_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1749_combout  & ((\CPU|Reg|Registros~1010_q ))) # (!\CPU|Reg|Registros~1749_combout  & (\CPU|Reg|Registros~946_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (\CPU|Reg|Registros~1749_combout ))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1749_combout ),
	.datac(\CPU|Reg|Registros~946_q ),
	.datad(\CPU|Reg|Registros~1010_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1750_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1750 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1751 (
// Equation(s):
// \CPU|Reg|Registros~1751_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1748_combout  & ((\CPU|Reg|Registros~1750_combout ))) # (!\CPU|Reg|Registros~1748_combout  & (\CPU|Reg|Registros~1745_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1748_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1745_combout ),
	.datac(\CPU|Reg|Registros~1748_combout ),
	.datad(\CPU|Reg|Registros~1750_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1751_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1751 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1762 (
// Equation(s):
// \CPU|Reg|Registros~1762_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1751_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1761_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1761_combout ),
	.datac(\CPU|Reg|Registros~1751_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1762_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1762 .lut_mask = 16'hF0CC;
defparam \CPU|Reg|Registros~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2201 (
// Equation(s):
// \CPU|Reg|Registros~2201_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~338_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~82_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~338_q ),
	.datac(\CPU|Reg|Registros~82_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2201 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2202 (
// Equation(s):
// \CPU|Reg|Registros~2202_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2201_combout  & ((\CPU|Reg|Registros~466_q ))) # (!\CPU|Reg|Registros~2201_combout  & (\CPU|Reg|Registros~210_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2201_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~210_q ),
	.datac(\CPU|Reg|Registros~466_q ),
	.datad(\CPU|Reg|Registros~2201_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2202 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2203 (
// Equation(s):
// \CPU|Reg|Registros~2203_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~50_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~50_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2203 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2204 (
// Equation(s):
// \CPU|Reg|Registros~2204_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2203_combout  & (\CPU|Reg|Registros~434_q )) # (!\CPU|Reg|Registros~2203_combout  & ((\CPU|Reg|Registros~306_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (\CPU|Reg|Registros~2203_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2203_combout ),
	.datac(\CPU|Reg|Registros~434_q ),
	.datad(\CPU|Reg|Registros~306_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2204 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2205 (
// Equation(s):
// \CPU|Reg|Registros~2205_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout ) # (\CPU|Reg|Registros~274_q )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~18_q  & (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~18_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~274_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2205 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2206 (
// Equation(s):
// \CPU|Reg|Registros~2206_combout  = (\CPU|Reg|Registros~2205_combout  & ((\CPU|Reg|Registros~402_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~402_q ),
	.datad(\CPU|Reg|Registros~2205_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2206 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2207 (
// Equation(s):
// \CPU|Reg|Registros~2207_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2204_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2206_combout 
// )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2204_combout ),
	.datad(\CPU|Reg|Registros~2206_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2207 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2208 (
// Equation(s):
// \CPU|Reg|Registros~2208_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout ) # (\CPU|Reg|Registros~242_q )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~114_q  & (!\CPU|MI|Mux12~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~114_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~242_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2208 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2209 (
// Equation(s):
// \CPU|Reg|Registros~2209_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~370_q  & !\CPU|Reg|Registros~2208_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2208_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~370_q ),
	.datad(\CPU|Reg|Registros~2208_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2209 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2210 (
// Equation(s):
// \CPU|Reg|Registros~2210_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2207_combout  & ((\CPU|Reg|Registros~2209_combout ))) # (!\CPU|Reg|Registros~2207_combout  & (\CPU|Reg|Registros~2202_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2207_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2202_combout ),
	.datac(\CPU|Reg|Registros~2207_combout ),
	.datad(\CPU|Reg|Registros~2209_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2210 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \CPU|MR2A|Saida[18]~14 (
// Equation(s):
// \CPU|MR2A|Saida[18]~14_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2200_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2210_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2210_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2200_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[18]~14 .lut_mask = 16'h0E04;
defparam \CPU|MR2A|Saida[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \CPU|ULA|Add2~34 (
// Equation(s):
// \CPU|ULA|Add2~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|Reg|Registros~1743_combout  & (\CPU|ULA|Add2~33  & VCC)) # (!\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add2~33 )))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// ((\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add2~33 )) # (!\CPU|Reg|Registros~1743_combout  & ((\CPU|ULA|Add2~33 ) # (GND)))))
// \CPU|ULA|Add2~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|Reg|Registros~1743_combout  & !\CPU|ULA|Add2~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Add2~33 ) # (!\CPU|Reg|Registros~1743_combout ))))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|Reg|Registros~1743_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~33 ),
	.combout(\CPU|ULA|Add2~34_combout ),
	.cout(\CPU|ULA|Add2~35 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~34 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \CPU|ULA|Add2~36 (
// Equation(s):
// \CPU|ULA|Add2~36_combout  = ((\CPU|Reg|Registros~1762_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ (!\CPU|ULA|Add2~35 )))) # (GND)
// \CPU|ULA|Add2~37  = CARRY((\CPU|Reg|Registros~1762_combout  & ((\CPU|MR2A|Saida[18]~14_combout ) # (!\CPU|ULA|Add2~35 ))) # (!\CPU|Reg|Registros~1762_combout  & (\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Add2~35 )))

	.dataa(\CPU|Reg|Registros~1762_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~35 ),
	.combout(\CPU|ULA|Add2~36_combout ),
	.cout(\CPU|ULA|Add2~37 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~36 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \CPU|Reg|Registros~911 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~911 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1692 (
// Equation(s):
// \CPU|Reg|Registros~1692_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~943_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~911_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~911_q ),
	.datac(\CPU|Reg|Registros~943_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1692_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1692 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \CPU|Reg|Registros~1007 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1007 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \CPU|Reg|Registros~975 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~975 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1693 (
// Equation(s):
// \CPU|Reg|Registros~1693_combout  = (\CPU|Reg|Registros~1692_combout  & ((\CPU|Reg|Registros~1007_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1692_combout  & (((\CPU|Reg|Registros~975_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1692_combout ),
	.datab(\CPU|Reg|Registros~1007_q ),
	.datac(\CPU|Reg|Registros~975_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1693_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1693 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \CPU|Reg|Registros~879 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~879 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1689 (
// Equation(s):
// \CPU|Reg|Registros~1689_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~879_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1404_combout ),
	.datad(\CPU|Reg|Registros~879_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1689_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1689 .lut_mask = 16'hF050;
defparam \CPU|Reg|Registros~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \CPU|Reg|Registros~623 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~623 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1690 (
// Equation(s):
// \CPU|Reg|Registros~1690_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~623_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~623_q ),
	.datac(\CPU|Reg|Registros~1400_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1690_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1690 .lut_mask = 16'hC0F0;
defparam \CPU|Reg|Registros~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1691 (
// Equation(s):
// \CPU|Reg|Registros~1691_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1689_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1690_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1689_combout ),
	.datad(\CPU|Reg|Registros~1690_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1691_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1691 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \CPU|Reg|Registros~751 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~751 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \CPU|Reg|Registros~687 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~687 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \CPU|Reg|Registros~655 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~655 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \CPU|Reg|Registros~719 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~719 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1687 (
// Equation(s):
// \CPU|Reg|Registros~1687_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~719_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~655_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~655_q ),
	.datac(\CPU|Reg|Registros~719_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1687_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1687 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1688 (
// Equation(s):
// \CPU|Reg|Registros~1688_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1687_combout  & (\CPU|Reg|Registros~751_q )) # (!\CPU|Reg|Registros~1687_combout  & ((\CPU|Reg|Registros~687_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1687_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~751_q ),
	.datac(\CPU|Reg|Registros~687_q ),
	.datad(\CPU|Reg|Registros~1687_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1688_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1688 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1694 (
// Equation(s):
// \CPU|Reg|Registros~1694_combout  = (\CPU|Reg|Registros~1691_combout  & ((\CPU|Reg|Registros~1693_combout ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1691_combout  & (((\CPU|MI|Mux8~0_combout  & \CPU|Reg|Registros~1688_combout ))))

	.dataa(\CPU|Reg|Registros~1693_combout ),
	.datab(\CPU|Reg|Registros~1691_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1688_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1694_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1694 .lut_mask = 16'hBC8C;
defparam \CPU|Reg|Registros~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \CPU|Reg|Registros~367 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~367 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \CPU|Reg|Registros~111 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~111 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \CPU|Reg|Registros~239 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~239 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1702 (
// Equation(s):
// \CPU|Reg|Registros~1702_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~239_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~111_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~111_q ),
	.datac(\CPU|Reg|Registros~239_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1702_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1702 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1703 (
// Equation(s):
// \CPU|Reg|Registros~1703_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~367_q  & !\CPU|Reg|Registros~1702_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1702_combout )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~367_q ),
	.datad(\CPU|Reg|Registros~1702_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1703_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1703 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \CPU|Reg|Registros~79 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~79 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N27
dffeas \CPU|Reg|Registros~335 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~335 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1695 (
// Equation(s):
// \CPU|Reg|Registros~1695_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~335_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~79_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~79_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~335_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1695_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1695 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \CPU|Reg|Registros~463 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~463 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \CPU|Reg|Registros~207 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~207 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1696 (
// Equation(s):
// \CPU|Reg|Registros~1696_combout  = (\CPU|Reg|Registros~1695_combout  & ((\CPU|Reg|Registros~463_q ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1695_combout  & (((\CPU|Reg|Registros~207_q  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1695_combout ),
	.datab(\CPU|Reg|Registros~463_q ),
	.datac(\CPU|Reg|Registros~207_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1696_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1696 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N15
dffeas \CPU|Reg|Registros~399 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~399 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \CPU|Reg|Registros~271 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~271 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \CPU|Reg|Registros~15 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~15 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1699 (
// Equation(s):
// \CPU|Reg|Registros~1699_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~271_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~15_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~271_q ),
	.datad(\CPU|Reg|Registros~15_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1699_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1699 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1700 (
// Equation(s):
// \CPU|Reg|Registros~1700_combout  = (\CPU|Reg|Registros~1699_combout  & ((\CPU|Reg|Registros~399_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~399_q ),
	.datad(\CPU|Reg|Registros~1699_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1700_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1700 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \CPU|Reg|Registros~303feeder (
// Equation(s):
// \CPU|Reg|Registros~303feeder_combout  = \CPU|Mux_4|M2R[15]~108_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[15]~108_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~303feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \CPU|Reg|Registros~303 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~303 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \CPU|Reg|Registros~431 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~431 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \CPU|Reg|Registros~47 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~47 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1697 (
// Equation(s):
// \CPU|Reg|Registros~1697_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~47_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~47_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1697_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1697 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1698 (
// Equation(s):
// \CPU|Reg|Registros~1698_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1697_combout  & ((\CPU|Reg|Registros~431_q ))) # (!\CPU|Reg|Registros~1697_combout  & (\CPU|Reg|Registros~303_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1697_combout ))))

	.dataa(\CPU|Reg|Registros~303_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~431_q ),
	.datad(\CPU|Reg|Registros~1697_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1698_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1698 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1701 (
// Equation(s):
// \CPU|Reg|Registros~1701_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~1698_combout )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1700_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1700_combout ),
	.datad(\CPU|Reg|Registros~1698_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1701_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1701 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1704 (
// Equation(s):
// \CPU|Reg|Registros~1704_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1701_combout  & (\CPU|Reg|Registros~1703_combout )) # (!\CPU|Reg|Registros~1701_combout  & ((\CPU|Reg|Registros~1696_combout ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1701_combout ))))

	.dataa(\CPU|Reg|Registros~1703_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1696_combout ),
	.datad(\CPU|Reg|Registros~1701_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1704_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1704 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1705 (
// Equation(s):
// \CPU|Reg|Registros~1705_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1694_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1704_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1694_combout ),
	.datad(\CPU|Reg|Registros~1704_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1705_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1705 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~104 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~104_combout  = (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|Reg|Registros~2470_combout )))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|Reg|Registros~2470_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~104 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  = (!\CPU|UC|WideOr2~0_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout )

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16 .lut_mask = 16'h0055;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2252 (
// Equation(s):
// \CPU|Reg|Registros~2252_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~303_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~47_q )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~47_q ),
	.datad(\CPU|Reg|Registros~303_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2252 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2253 (
// Equation(s):
// \CPU|Reg|Registros~2253_combout  = (\CPU|Reg|Registros~2252_combout  & ((\CPU|Reg|Registros~431_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~431_q ),
	.datad(\CPU|Reg|Registros~2252_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2253 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2254 (
// Equation(s):
// \CPU|Reg|Registros~2254_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~207_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~79_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~207_q ),
	.datac(\CPU|Reg|Registros~79_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2254 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2255 (
// Equation(s):
// \CPU|Reg|Registros~2255_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2254_combout  & ((\CPU|Reg|Registros~463_q ))) # (!\CPU|Reg|Registros~2254_combout  & (\CPU|Reg|Registros~335_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2254_combout ))))

	.dataa(\CPU|Reg|Registros~335_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~463_q ),
	.datad(\CPU|Reg|Registros~2254_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2255 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2256 (
// Equation(s):
// \CPU|Reg|Registros~2256_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~271_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~15_q ))))

	.dataa(\CPU|Reg|Registros~15_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~271_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2256 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2257 (
// Equation(s):
// \CPU|Reg|Registros~2257_combout  = (\CPU|Reg|Registros~2256_combout  & ((\CPU|Reg|Registros~399_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~399_q ),
	.datad(\CPU|Reg|Registros~2256_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2257 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2258 (
// Equation(s):
// \CPU|Reg|Registros~2258_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2255_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2257_combout 
// )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2255_combout ),
	.datad(\CPU|Reg|Registros~2257_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2258 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2259 (
// Equation(s):
// \CPU|Reg|Registros~2259_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~367_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~111_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~367_q ),
	.datab(\CPU|Reg|Registros~111_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2259 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2260 (
// Equation(s):
// \CPU|Reg|Registros~2260_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~239_q  & !\CPU|Reg|Registros~2259_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2259_combout )))

	.dataa(\CPU|Reg|Registros~239_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2259_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2260 .lut_mask = 16'h0FA0;
defparam \CPU|Reg|Registros~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2261 (
// Equation(s):
// \CPU|Reg|Registros~2261_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2258_combout  & ((\CPU|Reg|Registros~2260_combout ))) # (!\CPU|Reg|Registros~2258_combout  & (\CPU|Reg|Registros~2253_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2258_combout ))))

	.dataa(\CPU|Reg|Registros~2253_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2258_combout ),
	.datad(\CPU|Reg|Registros~2260_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2261 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \CPU|MR2A|Saida[15]~17 (
// Equation(s):
// \CPU|MR2A|Saida[15]~17_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2251_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2261_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2261_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2251_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[15]~17 .lut_mask = 16'h5404;
defparam \CPU|MR2A|Saida[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  = (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|UC|WideOr2~0_combout ) # ((!\CPU|Reg|Registros~2470_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|Reg|Registros~2470_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3 .lut_mask = 16'h5150;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & !\CPU|MR2A|Saida[13]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datad(\CPU|MR2A|Saida[13]~19_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15 .lut_mask = 16'h00F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  = (!\CPU|MR2A|Saida[12]~20_combout  & (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|MR2A|Saida[13]~19_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout )))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(\CPU|MR2A|Saida[13]~19_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4 .lut_mask = 16'h0100;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  = (!\CPU|MR2A|Saida[10]~22_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MR2A|Saida[10]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13 .lut_mask = 16'h0F00;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  = (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ))

	.dataa(gnd),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(\CPU|MR2A|Saida[10]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12 .lut_mask = 16'h0300;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  = (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & (!\CPU|MR2A|Saida[7]~25_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|sel [231])))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(\CPU|MR2A|Saida[7]~25_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5 .lut_mask = 16'h0001;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7_combout  = (\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|MI|Mux8~0_combout  & (!\CPU|Reg|Registros~1939_combout )) # (!\CPU|MI|Mux8~0_combout  & ((!\CPU|Reg|Registros~1947_combout )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1939_combout ),
	.datac(\CPU|MR2A|Saida[0]~0_combout ),
	.datad(\CPU|Reg|Registros~1947_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7 .lut_mask = 16'h2070;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout  = (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(\CPU|MR2A|Saida[4]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6 .lut_mask = 16'h0100;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7_combout ) # (((\CPU|MR2A|Saida[1]~31_combout  & !\CPU|Reg|Registros~1962_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~7_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(\CPU|Reg|Registros~1962_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8 .lut_mask = 16'hAEFF;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  = \CPU|Reg|Registros~1948_combout  $ (((\CPU|MR2A|Saida[0]~0_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout )))

	.dataa(\CPU|Reg|Registros~1948_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'hAA66;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  = (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9 .lut_mask = 16'h1100;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\CPU|Reg|Registros~1931_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1931_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1931_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 
// )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout  = ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1939_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1947_combout )))) # (!\CPU|MR2A|Saida[0]~0_combout )

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1939_combout ),
	.datac(\CPU|Reg|Registros~1947_combout ),
	.datad(\CPU|MR2A|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = 16'hD8FF;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = (\CPU|Reg|Registros~1962_combout  & (((\CPU|MR2A|Saida[1]~31_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout )) # (!\CPU|MR2A|Saida[0]~0_combout )))

	.dataa(\CPU|Reg|Registros~1962_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(\CPU|MR2A|Saida[1]~31_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 16'hA2AA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  & ((\CPU|MR2A|Saida[1]~31_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h60F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\CPU|Reg|Registros~1931_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & (((\CPU|Reg|Registros~1931_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1931_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5 .lut_mask = 16'hCCAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\CPU|Reg|Registros~1919_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1919_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1919_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1919_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux29~2_combout )) # (!\CPU|UC|WideOr2~0_combout  & 
// ((!\CPU|Reg|Registros~2420_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datad(\CPU|Reg|Registros~2420_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28 .lut_mask = 16'h2070;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3 .lut_mask = 16'hF4B0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[65]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7 .lut_mask = 16'hAACA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[64]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8 .lut_mask = 16'hAACA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\CPU|Reg|Registros~1919_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & (\CPU|Reg|Registros~1919_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.datab(\CPU|Reg|Registros~1919_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1909_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1909_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1909_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1909_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[66]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[98]~7_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[97]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[96]~9_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\CPU|Reg|Registros~1909_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & (\CPU|Reg|Registros~1909_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datab(\CPU|Reg|Registros~1909_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1895_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1895_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1895_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1895_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  = (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|MR2A|Saida[7]~25_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(\CPU|MR2A|Saida[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10 .lut_mask = 16'h0101;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[131]~11_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16 .lut_mask = 16'hCCAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15 .lut_mask = 16'hF0B8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[130]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[128]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\CPU|Reg|Registros~1895_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout  & (\CPU|Reg|Registros~1895_combout ))))

	.dataa(\CPU|Reg|Registros~1895_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20 .lut_mask = 16'hACAA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1881_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1881_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1881_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1881_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[164]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[163]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23 .lut_mask = 16'hDC8C;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[162]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[161]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[160]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26 .lut_mask = 16'hFB08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\CPU|Reg|Registros~1881_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|Reg|Registros~1881_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datab(\CPU|Reg|Registros~1881_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\CPU|Reg|Registros~1871_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1871_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1871_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1871_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[197]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29 .lut_mask = 16'hAAAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[196]~23_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[195]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[194]~25_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[193]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[192]~27_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (((\CPU|Reg|Registros~1871_combout )))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|Reg|Registros~1871_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datac(\CPU|Reg|Registros~1871_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1857_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1857_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1857_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1857_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[230]~29_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[229]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[228]~31_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[226]~33_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[225]~34_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[224]~35_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43 .lut_mask = 16'hF0B8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\CPU|Reg|Registros~1857_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (((\CPU|Reg|Registros~1857_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datac(\CPU|Reg|Registros~1857_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\CPU|Reg|Registros~1838_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1838_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1838_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1838_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[263]~37_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46 .lut_mask = 16'hF4B0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[262]~38_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[261]~39_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[260]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[259]~41_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[258]~42_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[257]~43_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[256]~44_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\CPU|Reg|Registros~1838_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout  & (\CPU|Reg|Registros~1838_combout ))))

	.dataa(\CPU|Reg|Registros~1838_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54 .lut_mask = 16'hACAA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \CPU|Reg|Registros~245 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~245 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \CPU|Reg|Registros~373 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~373 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \CPU|Reg|Registros~117 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~117 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2160 (
// Equation(s):
// \CPU|Reg|Registros~2160_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~373_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~117_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~373_q ),
	.datab(\CPU|Reg|Registros~117_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2160 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2161 (
// Equation(s):
// \CPU|Reg|Registros~2161_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~245_q  & !\CPU|Reg|Registros~2160_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2160_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~245_q ),
	.datad(\CPU|Reg|Registros~2160_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2161 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \CPU|Reg|Registros~437 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~437 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \CPU|Reg|Registros~309 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~309 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \CPU|Reg|Registros~53 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~53 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2153 (
// Equation(s):
// \CPU|Reg|Registros~2153_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~309_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~53_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~309_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~53_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2153 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2154 (
// Equation(s):
// \CPU|Reg|Registros~2154_combout  = (\CPU|Reg|Registros~2153_combout  & ((\CPU|Reg|Registros~437_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~437_q ),
	.datac(\CPU|Reg|Registros~2153_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2154 .lut_mask = 16'hC0F0;
defparam \CPU|Reg|Registros~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~405feeder (
// Equation(s):
// \CPU|Reg|Registros~405feeder_combout  = \CPU|Mux_4|M2R[21]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[21]~162_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~405feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \CPU|Reg|Registros~405 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~405 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~277feeder (
// Equation(s):
// \CPU|Reg|Registros~277feeder_combout  = \CPU|Mux_4|M2R[21]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[21]~162_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~277feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~277feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~277feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \CPU|Reg|Registros~277 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~277 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \CPU|Reg|Registros~21 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~21 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2157 (
// Equation(s):
// \CPU|Reg|Registros~2157_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~21_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~21_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2157 .lut_mask = 16'hF00C;
defparam \CPU|Reg|Registros~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2158 (
// Equation(s):
// \CPU|Reg|Registros~2158_combout  = (\CPU|Reg|Registros~2157_combout  & ((\CPU|Reg|Registros~405_q ) # ((!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2157_combout  & (((\CPU|Reg|Registros~277_q  & \CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~405_q ),
	.datab(\CPU|Reg|Registros~277_q ),
	.datac(\CPU|Reg|Registros~2157_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2158 .lut_mask = 16'hACF0;
defparam \CPU|Reg|Registros~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \CPU|Reg|Registros~341 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~341 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N23
dffeas \CPU|Reg|Registros~469 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~469 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \CPU|Reg|Registros~213 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~213 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2155 (
// Equation(s):
// \CPU|Reg|Registros~2155_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~213_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~85_q )))))

	.dataa(\CPU|Reg|Registros~213_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~85_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2155 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2156 (
// Equation(s):
// \CPU|Reg|Registros~2156_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2155_combout  & ((\CPU|Reg|Registros~469_q ))) # (!\CPU|Reg|Registros~2155_combout  & (\CPU|Reg|Registros~341_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2155_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~341_q ),
	.datac(\CPU|Reg|Registros~469_q ),
	.datad(\CPU|Reg|Registros~2155_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2156 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2159 (
// Equation(s):
// \CPU|Reg|Registros~2159_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2156_combout ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2158_combout 
// ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2158_combout ),
	.datad(\CPU|Reg|Registros~2156_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2159 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2162 (
// Equation(s):
// \CPU|Reg|Registros~2162_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2159_combout  & (\CPU|Reg|Registros~2161_combout )) # (!\CPU|Reg|Registros~2159_combout  & ((\CPU|Reg|Registros~2154_combout ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2159_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2161_combout ),
	.datac(\CPU|Reg|Registros~2154_combout ),
	.datad(\CPU|Reg|Registros~2159_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2162 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \CPU|Reg|Registros~981 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~981 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \CPU|Reg|Registros~917 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~917 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2150 (
// Equation(s):
// \CPU|Reg|Registros~2150_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~981_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~917_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~981_q ),
	.datac(\CPU|Reg|Registros~917_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2150 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \CPU|Reg|Registros~949 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~949 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \CPU|Reg|Registros~1013 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1013 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2151 (
// Equation(s):
// \CPU|Reg|Registros~2151_combout  = (\CPU|Reg|Registros~2150_combout  & (((\CPU|Reg|Registros~1013_q ) # (!\CPU|MI|Mux15~1_combout )))) # (!\CPU|Reg|Registros~2150_combout  & (\CPU|Reg|Registros~949_q  & ((\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~2150_combout ),
	.datab(\CPU|Reg|Registros~949_q ),
	.datac(\CPU|Reg|Registros~1013_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2151 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \CPU|Reg|Registros~885 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~885 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2145 (
// Equation(s):
// \CPU|Reg|Registros~2145_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~885_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~885_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2145 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \CPU|Reg|Registros~725 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~725 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \CPU|Reg|Registros~757 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~757 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \CPU|Reg|Registros~693 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~693 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \CPU|Reg|Registros~661 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~661 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2146 (
// Equation(s):
// \CPU|Reg|Registros~2146_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~693_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~661_q )))))

	.dataa(\CPU|Reg|Registros~693_q ),
	.datab(\CPU|Reg|Registros~661_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2146 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2147 (
// Equation(s):
// \CPU|Reg|Registros~2147_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2146_combout  & ((\CPU|Reg|Registros~757_q ))) # (!\CPU|Reg|Registros~2146_combout  & (\CPU|Reg|Registros~725_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2146_combout ))))

	.dataa(\CPU|Reg|Registros~725_q ),
	.datab(\CPU|Reg|Registros~757_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2146_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2147 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \CPU|Reg|Registros~629 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~629 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2148 (
// Equation(s):
// \CPU|Reg|Registros~2148_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~629_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~629_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2148 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2149 (
// Equation(s):
// \CPU|Reg|Registros~2149_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux13~1_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2147_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2148_combout 
// )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2147_combout ),
	.datad(\CPU|Reg|Registros~2148_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2149 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2152 (
// Equation(s):
// \CPU|Reg|Registros~2152_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2149_combout  & (\CPU|Reg|Registros~2151_combout )) # (!\CPU|Reg|Registros~2149_combout  & ((\CPU|Reg|Registros~2145_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2149_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2151_combout ),
	.datac(\CPU|Reg|Registros~2145_combout ),
	.datad(\CPU|Reg|Registros~2149_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2152 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \CPU|MR2A|Saida[21]~11 (
// Equation(s):
// \CPU|MR2A|Saida[21]~11_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2152_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2162_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2162_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2152_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[21]~11 .lut_mask = 16'h5404;
defparam \CPU|MR2A|Saida[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \CPU|Reg|Registros~980 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~980 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \CPU|Reg|Registros~1012 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1012 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~948feeder (
// Equation(s):
// \CPU|Reg|Registros~948feeder_combout  = \CPU|Mux_4|M2R[20]~153_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[20]~153_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~948feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~948feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~948feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \CPU|Reg|Registros~948 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~948 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \CPU|Reg|Registros~916 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~916 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2165 (
// Equation(s):
// \CPU|Reg|Registros~2165_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~948_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~916_q )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~948_q ),
	.datac(\CPU|Reg|Registros~916_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2165 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2166 (
// Equation(s):
// \CPU|Reg|Registros~2166_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2165_combout  & ((\CPU|Reg|Registros~1012_q ))) # (!\CPU|Reg|Registros~2165_combout  & (\CPU|Reg|Registros~980_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2165_combout ))))

	.dataa(\CPU|Reg|Registros~980_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1012_q ),
	.datad(\CPU|Reg|Registros~2165_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2166 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \CPU|Reg|Registros~692 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~692 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \CPU|Reg|Registros~756 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~756 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \CPU|Reg|Registros~724 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~724 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \CPU|Reg|Registros~660 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~660 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2163 (
// Equation(s):
// \CPU|Reg|Registros~2163_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~724_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~660_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~724_q ),
	.datac(\CPU|Reg|Registros~660_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2163 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2164 (
// Equation(s):
// \CPU|Reg|Registros~2164_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2163_combout  & ((\CPU|Reg|Registros~756_q ))) # (!\CPU|Reg|Registros~2163_combout  & (\CPU|Reg|Registros~692_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2163_combout ))))

	.dataa(\CPU|Reg|Registros~692_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~756_q ),
	.datad(\CPU|Reg|Registros~2163_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2164 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2167 (
// Equation(s):
// \CPU|Reg|Registros~2167_combout  = (\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2166_combout ) # ((!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2507_combout  & (((\CPU|MI|Mux13~1_combout  & \CPU|Reg|Registros~2164_combout ))))

	.dataa(\CPU|Reg|Registros~2166_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2164_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2167 .lut_mask = 16'hBC8C;
defparam \CPU|Reg|Registros~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \CPU|Reg|Registros~212 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~212 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \CPU|Reg|Registros~468 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~468 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \CPU|Reg|Registros~340 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~340 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \CPU|Reg|Registros~84 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~84 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2168 (
// Equation(s):
// \CPU|Reg|Registros~2168_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~340_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~84_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~340_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~84_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2168 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2169 (
// Equation(s):
// \CPU|Reg|Registros~2169_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2168_combout  & ((\CPU|Reg|Registros~468_q ))) # (!\CPU|Reg|Registros~2168_combout  & (\CPU|Reg|Registros~212_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2168_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~212_q ),
	.datac(\CPU|Reg|Registros~468_q ),
	.datad(\CPU|Reg|Registros~2168_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2169 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~244feeder (
// Equation(s):
// \CPU|Reg|Registros~244feeder_combout  = \CPU|Mux_4|M2R[20]~153_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[20]~153_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~244feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \CPU|Reg|Registros~244 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~244 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \CPU|Reg|Registros~116 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~116 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2175 (
// Equation(s):
// \CPU|Reg|Registros~2175_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~244_q )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~116_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~244_q ),
	.datad(\CPU|Reg|Registros~116_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2175 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2176 (
// Equation(s):
// \CPU|Reg|Registros~2176_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~372_q  & !\CPU|Reg|Registros~2175_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2175_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~372_q ),
	.datad(\CPU|Reg|Registros~2175_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2176 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \CPU|Reg|Registros~308 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~308 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \CPU|Reg|Registros~436 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~436 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \CPU|Reg|Registros~52 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~52 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2170 (
// Equation(s):
// \CPU|Reg|Registros~2170_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~52_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~52_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2170 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2171 (
// Equation(s):
// \CPU|Reg|Registros~2171_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2170_combout  & ((\CPU|Reg|Registros~436_q ))) # (!\CPU|Reg|Registros~2170_combout  & (\CPU|Reg|Registros~308_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2170_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~308_q ),
	.datac(\CPU|Reg|Registros~436_q ),
	.datad(\CPU|Reg|Registros~2170_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2171 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \CPU|Reg|Registros~404 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~404 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \CPU|Reg|Registros~20 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~20 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \CPU|Reg|Registros~276 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~276 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2172 (
// Equation(s):
// \CPU|Reg|Registros~2172_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~276_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~20_q ))))

	.dataa(\CPU|Reg|Registros~20_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~276_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2172 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2173 (
// Equation(s):
// \CPU|Reg|Registros~2173_combout  = (\CPU|Reg|Registros~2172_combout  & ((\CPU|Reg|Registros~404_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~404_q ),
	.datad(\CPU|Reg|Registros~2172_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2173 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2174 (
// Equation(s):
// \CPU|Reg|Registros~2174_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~2171_combout )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2173_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2171_combout ),
	.datad(\CPU|Reg|Registros~2173_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2174 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2177 (
// Equation(s):
// \CPU|Reg|Registros~2177_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2174_combout  & ((\CPU|Reg|Registros~2176_combout ))) # (!\CPU|Reg|Registros~2174_combout  & (\CPU|Reg|Registros~2169_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2174_combout ))))

	.dataa(\CPU|Reg|Registros~2169_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2176_combout ),
	.datad(\CPU|Reg|Registros~2174_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2177 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \CPU|MR2A|Saida[20]~12 (
// Equation(s):
// \CPU|MR2A|Saida[20]~12_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2167_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2177_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2167_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2177_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[20]~12 .lut_mask = 16'h4540;
defparam \CPU|MR2A|Saida[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \CPU|Reg|Registros~947 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~947 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \CPU|Reg|Registros~1011 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1011 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \CPU|Reg|Registros~979 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~979 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \CPU|Reg|Registros~915 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~915 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2183 (
// Equation(s):
// \CPU|Reg|Registros~2183_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~979_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~915_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~979_q ),
	.datac(\CPU|Reg|Registros~915_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2183 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2184 (
// Equation(s):
// \CPU|Reg|Registros~2184_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2183_combout  & ((\CPU|Reg|Registros~1011_q ))) # (!\CPU|Reg|Registros~2183_combout  & (\CPU|Reg|Registros~947_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2183_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~947_q ),
	.datac(\CPU|Reg|Registros~1011_q ),
	.datad(\CPU|Reg|Registros~2183_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2184 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \CPU|Reg|Registros~627 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~627 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2181 (
// Equation(s):
// \CPU|Reg|Registros~2181_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~627_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~627_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2181 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~691feeder (
// Equation(s):
// \CPU|Reg|Registros~691feeder_combout  = \CPU|Mux_4|M2R[19]~144_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[19]~144_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~691feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~691feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~691feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \CPU|Reg|Registros~691 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~691 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \CPU|Reg|Registros~659 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~659 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2179 (
// Equation(s):
// \CPU|Reg|Registros~2179_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~691_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~659_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~691_q ),
	.datac(\CPU|Reg|Registros~659_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2179 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \CPU|Reg|Registros~723 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~723 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \CPU|Reg|Registros~755 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~755 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2180 (
// Equation(s):
// \CPU|Reg|Registros~2180_combout  = (\CPU|Reg|Registros~2179_combout  & (((\CPU|Reg|Registros~755_q ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2179_combout  & (\CPU|Reg|Registros~723_q  & ((\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~2179_combout ),
	.datab(\CPU|Reg|Registros~723_q ),
	.datac(\CPU|Reg|Registros~755_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2180 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2182 (
// Equation(s):
// \CPU|Reg|Registros~2182_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~2180_combout )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~2181_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2181_combout ),
	.datad(\CPU|Reg|Registros~2180_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2182 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \CPU|Reg|Registros~883 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~883 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2178 (
// Equation(s):
// \CPU|Reg|Registros~2178_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~883_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|Reg|Registros~883_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2178 .lut_mask = 16'hAF00;
defparam \CPU|Reg|Registros~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2185 (
// Equation(s):
// \CPU|Reg|Registros~2185_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2182_combout  & (\CPU|Reg|Registros~2184_combout )) # (!\CPU|Reg|Registros~2182_combout  & ((\CPU|Reg|Registros~2178_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2182_combout ))))

	.dataa(\CPU|Reg|Registros~2184_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2182_combout ),
	.datad(\CPU|Reg|Registros~2178_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2185 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N31
dffeas \CPU|Reg|Registros~435 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~435 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~51feeder (
// Equation(s):
// \CPU|Reg|Registros~51feeder_combout  = \CPU|Mux_4|M2R[19]~144_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[19]~144_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~51feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \CPU|Reg|Registros~51 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~51 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \CPU|Reg|Registros~307 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~307 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2186 (
// Equation(s):
// \CPU|Reg|Registros~2186_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~307_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~51_q ))))

	.dataa(\CPU|Reg|Registros~51_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~307_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2186 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2187 (
// Equation(s):
// \CPU|Reg|Registros~2187_combout  = (\CPU|Reg|Registros~2186_combout  & ((\CPU|Reg|Registros~435_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|Reg|Registros~435_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2186_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2187 .lut_mask = 16'hAF00;
defparam \CPU|Reg|Registros~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \CPU|Reg|Registros~243 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~243 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \CPU|Reg|Registros~371 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~371 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \CPU|Reg|Registros~115 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~115 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2193 (
// Equation(s):
// \CPU|Reg|Registros~2193_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~371_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~115_q )))))

	.dataa(\CPU|Reg|Registros~371_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~115_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2193 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2194 (
// Equation(s):
// \CPU|Reg|Registros~2194_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~243_q  & !\CPU|Reg|Registros~2193_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2193_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~243_q ),
	.datad(\CPU|Reg|Registros~2193_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2194 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~275feeder (
// Equation(s):
// \CPU|Reg|Registros~275feeder_combout  = \CPU|Mux_4|M2R[19]~144_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[19]~144_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~275feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \CPU|Reg|Registros~275 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~275 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \CPU|Reg|Registros~19 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~19 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2190 (
// Equation(s):
// \CPU|Reg|Registros~2190_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~19_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~19_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2190 .lut_mask = 16'hA4A4;
defparam \CPU|Reg|Registros~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2191 (
// Equation(s):
// \CPU|Reg|Registros~2191_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2190_combout  & ((\CPU|Reg|Registros~403_q ))) # (!\CPU|Reg|Registros~2190_combout  & (\CPU|Reg|Registros~275_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2190_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~275_q ),
	.datac(\CPU|Reg|Registros~403_q ),
	.datad(\CPU|Reg|Registros~2190_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2191 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \CPU|Reg|Registros~339 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~339 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \CPU|Reg|Registros~467 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~467 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \CPU|Reg|Registros~211 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~211 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \CPU|Reg|Registros~83 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~83 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2188 (
// Equation(s):
// \CPU|Reg|Registros~2188_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~211_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~83_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~211_q ),
	.datac(\CPU|Reg|Registros~83_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2188 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2189 (
// Equation(s):
// \CPU|Reg|Registros~2189_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2188_combout  & ((\CPU|Reg|Registros~467_q ))) # (!\CPU|Reg|Registros~2188_combout  & (\CPU|Reg|Registros~339_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2188_combout ))))

	.dataa(\CPU|Reg|Registros~339_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~467_q ),
	.datad(\CPU|Reg|Registros~2188_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2189 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2192 (
// Equation(s):
// \CPU|Reg|Registros~2192_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2189_combout ))) # (!\CPU|MI|Mux14~1_combout  & 
// (\CPU|Reg|Registros~2191_combout ))))

	.dataa(\CPU|Reg|Registros~2191_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2189_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2192 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2195 (
// Equation(s):
// \CPU|Reg|Registros~2195_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2192_combout  & ((\CPU|Reg|Registros~2194_combout ))) # (!\CPU|Reg|Registros~2192_combout  & (\CPU|Reg|Registros~2187_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2192_combout ))))

	.dataa(\CPU|Reg|Registros~2187_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2194_combout ),
	.datad(\CPU|Reg|Registros~2192_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2195 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[19]~13 (
// Equation(s):
// \CPU|MR2A|Saida[19]~13_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2185_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2195_combout )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2185_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2195_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[19]~13 .lut_mask = 16'h0D08;
defparam \CPU|MR2A|Saida[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \CPU|ULA|Add2~38 (
// Equation(s):
// \CPU|ULA|Add2~38_combout  = (\CPU|Reg|Registros~1781_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Add2~37  & VCC)) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Add2~37 )))) # (!\CPU|Reg|Registros~1781_combout  & 
// ((\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Add2~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Add2~37 ) # (GND)))))
// \CPU|ULA|Add2~39  = CARRY((\CPU|Reg|Registros~1781_combout  & (!\CPU|MR2A|Saida[19]~13_combout  & !\CPU|ULA|Add2~37 )) # (!\CPU|Reg|Registros~1781_combout  & ((!\CPU|ULA|Add2~37 ) # (!\CPU|MR2A|Saida[19]~13_combout ))))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~37 ),
	.combout(\CPU|ULA|Add2~38_combout ),
	.cout(\CPU|ULA|Add2~39 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~38 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~136 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~136_combout  = (\CPU|Reg|Registros~1781_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1781_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[19]~13_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|Reg|Registros~1781_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[19]~13_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~136 .lut_mask = 16'hE389;
defparam \CPU|Mux_4|M2R[19]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y33_N0
cycloneive_mac_mult \CPU|ULA|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|MR2A|Saida[17]~15_combout ,\CPU|MR2A|Saida[16]~16_combout ,\CPU|MR2A|Saida[15]~17_combout ,\CPU|MR2A|Saida[14]~18_combout ,\CPU|MR2A|Saida[13]~19_combout ,\CPU|MR2A|Saida[12]~20_combout ,\CPU|MR2A|Saida[11]~21_combout ,\CPU|MR2A|Saida[10]~22_combout ,
\CPU|MR2A|Saida[9]~23_combout ,\CPU|MR2A|Saida[8]~24_combout ,\CPU|MR2A|Saida[7]~25_combout ,\CPU|MR2A|Saida[6]~26_combout ,\CPU|MR2A|Saida[5]~27_combout ,\CPU|MR2A|Saida[4]~28_combout ,\CPU|MR2A|Saida[3]~29_combout ,\CPU|MR2A|Saida[2]~30_combout ,
\CPU|MR2A|Saida[1]~31_combout ,\CPU|MR2A|Saida[0]~0_combout }),
	.datab({\CPU|Reg|Registros~1962_combout ,\CPU|Reg|Registros~1948_combout ,\CPU|Reg|Registros~1931_combout ,\CPU|Reg|Registros~1919_combout ,\CPU|Reg|Registros~1909_combout ,\CPU|Reg|Registros~1895_combout ,\CPU|Reg|Registros~1881_combout ,\CPU|Reg|Registros~1871_combout ,
\CPU|Reg|Registros~1857_combout ,\CPU|Reg|Registros~1838_combout ,\CPU|Reg|Registros~1819_combout ,\CPU|Reg|Registros~1800_combout ,\CPU|Reg|Registros~1781_combout ,\CPU|Reg|Registros~1762_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y33_N2
cycloneive_mac_out \CPU|ULA|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~dataout ,\CPU|ULA|Mult0|auto_generated|mac_mult5~3 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~2 ,\CPU|ULA|Mult0|auto_generated|mac_mult5~1 ,
\CPU|ULA|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \CPU|ULA|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y32_N0
cycloneive_mac_mult \CPU|ULA|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|Reg|Registros~1743_combout ,\CPU|Reg|Registros~1724_combout ,\CPU|Reg|Registros~1705_combout ,\CPU|Reg|Registros~1686_combout ,\CPU|Reg|Registros~1667_combout ,\CPU|Reg|Registros~1648_combout ,\CPU|Reg|Registros~1629_combout ,\CPU|Reg|Registros~1610_combout ,
\CPU|Reg|Registros~1591_combout ,\CPU|Reg|Registros~1572_combout ,\CPU|Reg|Registros~1553_combout ,\CPU|Reg|Registros~1534_combout ,\CPU|Reg|Registros~1515_combout ,\CPU|Reg|Registros~1496_combout ,\CPU|Reg|Registros~1477_combout ,\CPU|Reg|Registros~1458_combout ,
\CPU|Reg|Registros~1439_combout ,\CPU|Reg|Registros~1420_combout }),
	.datab({\CPU|MR2A|Saida[31]~1_combout ,\CPU|MR2A|Saida[30]~2_combout ,\CPU|MR2A|Saida[29]~3_combout ,\CPU|MR2A|Saida[28]~4_combout ,\CPU|MR2A|Saida[27]~5_combout ,\CPU|MR2A|Saida[26]~6_combout ,\CPU|MR2A|Saida[25]~7_combout ,\CPU|MR2A|Saida[24]~8_combout ,
\CPU|MR2A|Saida[23]~9_combout ,\CPU|MR2A|Saida[22]~10_combout ,\CPU|MR2A|Saida[21]~11_combout ,\CPU|MR2A|Saida[20]~12_combout ,\CPU|MR2A|Saida[19]~13_combout ,\CPU|MR2A|Saida[18]~14_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y32_N2
cycloneive_mac_out \CPU|ULA|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~dataout ,\CPU|ULA|Mult0|auto_generated|mac_mult3~3 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~2 ,\CPU|ULA|Mult0|auto_generated|mac_mult3~1 ,
\CPU|ULA|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \CPU|ULA|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~0_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out6~dataout  & (\CPU|ULA|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~dataout  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \CPU|ULA|Mult0|auto_generated|op_2~1  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~dataout  & \CPU|ULA|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~0_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \CPU|ULA|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~2_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  & (\CPU|ULA|Mult0|auto_generated|op_2~1  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\CPU|ULA|Mult0|auto_generated|op_2~1 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\CPU|ULA|Mult0|auto_generated|op_2~1 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\CPU|ULA|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~3  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1  & !\CPU|ULA|Mult0|auto_generated|op_2~1 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~1 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~1 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~2_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y34_N0
cycloneive_mac_mult \CPU|ULA|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|Reg|Registros~1743_combout ,\CPU|Reg|Registros~1724_combout ,\CPU|Reg|Registros~1705_combout ,\CPU|Reg|Registros~1686_combout ,\CPU|Reg|Registros~1667_combout ,\CPU|Reg|Registros~1648_combout ,\CPU|Reg|Registros~1629_combout ,\CPU|Reg|Registros~1610_combout ,
\CPU|Reg|Registros~1591_combout ,\CPU|Reg|Registros~1572_combout ,\CPU|Reg|Registros~1553_combout ,\CPU|Reg|Registros~1534_combout ,\CPU|Reg|Registros~1515_combout ,\CPU|Reg|Registros~1496_combout ,\CPU|Reg|Registros~1477_combout ,\CPU|Reg|Registros~1458_combout ,
\CPU|Reg|Registros~1439_combout ,\CPU|Reg|Registros~1420_combout }),
	.datab({\CPU|MR2A|Saida[17]~15_combout ,\CPU|MR2A|Saida[16]~16_combout ,\CPU|MR2A|Saida[15]~17_combout ,\CPU|MR2A|Saida[14]~18_combout ,\CPU|MR2A|Saida[13]~19_combout ,\CPU|MR2A|Saida[12]~20_combout ,\CPU|MR2A|Saida[11]~21_combout ,\CPU|MR2A|Saida[10]~22_combout ,
\CPU|MR2A|Saida[9]~23_combout ,\CPU|MR2A|Saida[8]~24_combout ,\CPU|MR2A|Saida[7]~25_combout ,\CPU|MR2A|Saida[6]~26_combout ,\CPU|MR2A|Saida[5]~27_combout ,\CPU|MR2A|Saida[4]~28_combout ,\CPU|MR2A|Saida[3]~29_combout ,\CPU|MR2A|Saida[2]~30_combout ,
\CPU|MR2A|Saida[1]~31_combout ,\CPU|MR2A|Saida[0]~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \CPU|ULA|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y34_N2
cycloneive_mac_out \CPU|ULA|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\CPU|ULA|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\CPU|ULA|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\CPU|ULA|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \CPU|ULA|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~0_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18  & (\CPU|ULA|Mult0|auto_generated|op_2~0_combout  $ (VCC))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (\CPU|ULA|Mult0|auto_generated|op_2~0_combout  & VCC))
// \CPU|ULA|Mult0|auto_generated|op_1~1  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18  & \CPU|ULA|Mult0|auto_generated|op_2~0_combout ))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~0_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \CPU|ULA|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~2_combout  = (\CPU|ULA|Mult0|auto_generated|op_2~2_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  & (\CPU|ULA|Mult0|auto_generated|op_1~1  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\CPU|ULA|Mult0|auto_generated|op_1~1 )))) # (!\CPU|ULA|Mult0|auto_generated|op_2~2_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\CPU|ULA|Mult0|auto_generated|op_1~1 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~3  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~2_combout  & (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19  & !\CPU|ULA|Mult0|auto_generated|op_1~1 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~2_combout  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~1 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~2_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~1 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~2_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  = (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ))

	.dataa(gnd),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(\CPU|MR2A|Saida[12]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14 .lut_mask = 16'h0300;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[296]~46_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[295]~47_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[294]~48_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[293]~49_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[292]~50_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[291]~51_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[290]~52_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[289]~53_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[288]~54_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64 .lut_mask = 16'hCACC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\CPU|Reg|Registros~1819_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1819_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1819_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\CPU|Reg|Registros~1819_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (((\CPU|Reg|Registros~1819_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\CPU|Reg|Registros~1819_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\CPU|Reg|Registros~1800_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1800_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1800_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1800_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[328]~57_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[327]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[326]~59_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[325]~60_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[324]~61_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[323]~62_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[322]~63_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74 .lut_mask = 16'hFB08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[321]~64_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75 .lut_mask = 16'hF0B8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[320]~65_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\CPU|Reg|Registros~1800_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|Reg|Registros~1800_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1781_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1781_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1781_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1781_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~137 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~137_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ))) # (!\CPU|MI|Mux31~1_combout  
// & (((\CPU|ULA|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|op_1~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~137 .lut_mask = 16'hFA72;
defparam \CPU|Mux_4|M2R[19]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Add0~22 (
// Equation(s):
// \CPU|ULA|Add0~22_combout  = (\CPU|Reg|Registros~1648_combout  & (!\CPU|ULA|Add0~21 )) # (!\CPU|Reg|Registros~1648_combout  & ((\CPU|ULA|Add0~21 ) # (GND)))
// \CPU|ULA|Add0~23  = CARRY((!\CPU|ULA|Add0~21 ) # (!\CPU|Reg|Registros~1648_combout ))

	.dataa(\CPU|Reg|Registros~1648_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~21 ),
	.combout(\CPU|ULA|Add0~22_combout ),
	.cout(\CPU|ULA|Add0~23 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~22 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Add0~24 (
// Equation(s):
// \CPU|ULA|Add0~24_combout  = (\CPU|Reg|Registros~1667_combout  & (\CPU|ULA|Add0~23  $ (GND))) # (!\CPU|Reg|Registros~1667_combout  & (!\CPU|ULA|Add0~23  & VCC))
// \CPU|ULA|Add0~25  = CARRY((\CPU|Reg|Registros~1667_combout  & !\CPU|ULA|Add0~23 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~23 ),
	.combout(\CPU|ULA|Add0~24_combout ),
	.cout(\CPU|ULA|Add0~25 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~24 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Add0~26 (
// Equation(s):
// \CPU|ULA|Add0~26_combout  = (\CPU|Reg|Registros~1686_combout  & (!\CPU|ULA|Add0~25 )) # (!\CPU|Reg|Registros~1686_combout  & ((\CPU|ULA|Add0~25 ) # (GND)))
// \CPU|ULA|Add0~27  = CARRY((!\CPU|ULA|Add0~25 ) # (!\CPU|Reg|Registros~1686_combout ))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~25 ),
	.combout(\CPU|ULA|Add0~26_combout ),
	.cout(\CPU|ULA|Add0~27 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~26 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Add0~28 (
// Equation(s):
// \CPU|ULA|Add0~28_combout  = (\CPU|Reg|Registros~1705_combout  & (\CPU|ULA|Add0~27  $ (GND))) # (!\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add0~27  & VCC))
// \CPU|ULA|Add0~29  = CARRY((\CPU|Reg|Registros~1705_combout  & !\CPU|ULA|Add0~27 ))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~27 ),
	.combout(\CPU|ULA|Add0~28_combout ),
	.cout(\CPU|ULA|Add0~29 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~28 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \CPU|ULA|Add0~30 (
// Equation(s):
// \CPU|ULA|Add0~30_combout  = (\CPU|Reg|Registros~1724_combout  & (!\CPU|ULA|Add0~29 )) # (!\CPU|Reg|Registros~1724_combout  & ((\CPU|ULA|Add0~29 ) # (GND)))
// \CPU|ULA|Add0~31  = CARRY((!\CPU|ULA|Add0~29 ) # (!\CPU|Reg|Registros~1724_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1724_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~29 ),
	.combout(\CPU|ULA|Add0~30_combout ),
	.cout(\CPU|ULA|Add0~31 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~30 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \CPU|ULA|Add0~32 (
// Equation(s):
// \CPU|ULA|Add0~32_combout  = (\CPU|Reg|Registros~1743_combout  & (\CPU|ULA|Add0~31  $ (GND))) # (!\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add0~31  & VCC))
// \CPU|ULA|Add0~33  = CARRY((\CPU|Reg|Registros~1743_combout  & !\CPU|ULA|Add0~31 ))

	.dataa(\CPU|Reg|Registros~1743_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~31 ),
	.combout(\CPU|ULA|Add0~32_combout ),
	.cout(\CPU|ULA|Add0~33 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~32 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \CPU|ULA|Add0~34 (
// Equation(s):
// \CPU|ULA|Add0~34_combout  = (\CPU|Reg|Registros~1762_combout  & (!\CPU|ULA|Add0~33 )) # (!\CPU|Reg|Registros~1762_combout  & ((\CPU|ULA|Add0~33 ) # (GND)))
// \CPU|ULA|Add0~35  = CARRY((!\CPU|ULA|Add0~33 ) # (!\CPU|Reg|Registros~1762_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1762_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~33 ),
	.combout(\CPU|ULA|Add0~34_combout ),
	.cout(\CPU|ULA|Add0~35 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~34 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \CPU|ULA|Add0~36 (
// Equation(s):
// \CPU|ULA|Add0~36_combout  = (\CPU|Reg|Registros~1781_combout  & (\CPU|ULA|Add0~35  $ (GND))) # (!\CPU|Reg|Registros~1781_combout  & (!\CPU|ULA|Add0~35  & VCC))
// \CPU|ULA|Add0~37  = CARRY((\CPU|Reg|Registros~1781_combout  & !\CPU|ULA|Add0~35 ))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~35 ),
	.combout(\CPU|ULA|Add0~36_combout ),
	.cout(\CPU|ULA|Add0~37 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~36 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Add1~24 (
// Equation(s):
// \CPU|ULA|Add1~24_combout  = (\CPU|Reg|Registros~1648_combout  & ((GND) # (!\CPU|ULA|Add1~23 ))) # (!\CPU|Reg|Registros~1648_combout  & (\CPU|ULA|Add1~23  $ (GND)))
// \CPU|ULA|Add1~25  = CARRY((\CPU|Reg|Registros~1648_combout ) # (!\CPU|ULA|Add1~23 ))

	.dataa(\CPU|Reg|Registros~1648_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~23 ),
	.combout(\CPU|ULA|Add1~24_combout ),
	.cout(\CPU|ULA|Add1~25 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~24 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Add1~26 (
// Equation(s):
// \CPU|ULA|Add1~26_combout  = (\CPU|Reg|Registros~1667_combout  & (\CPU|ULA|Add1~25  & VCC)) # (!\CPU|Reg|Registros~1667_combout  & (!\CPU|ULA|Add1~25 ))
// \CPU|ULA|Add1~27  = CARRY((!\CPU|Reg|Registros~1667_combout  & !\CPU|ULA|Add1~25 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~25 ),
	.combout(\CPU|ULA|Add1~26_combout ),
	.cout(\CPU|ULA|Add1~27 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~26 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Add1~28 (
// Equation(s):
// \CPU|ULA|Add1~28_combout  = (\CPU|Reg|Registros~1686_combout  & ((GND) # (!\CPU|ULA|Add1~27 ))) # (!\CPU|Reg|Registros~1686_combout  & (\CPU|ULA|Add1~27  $ (GND)))
// \CPU|ULA|Add1~29  = CARRY((\CPU|Reg|Registros~1686_combout ) # (!\CPU|ULA|Add1~27 ))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~27 ),
	.combout(\CPU|ULA|Add1~28_combout ),
	.cout(\CPU|ULA|Add1~29 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~28 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Add1~30 (
// Equation(s):
// \CPU|ULA|Add1~30_combout  = (\CPU|Reg|Registros~1705_combout  & (\CPU|ULA|Add1~29  & VCC)) # (!\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add1~29 ))
// \CPU|ULA|Add1~31  = CARRY((!\CPU|Reg|Registros~1705_combout  & !\CPU|ULA|Add1~29 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1705_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~29 ),
	.combout(\CPU|ULA|Add1~30_combout ),
	.cout(\CPU|ULA|Add1~31 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~30 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \CPU|ULA|Add1~32 (
// Equation(s):
// \CPU|ULA|Add1~32_combout  = (\CPU|Reg|Registros~1724_combout  & ((GND) # (!\CPU|ULA|Add1~31 ))) # (!\CPU|Reg|Registros~1724_combout  & (\CPU|ULA|Add1~31  $ (GND)))
// \CPU|ULA|Add1~33  = CARRY((\CPU|Reg|Registros~1724_combout ) # (!\CPU|ULA|Add1~31 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1724_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~31 ),
	.combout(\CPU|ULA|Add1~32_combout ),
	.cout(\CPU|ULA|Add1~33 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~32 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \CPU|ULA|Add1~34 (
// Equation(s):
// \CPU|ULA|Add1~34_combout  = (\CPU|Reg|Registros~1743_combout  & (\CPU|ULA|Add1~33  & VCC)) # (!\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add1~33 ))
// \CPU|ULA|Add1~35  = CARRY((!\CPU|Reg|Registros~1743_combout  & !\CPU|ULA|Add1~33 ))

	.dataa(\CPU|Reg|Registros~1743_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~33 ),
	.combout(\CPU|ULA|Add1~34_combout ),
	.cout(\CPU|ULA|Add1~35 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~34 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \CPU|ULA|Add1~36 (
// Equation(s):
// \CPU|ULA|Add1~36_combout  = (\CPU|Reg|Registros~1762_combout  & ((GND) # (!\CPU|ULA|Add1~35 ))) # (!\CPU|Reg|Registros~1762_combout  & (\CPU|ULA|Add1~35  $ (GND)))
// \CPU|ULA|Add1~37  = CARRY((\CPU|Reg|Registros~1762_combout ) # (!\CPU|ULA|Add1~35 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1762_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~35 ),
	.combout(\CPU|ULA|Add1~36_combout ),
	.cout(\CPU|ULA|Add1~37 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~36 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \CPU|ULA|Add1~38 (
// Equation(s):
// \CPU|ULA|Add1~38_combout  = (\CPU|Reg|Registros~1781_combout  & (\CPU|ULA|Add1~37  & VCC)) # (!\CPU|Reg|Registros~1781_combout  & (!\CPU|ULA|Add1~37 ))
// \CPU|ULA|Add1~39  = CARRY((!\CPU|Reg|Registros~1781_combout  & !\CPU|ULA|Add1~37 ))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~37 ),
	.combout(\CPU|ULA|Add1~38_combout ),
	.cout(\CPU|ULA|Add1~39 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~38 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~138 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~138_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~38_combout ) # (!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~36_combout  & ((\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add0~36_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~38_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~138 .lut_mask = 16'hE2CC;
defparam \CPU|Mux_4|M2R[19]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~139 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~139_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[19]~138_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[19]~137_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|Mux_4|M2R[19]~137_combout ),
	.datad(\CPU|Mux_4|M2R[19]~138_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~139 .lut_mask = 16'h8C40;
defparam \CPU|Mux_4|M2R[19]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2457 (
// Equation(s):
// \CPU|Reg|Registros~2457_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2185_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2195_combout ))

	.dataa(\CPU|Reg|Registros~2195_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2185_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2457 .lut_mask = 16'hEE22;
defparam \CPU|Reg|Registros~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~140 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~140_combout  = (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & (\CPU|Reg|Registros~2457_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|Reg|Registros~2457_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~140 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[19]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~141 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~141_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[19]~140_combout ))) # (!\CPU|ULA|Mux27~4_combout  & 
// (\CPU|Mux_4|M2R[19]~139_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[19]~139_combout ),
	.datac(\CPU|ULA|Mux27~4_combout ),
	.datad(\CPU|Mux_4|M2R[19]~140_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~141 .lut_mask = 16'hF4A4;
defparam \CPU|Mux_4|M2R[19]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~142 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~142_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[19]~141_combout  & ((\CPU|Reg|Registros~1781_combout ))) # (!\CPU|Mux_4|M2R[19]~141_combout  & (\CPU|Mux_4|M2R[19]~136_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[19]~141_combout ))))

	.dataa(\CPU|Mux_4|M2R[19]~136_combout ),
	.datab(\CPU|Reg|Registros~1781_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[19]~141_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~142 .lut_mask = 16'hCFA0;
defparam \CPU|Mux_4|M2R[19]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2458 (
// Equation(s):
// \CPU|Reg|Registros~2458_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2167_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2177_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2177_combout ),
	.datad(\CPU|Reg|Registros~2167_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2458 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2459 (
// Equation(s):
// \CPU|Reg|Registros~2459_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2152_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2162_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2162_combout ),
	.datad(\CPU|Reg|Registros~2152_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2459 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2468 (
// Equation(s):
// \CPU|Reg|Registros~2468_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2119_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2129_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2119_combout ),
	.datad(\CPU|Reg|Registros~2129_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2468 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2099 (
// Equation(s):
// \CPU|Reg|Registros~2099_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~952_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~920_q )))))

	.dataa(\CPU|Reg|Registros~952_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~920_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2099_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2099 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2100 (
// Equation(s):
// \CPU|Reg|Registros~2100_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2099_combout  & ((\CPU|Reg|Registros~1016_q ))) # (!\CPU|Reg|Registros~2099_combout  & (\CPU|Reg|Registros~984_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2099_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~984_q ),
	.datac(\CPU|Reg|Registros~1016_q ),
	.datad(\CPU|Reg|Registros~2099_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2100 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2097 (
// Equation(s):
// \CPU|Reg|Registros~2097_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~728_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~664_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~728_q ),
	.datab(\CPU|Reg|Registros~664_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2097_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2097 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2098 (
// Equation(s):
// \CPU|Reg|Registros~2098_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2097_combout  & ((\CPU|Reg|Registros~760_q ))) # (!\CPU|Reg|Registros~2097_combout  & (\CPU|Reg|Registros~696_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2097_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~696_q ),
	.datac(\CPU|Reg|Registros~760_q ),
	.datad(\CPU|Reg|Registros~2097_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2098_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2098 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2101 (
// Equation(s):
// \CPU|Reg|Registros~2101_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2100_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2098_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2507_combout ))))

	.dataa(\CPU|Reg|Registros~2100_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2507_combout ),
	.datad(\CPU|Reg|Registros~2098_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2101 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2469 (
// Equation(s):
// \CPU|Reg|Registros~2469_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2101_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2111_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2111_combout ),
	.datad(\CPU|Reg|Registros~2101_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2469 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \CPU|Reg|Registros~441 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~441 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2087 (
// Equation(s):
// \CPU|Reg|Registros~2087_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~313_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~57_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~313_q ),
	.datac(\CPU|Reg|Registros~57_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2087_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2087 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2088 (
// Equation(s):
// \CPU|Reg|Registros~2088_combout  = (\CPU|Reg|Registros~2087_combout  & ((\CPU|Reg|Registros~441_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~441_q ),
	.datad(\CPU|Reg|Registros~2087_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2088_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2088 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \CPU|Reg|Registros~249 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~249 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2094 (
// Equation(s):
// \CPU|Reg|Registros~2094_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~377_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~121_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~377_q ),
	.datac(\CPU|Reg|Registros~121_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2094_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2094 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2095 (
// Equation(s):
// \CPU|Reg|Registros~2095_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~249_q  & !\CPU|Reg|Registros~2094_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2094_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~249_q ),
	.datad(\CPU|Reg|Registros~2094_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2095_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2095 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \CPU|Reg|Registros~217 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~217 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2089 (
// Equation(s):
// \CPU|Reg|Registros~2089_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~217_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~89_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~89_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~217_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2089_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2089 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \CPU|Reg|Registros~473 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~473 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2090 (
// Equation(s):
// \CPU|Reg|Registros~2090_combout  = (\CPU|Reg|Registros~2089_combout  & (((\CPU|Reg|Registros~473_q ) # (!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2089_combout  & (\CPU|Reg|Registros~345_q  & ((\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~345_q ),
	.datab(\CPU|Reg|Registros~2089_combout ),
	.datac(\CPU|Reg|Registros~473_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2090_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2090 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \CPU|Reg|Registros~409 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~409 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2091 (
// Equation(s):
// \CPU|Reg|Registros~2091_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~25_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~25_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2091_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2091 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2092 (
// Equation(s):
// \CPU|Reg|Registros~2092_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2091_combout  & ((\CPU|Reg|Registros~409_q ))) # (!\CPU|Reg|Registros~2091_combout  & (\CPU|Reg|Registros~281_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2091_combout ))))

	.dataa(\CPU|Reg|Registros~281_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~409_q ),
	.datad(\CPU|Reg|Registros~2091_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2092_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2092 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2093 (
// Equation(s):
// \CPU|Reg|Registros~2093_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout ) # ((\CPU|Reg|Registros~2090_combout )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2092_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2090_combout ),
	.datad(\CPU|Reg|Registros~2092_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2093_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2093 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2096 (
// Equation(s):
// \CPU|Reg|Registros~2096_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2093_combout  & ((\CPU|Reg|Registros~2095_combout ))) # (!\CPU|Reg|Registros~2093_combout  & (\CPU|Reg|Registros~2088_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2093_combout ))))

	.dataa(\CPU|Reg|Registros~2088_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2095_combout ),
	.datad(\CPU|Reg|Registros~2093_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2096_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2096 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2464 (
// Equation(s):
// \CPU|Reg|Registros~2464_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2086_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2096_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2086_combout ),
	.datad(\CPU|Reg|Registros~2096_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2464 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2064 (
// Equation(s):
// \CPU|Reg|Registros~2064_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~730_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~666_q ))))

	.dataa(\CPU|Reg|Registros~666_q ),
	.datab(\CPU|Reg|Registros~730_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2064_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2064 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2065 (
// Equation(s):
// \CPU|Reg|Registros~2065_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2064_combout  & ((\CPU|Reg|Registros~762_q ))) # (!\CPU|Reg|Registros~2064_combout  & (\CPU|Reg|Registros~698_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2064_combout ))))

	.dataa(\CPU|Reg|Registros~698_q ),
	.datab(\CPU|Reg|Registros~762_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2064_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2065_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2065 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2066 (
// Equation(s):
// \CPU|Reg|Registros~2066_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~954_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~922_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~954_q ),
	.datab(\CPU|Reg|Registros~922_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2066_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2066 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2067 (
// Equation(s):
// \CPU|Reg|Registros~2067_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2066_combout  & (\CPU|Reg|Registros~1018_q )) # (!\CPU|Reg|Registros~2066_combout  & ((\CPU|Reg|Registros~986_q ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2066_combout ))))

	.dataa(\CPU|Reg|Registros~1018_q ),
	.datab(\CPU|Reg|Registros~986_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2066_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2067_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2067 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2068 (
// Equation(s):
// \CPU|Reg|Registros~2068_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2067_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2065_combout )))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2065_combout ),
	.datad(\CPU|Reg|Registros~2067_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2068_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2068 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2465 (
// Equation(s):
// \CPU|Reg|Registros~2465_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2068_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2078_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2068_combout ),
	.datad(\CPU|Reg|Registros~2078_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2465 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2466 (
// Equation(s):
// \CPU|Reg|Registros~2466_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2053_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2063_combout ))

	.dataa(\CPU|Reg|Registros~2063_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2053_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2466 .lut_mask = 16'hFA0A;
defparam \CPU|Reg|Registros~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \CPU|Reg|Registros~253 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~253 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2028 (
// Equation(s):
// \CPU|Reg|Registros~2028_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~381_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~125_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~381_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~125_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2028_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2028 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2029 (
// Equation(s):
// \CPU|Reg|Registros~2029_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~253_q  & !\CPU|Reg|Registros~2028_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2028_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~253_q ),
	.datad(\CPU|Reg|Registros~2028_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2029_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2029 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \CPU|Reg|Registros~221 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~221 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2023 (
// Equation(s):
// \CPU|Reg|Registros~2023_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux13~1_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~221_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~93_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~221_q ),
	.datad(\CPU|Reg|Registros~93_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2023_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2023 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \CPU|Reg|Registros~477 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~477 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2024 (
// Equation(s):
// \CPU|Reg|Registros~2024_combout  = (\CPU|Reg|Registros~2023_combout  & (((\CPU|Reg|Registros~477_q ) # (!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2023_combout  & (\CPU|Reg|Registros~349_q  & ((\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~349_q ),
	.datab(\CPU|Reg|Registros~2023_combout ),
	.datac(\CPU|Reg|Registros~477_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2024_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2024 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2025 (
// Equation(s):
// \CPU|Reg|Registros~2025_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~29_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~29_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2025_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2025 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \CPU|Reg|Registros~413 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~413 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2026 (
// Equation(s):
// \CPU|Reg|Registros~2026_combout  = (\CPU|Reg|Registros~2025_combout  & (((\CPU|Reg|Registros~413_q ) # (!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2025_combout  & (\CPU|Reg|Registros~285_q  & ((\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~285_q ),
	.datab(\CPU|Reg|Registros~2025_combout ),
	.datac(\CPU|Reg|Registros~413_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2026_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2026 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2027 (
// Equation(s):
// \CPU|Reg|Registros~2027_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout ) # ((\CPU|Reg|Registros~2024_combout )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2026_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2024_combout ),
	.datad(\CPU|Reg|Registros~2026_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2027_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2027 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \CPU|Reg|Registros~445 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[29]~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~445 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2021 (
// Equation(s):
// \CPU|Reg|Registros~2021_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~317_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~61_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~61_q ),
	.datac(\CPU|Reg|Registros~317_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2021_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2021 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2022 (
// Equation(s):
// \CPU|Reg|Registros~2022_combout  = (\CPU|Reg|Registros~2021_combout  & ((\CPU|Reg|Registros~445_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~445_q ),
	.datad(\CPU|Reg|Registros~2021_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2022_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2022 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2030 (
// Equation(s):
// \CPU|Reg|Registros~2030_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2027_combout  & (\CPU|Reg|Registros~2029_combout )) # (!\CPU|Reg|Registros~2027_combout  & ((\CPU|Reg|Registros~2022_combout ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2027_combout ))))

	.dataa(\CPU|Reg|Registros~2029_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2027_combout ),
	.datad(\CPU|Reg|Registros~2022_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2030_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2030 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2461 (
// Equation(s):
// \CPU|Reg|Registros~2461_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2020_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2030_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2030_combout ),
	.datad(\CPU|Reg|Registros~2020_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2461 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2005 (
// Equation(s):
// \CPU|Reg|Registros~2005_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~62_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~62_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2005_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2005 .lut_mask = 16'hCC30;
defparam \CPU|Reg|Registros~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2006 (
// Equation(s):
// \CPU|Reg|Registros~2006_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2005_combout  & ((\CPU|Reg|Registros~446_q ))) # (!\CPU|Reg|Registros~2005_combout  & (\CPU|Reg|Registros~318_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2005_combout ))))

	.dataa(\CPU|Reg|Registros~318_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~446_q ),
	.datad(\CPU|Reg|Registros~2005_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2006_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2006 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2007 (
// Equation(s):
// \CPU|Reg|Registros~2007_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~286_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~30_q )))))

	.dataa(\CPU|Reg|Registros~286_q ),
	.datab(\CPU|Reg|Registros~30_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2007_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2007 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2008 (
// Equation(s):
// \CPU|Reg|Registros~2008_combout  = (\CPU|Reg|Registros~2007_combout  & ((\CPU|Reg|Registros~414_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~414_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2007_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2008_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2008 .lut_mask = 16'hCF00;
defparam \CPU|Reg|Registros~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2009 (
// Equation(s):
// \CPU|Reg|Registros~2009_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~2006_combout )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2008_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2006_combout ),
	.datad(\CPU|Reg|Registros~2008_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2009_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2009 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2003 (
// Equation(s):
// \CPU|Reg|Registros~2003_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~350_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~94_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~350_q ),
	.datab(\CPU|Reg|Registros~94_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2003_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2003 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2004 (
// Equation(s):
// \CPU|Reg|Registros~2004_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2003_combout  & (\CPU|Reg|Registros~478_q )) # (!\CPU|Reg|Registros~2003_combout  & ((\CPU|Reg|Registros~222_q ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2003_combout ))))

	.dataa(\CPU|Reg|Registros~478_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~222_q ),
	.datad(\CPU|Reg|Registros~2003_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2004_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2004 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2010 (
// Equation(s):
// \CPU|Reg|Registros~2010_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~254_q ) # ((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~126_q  & !\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~254_q ),
	.datac(\CPU|Reg|Registros~126_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2010_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2010 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2011 (
// Equation(s):
// \CPU|Reg|Registros~2011_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~382_q  & !\CPU|Reg|Registros~2010_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2010_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~382_q ),
	.datad(\CPU|Reg|Registros~2010_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2011_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2011 .lut_mask = 16'h33C0;
defparam \CPU|Reg|Registros~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2012 (
// Equation(s):
// \CPU|Reg|Registros~2012_combout  = (\CPU|Reg|Registros~2009_combout  & (((\CPU|Reg|Registros~2011_combout )) # (!\CPU|MI|Mux14~1_combout ))) # (!\CPU|Reg|Registros~2009_combout  & (\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2004_combout )))

	.dataa(\CPU|Reg|Registros~2009_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2004_combout ),
	.datad(\CPU|Reg|Registros~2011_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2012_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2012 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2462 (
// Equation(s):
// \CPU|Reg|Registros~2462_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2002_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2012_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2002_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2012_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2462 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2463 (
// Equation(s):
// \CPU|Reg|Registros~2463_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~1987_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1997_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1987_combout ),
	.datad(\CPU|Reg|Registros~1997_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2463 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU|UC|Decoder0~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock50M~inputclkctrl_outclk ),
	.clk1(!\Clock50M~inputclkctrl_outclk ),
	.ena0(\CPU|UC|Decoder0~3_combout ),
	.ena1(\CPU|UC|Decoder0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\CPU|Reg|Registros~2463_combout ,\CPU|Reg|Registros~2462_combout ,\CPU|Reg|Registros~2461_combout ,\CPU|Reg|Registros~2460_combout ,\CPU|Reg|Registros~2466_combout ,\CPU|Reg|Registros~2465_combout ,\CPU|Reg|Registros~2464_combout ,
\CPU|Reg|Registros~2469_combout ,\CPU|Reg|Registros~2468_combout ,\CPU|Reg|Registros~2467_combout ,\CPU|Reg|Registros~2459_combout ,\CPU|Reg|Registros~2458_combout ,\CPU|Reg|Registros~2457_combout ,\CPU|Reg|Registros~2456_combout ,\CPU|Reg|Registros~2455_combout ,
\CPU|Reg|Registros~2454_combout ,\CPU|Reg|Registros~2470_combout ,\CPU|Reg|Registros~2277_combout ,\CPU|Reg|Registros~2484_combout ,\CPU|Reg|Registros~2308_combout ,\CPU|Reg|Registros~2483_combout ,\CPU|Reg|Registros~2482_combout ,\CPU|Reg|Registros~2481_combout ,
\CPU|Reg|Registros~2480_combout ,\CPU|Reg|Registros~2479_combout ,\CPU|Reg|Registros~2478_combout ,\CPU|Reg|Registros~2409_combout ,\CPU|Reg|Registros~2420_combout ,\CPU|Reg|Registros~2431_combout ,\CPU|Reg|Registros~2442_combout ,\CPU|Reg|Registros~2453_combout ,
\CPU|Reg|Registros~1978_combout }),
	.portaaddr({\CPU|ULA|Mux25~8_combout ,\CPU|ULA|Mux26~8_combout ,\CPU|ULA|Mux27~19_combout ,\CPU|ULA|Mux28~8_combout ,\CPU|ULA|Mux29~8_combout ,\CPU|ULA|Mux30~8_combout ,\CPU|ULA|Mux31~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU|ULA|Mux25~8_combout ,\CPU|ULA|Mux26~8_combout ,\CPU|ULA|Mux27~19_combout ,\CPU|ULA|Mux28~8_combout ,\CPU|ULA|Mux29~8_combout ,\CPU|ULA|Mux30~8_combout ,\CPU|ULA|Mux31~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0|altsyncram_ksd1:auto_generated|ALTSYNCRAM";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \CPU|ULA|Add3~28 (
// Equation(s):
// \CPU|ULA|Add3~28_combout  = ((\CPU|Reg|Registros~1686_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Add3~27 )))) # (GND)
// \CPU|ULA|Add3~29  = CARRY((\CPU|Reg|Registros~1686_combout  & ((!\CPU|ULA|Add3~27 ) # (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|Reg|Registros~1686_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Add3~27 )))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~27 ),
	.combout(\CPU|ULA|Add3~28_combout ),
	.cout(\CPU|ULA|Add3~29 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \CPU|ULA|Add3~30 (
// Equation(s):
// \CPU|ULA|Add3~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add3~29 )) # (!\CPU|Reg|Registros~1705_combout  & ((\CPU|ULA|Add3~29 ) # (GND))))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// ((\CPU|Reg|Registros~1705_combout  & (\CPU|ULA|Add3~29  & VCC)) # (!\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add3~29 ))))
// \CPU|ULA|Add3~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Add3~29 ) # (!\CPU|Reg|Registros~1705_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|Reg|Registros~1705_combout  & !\CPU|ULA|Add3~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|Reg|Registros~1705_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~29 ),
	.combout(\CPU|ULA|Add3~30_combout ),
	.cout(\CPU|ULA|Add3~31 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \CPU|ULA|Add3~32 (
// Equation(s):
// \CPU|ULA|Add3~32_combout  = ((\CPU|Reg|Registros~1724_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Add3~31 )))) # (GND)
// \CPU|ULA|Add3~33  = CARRY((\CPU|Reg|Registros~1724_combout  & ((!\CPU|ULA|Add3~31 ) # (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|Reg|Registros~1724_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Add3~31 )))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~31 ),
	.combout(\CPU|ULA|Add3~32_combout ),
	.cout(\CPU|ULA|Add3~33 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \CPU|ULA|Add3~34 (
// Equation(s):
// \CPU|ULA|Add3~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add3~33 )) # (!\CPU|Reg|Registros~1743_combout  & ((\CPU|ULA|Add3~33 ) # (GND))))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// ((\CPU|Reg|Registros~1743_combout  & (\CPU|ULA|Add3~33  & VCC)) # (!\CPU|Reg|Registros~1743_combout  & (!\CPU|ULA|Add3~33 ))))
// \CPU|ULA|Add3~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Add3~33 ) # (!\CPU|Reg|Registros~1743_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|Reg|Registros~1743_combout  & !\CPU|ULA|Add3~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|Reg|Registros~1743_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~33 ),
	.combout(\CPU|ULA|Add3~34_combout ),
	.cout(\CPU|ULA|Add3~35 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \CPU|ULA|Add3~36 (
// Equation(s):
// \CPU|ULA|Add3~36_combout  = ((\CPU|Reg|Registros~1762_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Add3~35 )))) # (GND)
// \CPU|ULA|Add3~37  = CARRY((\CPU|Reg|Registros~1762_combout  & ((!\CPU|ULA|Add3~35 ) # (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|Reg|Registros~1762_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Add3~35 )))

	.dataa(\CPU|Reg|Registros~1762_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~35 ),
	.combout(\CPU|ULA|Add3~36_combout ),
	.cout(\CPU|ULA|Add3~37 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \CPU|ULA|Add3~38 (
// Equation(s):
// \CPU|ULA|Add3~38_combout  = (\CPU|Reg|Registros~1781_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Add3~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Add3~37  & VCC)))) # (!\CPU|Reg|Registros~1781_combout  & 
// ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Add3~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Add3~37 ))))
// \CPU|ULA|Add3~39  = CARRY((\CPU|Reg|Registros~1781_combout  & (\CPU|MR2A|Saida[19]~13_combout  & !\CPU|ULA|Add3~37 )) # (!\CPU|Reg|Registros~1781_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # (!\CPU|ULA|Add3~37 ))))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~37 ),
	.combout(\CPU|ULA|Add3~38_combout ),
	.cout(\CPU|ULA|Add3~39 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~143 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~143_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a19 )) # (!\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|ULA|Add3~38_combout ))))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\CPU|Mux_4|M2R[22]~88_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|ULA|Add3~38_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~143 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[19]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[19]~144 (
// Equation(s):
// \CPU|Mux_4|M2R[19]~144_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[19]~143_combout  & (\CPU|ULA|Add2~38_combout )) # (!\CPU|Mux_4|M2R[19]~143_combout  & ((\CPU|Mux_4|M2R[19]~142_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[19]~143_combout ))))

	.dataa(\CPU|ULA|Add2~38_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[19]~142_combout ),
	.datad(\CPU|Mux_4|M2R[19]~143_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[19]~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[19]~144 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[19]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \CPU|Reg|Registros~403 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[19]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~403 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1775 (
// Equation(s):
// \CPU|Reg|Registros~1775_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~275_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~19_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~275_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~19_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1775_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1775 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1776 (
// Equation(s):
// \CPU|Reg|Registros~1776_combout  = (\CPU|Reg|Registros~1775_combout  & ((\CPU|Reg|Registros~403_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~403_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1775_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1776_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1776 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1773 (
// Equation(s):
// \CPU|Reg|Registros~1773_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~307_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~51_q ))))

	.dataa(\CPU|Reg|Registros~51_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~307_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1773_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1773 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1774 (
// Equation(s):
// \CPU|Reg|Registros~1774_combout  = (\CPU|Reg|Registros~1773_combout  & ((\CPU|Reg|Registros~435_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1773_combout ),
	.datab(\CPU|Reg|Registros~435_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1774_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1774 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1777 (
// Equation(s):
// \CPU|Reg|Registros~1777_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout ) # (\CPU|Reg|Registros~1774_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1776_combout  & (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1776_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1774_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1777_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1777 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1771 (
// Equation(s):
// \CPU|Reg|Registros~1771_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~339_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~83_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~83_q ),
	.datac(\CPU|Reg|Registros~339_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1771_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1771 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1772 (
// Equation(s):
// \CPU|Reg|Registros~1772_combout  = (\CPU|Reg|Registros~1771_combout  & (((\CPU|Reg|Registros~467_q )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1771_combout  & (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~211_q )))

	.dataa(\CPU|Reg|Registros~1771_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~211_q ),
	.datad(\CPU|Reg|Registros~467_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1772_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1772 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1778 (
// Equation(s):
// \CPU|Reg|Registros~1778_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~371_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~115_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~115_q ),
	.datac(\CPU|Reg|Registros~371_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1778_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1778 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1779 (
// Equation(s):
// \CPU|Reg|Registros~1779_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~243_q  & !\CPU|Reg|Registros~1778_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1778_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~243_q ),
	.datad(\CPU|Reg|Registros~1778_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1779_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1779 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1780 (
// Equation(s):
// \CPU|Reg|Registros~1780_combout  = (\CPU|Reg|Registros~1777_combout  & (((\CPU|Reg|Registros~1779_combout ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1777_combout  & (\CPU|Reg|Registros~1772_combout  & (\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1777_combout ),
	.datab(\CPU|Reg|Registros~1772_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1779_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1780_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1780 .lut_mask = 16'hEA4A;
defparam \CPU|Reg|Registros~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1765 (
// Equation(s):
// \CPU|Reg|Registros~1765_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~883_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~883_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1765_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1765 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1766 (
// Equation(s):
// \CPU|Reg|Registros~1766_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~627_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|Reg|Registros~1400_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~627_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1766_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1766 .lut_mask = 16'hAA22;
defparam \CPU|Reg|Registros~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1767 (
// Equation(s):
// \CPU|Reg|Registros~1767_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1765_combout ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~1766_combout  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1765_combout ),
	.datab(\CPU|Reg|Registros~1766_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1767_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1767 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1768 (
// Equation(s):
// \CPU|Reg|Registros~1768_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~947_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~915_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~915_q ),
	.datac(\CPU|Reg|Registros~947_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1768_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1768 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1769 (
// Equation(s):
// \CPU|Reg|Registros~1769_combout  = (\CPU|Reg|Registros~1768_combout  & ((\CPU|Reg|Registros~1011_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1768_combout  & (((\CPU|Reg|Registros~979_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1768_combout ),
	.datab(\CPU|Reg|Registros~1011_q ),
	.datac(\CPU|Reg|Registros~979_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1769_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1769 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1763 (
// Equation(s):
// \CPU|Reg|Registros~1763_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~723_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~659_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~659_q ),
	.datac(\CPU|Reg|Registros~723_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1763_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1763 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1764 (
// Equation(s):
// \CPU|Reg|Registros~1764_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1763_combout  & ((\CPU|Reg|Registros~755_q ))) # (!\CPU|Reg|Registros~1763_combout  & (\CPU|Reg|Registros~691_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1763_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~691_q ),
	.datac(\CPU|Reg|Registros~755_q ),
	.datad(\CPU|Reg|Registros~1763_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1764_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1764 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1770 (
// Equation(s):
// \CPU|Reg|Registros~1770_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1767_combout  & (\CPU|Reg|Registros~1769_combout )) # (!\CPU|Reg|Registros~1767_combout  & ((\CPU|Reg|Registros~1764_combout ))))) # (!\CPU|MI|Mux8~0_combout  & 
// (\CPU|Reg|Registros~1767_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1767_combout ),
	.datac(\CPU|Reg|Registros~1769_combout ),
	.datad(\CPU|Reg|Registros~1764_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1770_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1770 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1781 (
// Equation(s):
// \CPU|Reg|Registros~1781_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1770_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1780_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1780_combout ),
	.datad(\CPU|Reg|Registros~1770_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1781_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1781 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \CPU|ULA|Add2~40 (
// Equation(s):
// \CPU|ULA|Add2~40_combout  = ((\CPU|Reg|Registros~1800_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ (!\CPU|ULA|Add2~39 )))) # (GND)
// \CPU|ULA|Add2~41  = CARRY((\CPU|Reg|Registros~1800_combout  & ((\CPU|MR2A|Saida[20]~12_combout ) # (!\CPU|ULA|Add2~39 ))) # (!\CPU|Reg|Registros~1800_combout  & (\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Add2~39 )))

	.dataa(\CPU|Reg|Registros~1800_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~39 ),
	.combout(\CPU|ULA|Add2~40_combout ),
	.cout(\CPU|ULA|Add2~41 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~40 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~4_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\CPU|ULA|Mult0|auto_generated|op_2~3 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~5  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~3 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2  & !\CPU|ULA|Mult0|auto_generated|op_2~3 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~3 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~4_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~4_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\CPU|ULA|Mult0|auto_generated|op_2~4_combout  $ (!\CPU|ULA|Mult0|auto_generated|op_1~3 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~5  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\CPU|ULA|Mult0|auto_generated|op_2~4_combout ) # (!\CPU|ULA|Mult0|auto_generated|op_1~3 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\CPU|ULA|Mult0|auto_generated|op_2~4_combout  & !\CPU|ULA|Mult0|auto_generated|op_1~3 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~3 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~4_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~146 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~146_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout )))) # (!\CPU|MI|Mux31~1_combout  
// & (\CPU|ULA|Mult0|auto_generated|op_1~4_combout ))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_1~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~146 .lut_mask = 16'hE4EE;
defparam \CPU|Mux_4|M2R[20]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \CPU|ULA|Add0~38 (
// Equation(s):
// \CPU|ULA|Add0~38_combout  = (\CPU|Reg|Registros~1800_combout  & (!\CPU|ULA|Add0~37 )) # (!\CPU|Reg|Registros~1800_combout  & ((\CPU|ULA|Add0~37 ) # (GND)))
// \CPU|ULA|Add0~39  = CARRY((!\CPU|ULA|Add0~37 ) # (!\CPU|Reg|Registros~1800_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~37 ),
	.combout(\CPU|ULA|Add0~38_combout ),
	.cout(\CPU|ULA|Add0~39 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~38 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \CPU|ULA|Add1~40 (
// Equation(s):
// \CPU|ULA|Add1~40_combout  = (\CPU|Reg|Registros~1800_combout  & ((GND) # (!\CPU|ULA|Add1~39 ))) # (!\CPU|Reg|Registros~1800_combout  & (\CPU|ULA|Add1~39  $ (GND)))
// \CPU|ULA|Add1~41  = CARRY((\CPU|Reg|Registros~1800_combout ) # (!\CPU|ULA|Add1~39 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~39 ),
	.combout(\CPU|ULA|Add1~40_combout ),
	.cout(\CPU|ULA|Add1~41 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~40 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~147 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~147_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~40_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~38_combout )))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Add0~38_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Add1~40_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~147 .lut_mask = 16'hF858;
defparam \CPU|Mux_4|M2R[20]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~148 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~148_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[20]~147_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[20]~146_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|Mux_4|M2R[20]~146_combout ),
	.datad(\CPU|Mux_4|M2R[20]~147_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~148 .lut_mask = 16'h8C40;
defparam \CPU|Mux_4|M2R[20]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~149 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~149_combout  = (\CPU|Reg|Registros~2458_combout  & (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2458_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~149 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[20]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~150 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~150_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|ULA|Mux27~21_combout ) # (\CPU|Mux_4|M2R[20]~149_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[20]~148_combout  & (!\CPU|ULA|Mux27~21_combout )))

	.dataa(\CPU|Mux_4|M2R[20]~148_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|Mux_4|M2R[20]~149_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~150 .lut_mask = 16'hCEC2;
defparam \CPU|Mux_4|M2R[20]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~145 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~145_combout  = (\CPU|Reg|Registros~1800_combout  & ((\CPU|MR2A|Saida[20]~12_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[20]~12_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1800_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[20]~12_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|MI|Mux30~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~145 .lut_mask = 16'hE863;
defparam \CPU|Mux_4|M2R[20]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~151 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~151_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[20]~150_combout  & ((\CPU|Reg|Registros~1800_combout ))) # (!\CPU|Mux_4|M2R[20]~150_combout  & (\CPU|Mux_4|M2R[20]~145_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (\CPU|Mux_4|M2R[20]~150_combout ))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Mux_4|M2R[20]~150_combout ),
	.datac(\CPU|Mux_4|M2R[20]~145_combout ),
	.datad(\CPU|Reg|Registros~1800_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~151 .lut_mask = 16'hEC64;
defparam \CPU|Mux_4|M2R[20]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \CPU|ULA|Add3~40 (
// Equation(s):
// \CPU|ULA|Add3~40_combout  = ((\CPU|Reg|Registros~1800_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ (\CPU|ULA|Add3~39 )))) # (GND)
// \CPU|ULA|Add3~41  = CARRY((\CPU|Reg|Registros~1800_combout  & ((!\CPU|ULA|Add3~39 ) # (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|Reg|Registros~1800_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Add3~39 )))

	.dataa(\CPU|Reg|Registros~1800_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~39 ),
	.combout(\CPU|ULA|Add3~40_combout ),
	.cout(\CPU|ULA|Add3~41 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~152 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~152_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a20 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|ULA|Add3~40_combout  & 
// \CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\CPU|Mux_4|M2R[22]~87_combout ),
	.datac(\CPU|ULA|Add3~40_combout ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~152 .lut_mask = 16'hB8CC;
defparam \CPU|Mux_4|M2R[20]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[20]~153 (
// Equation(s):
// \CPU|Mux_4|M2R[20]~153_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[20]~152_combout  & (\CPU|ULA|Add2~40_combout )) # (!\CPU|Mux_4|M2R[20]~152_combout  & ((\CPU|Mux_4|M2R[20]~151_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[20]~152_combout ))))

	.dataa(\CPU|ULA|Add2~40_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[20]~151_combout ),
	.datad(\CPU|Mux_4|M2R[20]~152_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[20]~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[20]~153 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[20]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \CPU|Reg|Registros~372 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~372 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1797 (
// Equation(s):
// \CPU|Reg|Registros~1797_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~372_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~116_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~372_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~116_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1797_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1797 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1798 (
// Equation(s):
// \CPU|Reg|Registros~1798_combout  = (\CPU|Reg|Registros~1797_combout  & (!\CPU|MI|Mux8~0_combout )) # (!\CPU|Reg|Registros~1797_combout  & (\CPU|MI|Mux8~0_combout  & \CPU|Reg|Registros~244_q ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1797_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~244_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1798_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1798 .lut_mask = 16'h3C0C;
defparam \CPU|Reg|Registros~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1794 (
// Equation(s):
// \CPU|Reg|Registros~1794_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~276_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~20_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~20_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~276_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1794_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1794 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1795 (
// Equation(s):
// \CPU|Reg|Registros~1795_combout  = (\CPU|Reg|Registros~1794_combout  & ((\CPU|Reg|Registros~404_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~404_q ),
	.datab(\CPU|Reg|Registros~1794_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1795_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1795 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1792 (
// Equation(s):
// \CPU|Reg|Registros~1792_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~340_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~84_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~84_q ),
	.datac(\CPU|Reg|Registros~340_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1792_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1792 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1793 (
// Equation(s):
// \CPU|Reg|Registros~1793_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1792_combout  & (\CPU|Reg|Registros~468_q )) # (!\CPU|Reg|Registros~1792_combout  & ((\CPU|Reg|Registros~212_q ))))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1792_combout ))))

	.dataa(\CPU|Reg|Registros~468_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~212_q ),
	.datad(\CPU|Reg|Registros~1792_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1793_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1793 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1796 (
// Equation(s):
// \CPU|Reg|Registros~1796_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1793_combout ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1795_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1795_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1793_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1796_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1796 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1790 (
// Equation(s):
// \CPU|Reg|Registros~1790_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~308_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~52_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~308_q ),
	.datad(\CPU|Reg|Registros~52_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1790_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1790 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1791 (
// Equation(s):
// \CPU|Reg|Registros~1791_combout  = (\CPU|Reg|Registros~1790_combout  & ((\CPU|Reg|Registros~436_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1790_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~436_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1791_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1791 .lut_mask = 16'hCC0C;
defparam \CPU|Reg|Registros~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1799 (
// Equation(s):
// \CPU|Reg|Registros~1799_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1796_combout  & (\CPU|Reg|Registros~1798_combout )) # (!\CPU|Reg|Registros~1796_combout  & ((\CPU|Reg|Registros~1791_combout ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1796_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1798_combout ),
	.datac(\CPU|Reg|Registros~1796_combout ),
	.datad(\CPU|Reg|Registros~1791_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1799_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1799 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1787 (
// Equation(s):
// \CPU|Reg|Registros~1787_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~980_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~916_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~916_q ),
	.datac(\CPU|Reg|Registros~980_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1787_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1787 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1788 (
// Equation(s):
// \CPU|Reg|Registros~1788_combout  = (\CPU|Reg|Registros~1787_combout  & ((\CPU|Reg|Registros~1012_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1787_combout  & (((\CPU|Reg|Registros~948_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1012_q ),
	.datab(\CPU|Reg|Registros~1787_combout ),
	.datac(\CPU|Reg|Registros~948_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1788_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1788 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \CPU|Reg|Registros~884 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~884 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1784 (
// Equation(s):
// \CPU|Reg|Registros~1784_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~884_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~884_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1784_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1784 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \CPU|Reg|Registros~628 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[20]~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~628 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1785 (
// Equation(s):
// \CPU|Reg|Registros~1785_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~628_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1404_combout ),
	.datac(\CPU|Reg|Registros~628_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1785_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1785 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1786 (
// Equation(s):
// \CPU|Reg|Registros~1786_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1784_combout ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~1785_combout  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1784_combout ),
	.datac(\CPU|Reg|Registros~1785_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1786_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1786 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1782 (
// Equation(s):
// \CPU|Reg|Registros~1782_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~692_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~660_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~660_q ),
	.datac(\CPU|Reg|Registros~692_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1782_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1782 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1783 (
// Equation(s):
// \CPU|Reg|Registros~1783_combout  = (\CPU|Reg|Registros~1782_combout  & ((\CPU|Reg|Registros~756_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1782_combout  & (((\CPU|Reg|Registros~724_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~756_q ),
	.datab(\CPU|Reg|Registros~1782_combout ),
	.datac(\CPU|Reg|Registros~724_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1783_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1783 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1789 (
// Equation(s):
// \CPU|Reg|Registros~1789_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1786_combout  & (\CPU|Reg|Registros~1788_combout )) # (!\CPU|Reg|Registros~1786_combout  & ((\CPU|Reg|Registros~1783_combout ))))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1786_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1788_combout ),
	.datac(\CPU|Reg|Registros~1786_combout ),
	.datad(\CPU|Reg|Registros~1783_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1789_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1789 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1800 (
// Equation(s):
// \CPU|Reg|Registros~1800_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1789_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1799_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1799_combout ),
	.datad(\CPU|Reg|Registros~1789_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1800_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1800 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \CPU|ULA|Add2~42 (
// Equation(s):
// \CPU|ULA|Add2~42_combout  = (\CPU|Reg|Registros~1819_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Add2~41  & VCC)) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Add2~41 )))) # (!\CPU|Reg|Registros~1819_combout  & 
// ((\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Add2~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Add2~41 ) # (GND)))))
// \CPU|ULA|Add2~43  = CARRY((\CPU|Reg|Registros~1819_combout  & (!\CPU|MR2A|Saida[21]~11_combout  & !\CPU|ULA|Add2~41 )) # (!\CPU|Reg|Registros~1819_combout  & ((!\CPU|ULA|Add2~41 ) # (!\CPU|MR2A|Saida[21]~11_combout ))))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~41 ),
	.combout(\CPU|ULA|Add2~42_combout ),
	.cout(\CPU|ULA|Add2~43 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~42 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \CPU|ULA|Add1~42 (
// Equation(s):
// \CPU|ULA|Add1~42_combout  = (\CPU|Reg|Registros~1819_combout  & (\CPU|ULA|Add1~41  & VCC)) # (!\CPU|Reg|Registros~1819_combout  & (!\CPU|ULA|Add1~41 ))
// \CPU|ULA|Add1~43  = CARRY((!\CPU|Reg|Registros~1819_combout  & !\CPU|ULA|Add1~41 ))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~41 ),
	.combout(\CPU|ULA|Add1~42_combout ),
	.cout(\CPU|ULA|Add1~43 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~42 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \CPU|ULA|Add0~40 (
// Equation(s):
// \CPU|ULA|Add0~40_combout  = (\CPU|Reg|Registros~1819_combout  & (\CPU|ULA|Add0~39  $ (GND))) # (!\CPU|Reg|Registros~1819_combout  & (!\CPU|ULA|Add0~39  & VCC))
// \CPU|ULA|Add0~41  = CARRY((\CPU|Reg|Registros~1819_combout  & !\CPU|ULA|Add0~39 ))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~39 ),
	.combout(\CPU|ULA|Add0~40_combout ),
	.cout(\CPU|ULA|Add0~41 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~40 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~156 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~156_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~42_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout  & \CPU|ULA|Add0~40_combout ))))

	.dataa(\CPU|ULA|Add1~42_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Add0~40_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~156 .lut_mask = 16'hBC8C;
defparam \CPU|Mux_4|M2R[21]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~6_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  & (\CPU|ULA|Mult0|auto_generated|op_2~5  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\CPU|ULA|Mult0|auto_generated|op_2~5 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\CPU|ULA|Mult0|auto_generated|op_2~5 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\CPU|ULA|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~7  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3  & !\CPU|ULA|Mult0|auto_generated|op_2~5 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~5 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~5 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~6_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~6_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\CPU|ULA|Mult0|auto_generated|op_2~6_combout  & (\CPU|ULA|Mult0|auto_generated|op_1~5  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|op_2~6_combout  & 
// (!\CPU|ULA|Mult0|auto_generated|op_1~5 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\CPU|ULA|Mult0|auto_generated|op_2~6_combout  & (!\CPU|ULA|Mult0|auto_generated|op_1~5 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~6_combout  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~7  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\CPU|ULA|Mult0|auto_generated|op_2~6_combout  & !\CPU|ULA|Mult0|auto_generated|op_1~5 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~5 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~6_combout ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~5 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~6_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~155 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~155_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout )))) # (!\CPU|MI|Mux31~1_combout  
// & (\CPU|ULA|Mult0|auto_generated|op_1~6_combout ))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_1~6_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~155 .lut_mask = 16'hEE2E;
defparam \CPU|Mux_4|M2R[21]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~157 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~157_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[21]~156_combout  $ (((\CPU|Mux_4|M2R[21]~155_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[21]~156_combout ),
	.datab(\CPU|Mux_4|M2R[21]~155_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~157 .lut_mask = 16'hA600;
defparam \CPU|Mux_4|M2R[21]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~158 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~158_combout  = (!\CPU|UC|WideOr2~0_combout  & (\CPU|Reg|Registros~2459_combout  & (\CPU|MI|Mux5~1_combout  & !\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2459_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~158 .lut_mask = 16'h0040;
defparam \CPU|Mux_4|M2R[21]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~159 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~159_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|ULA|Mux27~21_combout ) # (\CPU|Mux_4|M2R[21]~158_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[21]~157_combout  & (!\CPU|ULA|Mux27~21_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[21]~157_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|Mux_4|M2R[21]~158_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~159 .lut_mask = 16'hAEA4;
defparam \CPU|Mux_4|M2R[21]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~154 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~154_combout  = (\CPU|Reg|Registros~1819_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1819_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[21]~11_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MR2A|Saida[21]~11_combout ),
	.datad(\CPU|Reg|Registros~1819_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~154 .lut_mask = 16'hCAB1;
defparam \CPU|Mux_4|M2R[21]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~160 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~160_combout  = (\CPU|Mux_4|M2R[21]~159_combout  & (((\CPU|Reg|Registros~1819_combout )) # (!\CPU|ULA|Mux27~5_combout ))) # (!\CPU|Mux_4|M2R[21]~159_combout  & (\CPU|ULA|Mux27~5_combout  & (\CPU|Mux_4|M2R[21]~154_combout )))

	.dataa(\CPU|Mux_4|M2R[21]~159_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|Mux_4|M2R[21]~154_combout ),
	.datad(\CPU|Reg|Registros~1819_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~160 .lut_mask = 16'hEA62;
defparam \CPU|Mux_4|M2R[21]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \CPU|ULA|Add3~42 (
// Equation(s):
// \CPU|ULA|Add3~42_combout  = (\CPU|Reg|Registros~1819_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Add3~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Add3~41  & VCC)))) # (!\CPU|Reg|Registros~1819_combout  & 
// ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Add3~41 ) # (GND))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Add3~41 ))))
// \CPU|ULA|Add3~43  = CARRY((\CPU|Reg|Registros~1819_combout  & (\CPU|MR2A|Saida[21]~11_combout  & !\CPU|ULA|Add3~41 )) # (!\CPU|Reg|Registros~1819_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # (!\CPU|ULA|Add3~41 ))))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~41 ),
	.combout(\CPU|ULA|Add3~42_combout ),
	.cout(\CPU|ULA|Add3~43 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~42 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~161 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~161_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a21 ) # (!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~42_combout  & 
// (\CPU|Mux_4|M2R[22]~88_combout )))

	.dataa(\CPU|Mux_4|M2R[22]~87_combout ),
	.datab(\CPU|ULA|Add3~42_combout ),
	.datac(\CPU|Mux_4|M2R[22]~88_combout ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~161 .lut_mask = 16'hEA4A;
defparam \CPU|Mux_4|M2R[21]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[21]~162 (
// Equation(s):
// \CPU|Mux_4|M2R[21]~162_combout  = (\CPU|Mux_4|M2R[21]~161_combout  & ((\CPU|ULA|Add2~42_combout ) # ((!\CPU|Mux_4|M2R[22]~86_combout )))) # (!\CPU|Mux_4|M2R[21]~161_combout  & (((\CPU|Mux_4|M2R[21]~160_combout  & \CPU|Mux_4|M2R[22]~86_combout ))))

	.dataa(\CPU|ULA|Add2~42_combout ),
	.datab(\CPU|Mux_4|M2R[21]~160_combout ),
	.datac(\CPU|Mux_4|M2R[21]~161_combout ),
	.datad(\CPU|Mux_4|M2R[22]~86_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[21]~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[21]~162 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[21]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \CPU|Reg|Registros~85 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[21]~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~85 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1809 (
// Equation(s):
// \CPU|Reg|Registros~1809_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~341_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~85_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~85_q ),
	.datac(\CPU|Reg|Registros~341_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1809_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1809 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1810 (
// Equation(s):
// \CPU|Reg|Registros~1810_combout  = (\CPU|Reg|Registros~1809_combout  & ((\CPU|Reg|Registros~469_q ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1809_combout  & (((\CPU|Reg|Registros~213_q  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1809_combout ),
	.datab(\CPU|Reg|Registros~469_q ),
	.datac(\CPU|Reg|Registros~213_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1810_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1810 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1813 (
// Equation(s):
// \CPU|Reg|Registros~1813_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~277_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~21_q ))))

	.dataa(\CPU|Reg|Registros~21_q ),
	.datab(\CPU|Reg|Registros~277_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1813_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1813 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1814 (
// Equation(s):
// \CPU|Reg|Registros~1814_combout  = (\CPU|Reg|Registros~1813_combout  & ((\CPU|Reg|Registros~405_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~405_q ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1813_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1814_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1814 .lut_mask = 16'hA0F0;
defparam \CPU|Reg|Registros~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1811 (
// Equation(s):
// \CPU|Reg|Registros~1811_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~309_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~53_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~309_q ),
	.datad(\CPU|Reg|Registros~53_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1811_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1811 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1812 (
// Equation(s):
// \CPU|Reg|Registros~1812_combout  = (\CPU|Reg|Registros~1811_combout  & ((\CPU|Reg|Registros~437_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~437_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1811_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1812_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1812 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1815 (
// Equation(s):
// \CPU|Reg|Registros~1815_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1812_combout ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1814_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1814_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~1812_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1815_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1815 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1816 (
// Equation(s):
// \CPU|Reg|Registros~1816_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~373_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~117_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~373_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~117_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1816_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1816 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1817 (
// Equation(s):
// \CPU|Reg|Registros~1817_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~245_q  & !\CPU|Reg|Registros~1816_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1816_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~245_q ),
	.datad(\CPU|Reg|Registros~1816_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1817_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1817 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1818 (
// Equation(s):
// \CPU|Reg|Registros~1818_combout  = (\CPU|Reg|Registros~1815_combout  & (((\CPU|Reg|Registros~1817_combout ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1815_combout  & (\CPU|Reg|Registros~1810_combout  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1810_combout ),
	.datab(\CPU|Reg|Registros~1815_combout ),
	.datac(\CPU|Reg|Registros~1817_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1818_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1818 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1804 (
// Equation(s):
// \CPU|Reg|Registros~1804_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~629_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~629_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1804_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1804 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1803 (
// Equation(s):
// \CPU|Reg|Registros~1803_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~885_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~885_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1803_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1803 .lut_mask = 16'hAA0A;
defparam \CPU|Reg|Registros~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1805 (
// Equation(s):
// \CPU|Reg|Registros~1805_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1803_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1804_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1804_combout ),
	.datad(\CPU|Reg|Registros~1803_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1805_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1805 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1806 (
// Equation(s):
// \CPU|Reg|Registros~1806_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~949_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~917_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~917_q ),
	.datac(\CPU|Reg|Registros~949_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1806_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1806 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1807 (
// Equation(s):
// \CPU|Reg|Registros~1807_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1806_combout  & ((\CPU|Reg|Registros~1013_q ))) # (!\CPU|Reg|Registros~1806_combout  & (\CPU|Reg|Registros~981_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (\CPU|Reg|Registros~1806_combout ))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1806_combout ),
	.datac(\CPU|Reg|Registros~981_q ),
	.datad(\CPU|Reg|Registros~1013_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1807_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1807 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1801 (
// Equation(s):
// \CPU|Reg|Registros~1801_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~725_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~661_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~661_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~725_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1801_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1801 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1802 (
// Equation(s):
// \CPU|Reg|Registros~1802_combout  = (\CPU|Reg|Registros~1801_combout  & ((\CPU|Reg|Registros~757_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1801_combout  & (((\CPU|Reg|Registros~693_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~757_q ),
	.datab(\CPU|Reg|Registros~1801_combout ),
	.datac(\CPU|Reg|Registros~693_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1802_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1802 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1808 (
// Equation(s):
// \CPU|Reg|Registros~1808_combout  = (\CPU|Reg|Registros~1805_combout  & (((\CPU|Reg|Registros~1807_combout )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1805_combout  & (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1802_combout ))))

	.dataa(\CPU|Reg|Registros~1805_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1807_combout ),
	.datad(\CPU|Reg|Registros~1802_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1808_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1808 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1819 (
// Equation(s):
// \CPU|Reg|Registros~1819_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1808_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1818_combout ))

	.dataa(\CPU|Reg|Registros~1818_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1808_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1819_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1819 .lut_mask = 16'hFA0A;
defparam \CPU|Reg|Registros~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[297]~45_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[330]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[363]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[329]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67 .lut_mask = 16'hFB40;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[362]~67_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[363]~66_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[361]~68_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[360]~69_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[359]~70_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82 .lut_mask = 16'hFB08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[358]~71_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[357]~72_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84 .lut_mask = 16'hDC8C;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[356]~73_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85 .lut_mask = 16'hCCAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[355]~74_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[354]~75_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[353]~76_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88 .lut_mask = 16'hCCAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[352]~77_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89 .lut_mask = 16'hF0B8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\CPU|Reg|Registros~1781_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout  & (((\CPU|Reg|Registros~1781_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[396]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datac(\CPU|Reg|Registros~1781_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\CPU|Reg|Registros~1762_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1762_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1762_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1762_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[395]~79_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[396]~78_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[394]~80_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[393]~81_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[392]~82_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[391]~83_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[390]~84_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97 .lut_mask = 16'hF0D8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[389]~85_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98 .lut_mask = 16'hF0B8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[388]~86_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[387]~87_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[386]~88_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101 .lut_mask = 16'hFD08;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[385]~89_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102 .lut_mask = 16'hAEA2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[384]~90_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\CPU|Reg|Registros~1762_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout  & (\CPU|Reg|Registros~1762_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|Reg|Registros~1762_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104 .lut_mask = 16'hCCE4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1743_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1743_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1743_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1743_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[428]~92_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[427]~93_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[426]~94_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[425]~95_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[424]~96_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[423]~97_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[422]~98_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[421]~99_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[420]~100_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[419]~101_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[418]~102_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[417]~103_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[416]~104_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (((\CPU|Reg|Registros~1743_combout )))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|Reg|Registros~1743_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1743_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout  = (\CPU|Reg|Registros~1724_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1724_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1724_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[461]~106_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[460]~107_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[459]~108_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[458]~109_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[457]~110_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[456]~111_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[455]~112_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[454]~113_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[453]~114_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[452]~115_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[451]~116_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[450]~117_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[449]~118_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[448]~119_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & (((\CPU|Reg|Registros~1724_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\CPU|Reg|Registros~1724_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1724_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1705_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1705_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1705_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1705_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~101 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~101_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout )))) # (!\CPU|MI|Mux31~1_combout  
// & (((\CPU|ULA|Mult0|auto_generated|w513w [15]))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|w513w [15]),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~101 .lut_mask = 16'hEEF0;
defparam \CPU|Mux_4|M2R[15]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~102 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~102_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~30_combout ) # (!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~28_combout  & ((\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add0~28_combout ),
	.datab(\CPU|ULA|Add1~30_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~102 .lut_mask = 16'hCAF0;
defparam \CPU|Mux_4|M2R[15]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~103 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~103_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[15]~102_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[15]~101_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|Mux_4|M2R[15]~101_combout ),
	.datad(\CPU|Mux_4|M2R[15]~102_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~103 .lut_mask = 16'h8C40;
defparam \CPU|Mux_4|M2R[15]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~105 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~105_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[15]~104_combout )) # (!\CPU|ULA|Mux27~4_combout  & 
// ((\CPU|Mux_4|M2R[15]~103_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[15]~104_combout ),
	.datac(\CPU|Mux_4|M2R[15]~103_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~105 .lut_mask = 16'hEE50;
defparam \CPU|Mux_4|M2R[15]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~100 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~100_combout  = (\CPU|Reg|Registros~1705_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1705_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[15]~17_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|MR2A|Saida[15]~17_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~100 .lut_mask = 16'hD9A1;
defparam \CPU|Mux_4|M2R[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~106 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~106_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[15]~105_combout  & (\CPU|Reg|Registros~1705_combout )) # (!\CPU|Mux_4|M2R[15]~105_combout  & ((\CPU|Mux_4|M2R[15]~100_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[15]~105_combout ))))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|Mux_4|M2R[15]~105_combout ),
	.datad(\CPU|Mux_4|M2R[15]~100_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~106 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \CPU|ULA|Add2~28 (
// Equation(s):
// \CPU|ULA|Add2~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|Reg|Registros~1686_combout  $ (!\CPU|ULA|Add2~27 )))) # (GND)
// \CPU|ULA|Add2~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|Reg|Registros~1686_combout ) # (!\CPU|ULA|Add2~27 ))) # (!\CPU|MR2A|Saida[14]~18_combout  & (\CPU|Reg|Registros~1686_combout  & !\CPU|ULA|Add2~27 )))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|Reg|Registros~1686_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~27 ),
	.combout(\CPU|ULA|Add2~28_combout ),
	.cout(\CPU|ULA|Add2~29 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~28 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \CPU|ULA|Add2~30 (
// Equation(s):
// \CPU|ULA|Add2~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|Reg|Registros~1705_combout  & (\CPU|ULA|Add2~29  & VCC)) # (!\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add2~29 )))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// ((\CPU|Reg|Registros~1705_combout  & (!\CPU|ULA|Add2~29 )) # (!\CPU|Reg|Registros~1705_combout  & ((\CPU|ULA|Add2~29 ) # (GND)))))
// \CPU|ULA|Add2~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|Reg|Registros~1705_combout  & !\CPU|ULA|Add2~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Add2~29 ) # (!\CPU|Reg|Registros~1705_combout ))))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|Reg|Registros~1705_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~29 ),
	.combout(\CPU|ULA|Add2~30_combout ),
	.cout(\CPU|ULA|Add2~31 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~30 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~107 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~107_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a15 )) # (!\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|ULA|Add3~30_combout ))))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\CPU|Mux_4|M2R[22]~88_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|ULA|Add3~30_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~107 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[15]~108 (
// Equation(s):
// \CPU|Mux_4|M2R[15]~108_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[15]~107_combout  & ((\CPU|ULA|Add2~30_combout ))) # (!\CPU|Mux_4|M2R[15]~107_combout  & (\CPU|Mux_4|M2R[15]~106_combout )))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[15]~107_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|Mux_4|M2R[15]~106_combout ),
	.datac(\CPU|ULA|Add2~30_combout ),
	.datad(\CPU|Mux_4|M2R[15]~107_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[15]~108 .lut_mask = 16'hF588;
defparam \CPU|Mux_4|M2R[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \CPU|Reg|Registros~943 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[15]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~943 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2249 (
// Equation(s):
// \CPU|Reg|Registros~2249_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~975_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~911_q ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~911_q ),
	.datad(\CPU|Reg|Registros~975_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2249 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2250 (
// Equation(s):
// \CPU|Reg|Registros~2250_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2249_combout  & ((\CPU|Reg|Registros~1007_q ))) # (!\CPU|Reg|Registros~2249_combout  & (\CPU|Reg|Registros~943_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2249_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~943_q ),
	.datac(\CPU|Reg|Registros~1007_q ),
	.datad(\CPU|Reg|Registros~2249_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2250 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2245 (
// Equation(s):
// \CPU|Reg|Registros~2245_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~687_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~655_q )))))

	.dataa(\CPU|Reg|Registros~687_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~655_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2245 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2246 (
// Equation(s):
// \CPU|Reg|Registros~2246_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2245_combout  & ((\CPU|Reg|Registros~751_q ))) # (!\CPU|Reg|Registros~2245_combout  & (\CPU|Reg|Registros~719_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2245_combout ))))

	.dataa(\CPU|Reg|Registros~719_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~751_q ),
	.datad(\CPU|Reg|Registros~2245_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2246 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2247 (
// Equation(s):
// \CPU|Reg|Registros~2247_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~623_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~623_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2247 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2248 (
// Equation(s):
// \CPU|Reg|Registros~2248_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~2246_combout )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2247_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2246_combout ),
	.datad(\CPU|Reg|Registros~2247_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2248 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2244 (
// Equation(s):
// \CPU|Reg|Registros~2244_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~879_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~879_q ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2244 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2251 (
// Equation(s):
// \CPU|Reg|Registros~2251_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2248_combout  & (\CPU|Reg|Registros~2250_combout )) # (!\CPU|Reg|Registros~2248_combout  & ((\CPU|Reg|Registros~2244_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2248_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2250_combout ),
	.datac(\CPU|Reg|Registros~2248_combout ),
	.datad(\CPU|Reg|Registros~2244_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2251 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2470 (
// Equation(s):
// \CPU|Reg|Registros~2470_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2251_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2261_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2251_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2261_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2470 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~134 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~134_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a18 )) # (!\CPU|Mux_4|M2R[22]~88_combout ))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|Mux_4|M2R[22]~88_combout  & 
// ((\CPU|ULA|Add3~36_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~87_combout ),
	.datab(\CPU|Mux_4|M2R[22]~88_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\CPU|ULA|Add3~36_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~134 .lut_mask = 16'hE6A2;
defparam \CPU|Mux_4|M2R[18]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~127 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~127_combout  = (\CPU|Reg|Registros~1762_combout  & ((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1762_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[18]~14_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|Reg|Registros~1762_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~127 .lut_mask = 16'hDA83;
defparam \CPU|Mux_4|M2R[18]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~129 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~129_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~36_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~34_combout )))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add0~34_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add1~36_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~129 .lut_mask = 16'hF388;
defparam \CPU|Mux_4|M2R[18]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~128 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~128_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ))) # (!\CPU|MI|Mux31~1_combout  
// & (((\CPU|ULA|Mult0|auto_generated|op_1~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[429]~3_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_1~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~128 .lut_mask = 16'hF5CC;
defparam \CPU|Mux_4|M2R[18]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~130 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~130_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[18]~129_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[18]~128_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|Mux_4|M2R[18]~129_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[18]~128_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~130 .lut_mask = 16'h90C0;
defparam \CPU|Mux_4|M2R[18]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~131 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~131_combout  = (\CPU|MI|Mux5~1_combout  & (!\CPU|MI|Mux2~1_combout  & (\CPU|Reg|Registros~2456_combout  & !\CPU|UC|WideOr2~0_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|Reg|Registros~2456_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~131 .lut_mask = 16'h0020;
defparam \CPU|Mux_4|M2R[18]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~132 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~132_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[18]~131_combout ))) # (!\CPU|ULA|Mux27~4_combout  & 
// (\CPU|Mux_4|M2R[18]~130_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[18]~130_combout ),
	.datac(\CPU|ULA|Mux27~4_combout ),
	.datad(\CPU|Mux_4|M2R[18]~131_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~132 .lut_mask = 16'hF4A4;
defparam \CPU|Mux_4|M2R[18]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~133 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~133_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[18]~132_combout  & ((\CPU|Reg|Registros~1762_combout ))) # (!\CPU|Mux_4|M2R[18]~132_combout  & (\CPU|Mux_4|M2R[18]~127_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[18]~132_combout ))))

	.dataa(\CPU|Mux_4|M2R[18]~127_combout ),
	.datab(\CPU|Reg|Registros~1762_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[18]~132_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~133 .lut_mask = 16'hCFA0;
defparam \CPU|Mux_4|M2R[18]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[18]~135 (
// Equation(s):
// \CPU|Mux_4|M2R[18]~135_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[18]~134_combout  & (\CPU|ULA|Add2~36_combout )) # (!\CPU|Mux_4|M2R[18]~134_combout  & ((\CPU|Mux_4|M2R[18]~133_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[18]~134_combout ))))

	.dataa(\CPU|ULA|Add2~36_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[18]~134_combout ),
	.datad(\CPU|Mux_4|M2R[18]~133_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[18]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[18]~135 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[18]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \CPU|Reg|Registros~978 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[18]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~978 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2198 (
// Equation(s):
// \CPU|Reg|Registros~2198_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~946_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~914_q )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~946_q ),
	.datac(\CPU|Reg|Registros~914_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2198 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2199 (
// Equation(s):
// \CPU|Reg|Registros~2199_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2198_combout  & ((\CPU|Reg|Registros~1010_q ))) # (!\CPU|Reg|Registros~2198_combout  & (\CPU|Reg|Registros~978_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2198_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~978_q ),
	.datac(\CPU|Reg|Registros~1010_q ),
	.datad(\CPU|Reg|Registros~2198_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2199 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2196 (
// Equation(s):
// \CPU|Reg|Registros~2196_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~722_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~658_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~722_q ),
	.datac(\CPU|Reg|Registros~658_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2196 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2197 (
// Equation(s):
// \CPU|Reg|Registros~2197_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2196_combout  & ((\CPU|Reg|Registros~754_q ))) # (!\CPU|Reg|Registros~2196_combout  & (\CPU|Reg|Registros~690_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2196_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~690_q ),
	.datac(\CPU|Reg|Registros~754_q ),
	.datad(\CPU|Reg|Registros~2196_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2197 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2200 (
// Equation(s):
// \CPU|Reg|Registros~2200_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2199_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2197_combout ))))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2199_combout ),
	.datad(\CPU|Reg|Registros~2197_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2200 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2456 (
// Equation(s):
// \CPU|Reg|Registros~2456_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2200_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2210_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~2200_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2210_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2456 .lut_mask = 16'hCFC0;
defparam \CPU|Reg|Registros~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout  = (!\CPU|Reg|Registros~2461_combout  & (!\CPU|Reg|Registros~2460_combout  & (!\CPU|Reg|Registros~2463_combout  & !\CPU|Reg|Registros~2462_combout )))

	.dataa(\CPU|Reg|Registros~2461_combout ),
	.datab(\CPU|Reg|Registros~2460_combout ),
	.datac(\CPU|Reg|Registros~2463_combout ),
	.datad(\CPU|Reg|Registros~2462_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0 .lut_mask = 16'h0001;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout  & (!\CPU|Reg|Registros~2464_combout  & (!\CPU|Reg|Registros~2465_combout  & !\CPU|Reg|Registros~2466_combout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ),
	.datab(\CPU|Reg|Registros~2464_combout ),
	.datac(\CPU|Reg|Registros~2465_combout ),
	.datad(\CPU|Reg|Registros~2466_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1 .lut_mask = 16'h0002;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout  = (!\CPU|Reg|Registros~2469_combout  & (!\CPU|Reg|Registros~2468_combout  & (!\CPU|Reg|Registros~2467_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout )))

	.dataa(\CPU|Reg|Registros~2469_combout ),
	.datab(\CPU|Reg|Registros~2468_combout ),
	.datac(\CPU|Reg|Registros~2467_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2 .lut_mask = 16'h0100;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[594] (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel [594] = (\CPU|Reg|Registros~2459_combout ) # ((\CPU|Reg|Registros~2458_combout ) # ((\CPU|Reg|Registros~2457_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout )))

	.dataa(\CPU|Reg|Registros~2459_combout ),
	.datab(\CPU|Reg|Registros~2458_combout ),
	.datac(\CPU|Reg|Registros~2457_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[594] .lut_mask = 16'hFEFF;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[594] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout  = (!\CPU|Reg|Registros~2454_combout  & (!\CPU|Reg|Registros~2455_combout  & (!\CPU|Reg|Registros~2456_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|sel [594])))

	.dataa(\CPU|Reg|Registros~2454_combout ),
	.datab(\CPU|Reg|Registros~2455_combout ),
	.datac(\CPU|Reg|Registros~2456_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2 .lut_mask = 16'h0001;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2470_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~2_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2470_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3 .lut_mask = 16'h5511;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[429]~91_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[462]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~110 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~110_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout )))) # (!\CPU|MI|Mux31~1_combout  
// & (((\CPU|ULA|Mult0|auto_generated|w513w [16]))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[495]~16_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|w513w [16]),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~110 .lut_mask = 16'hFBC8;
defparam \CPU|Mux_4|M2R[16]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~111 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~111_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~32_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~30_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add1~32_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~30_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~111 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[16]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~112 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~112_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[16]~111_combout  $ (((\CPU|Mux_4|M2R[16]~110_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[16]~110_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[16]~111_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~112 .lut_mask = 16'hD020;
defparam \CPU|Mux_4|M2R[16]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~114 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~114_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[16]~113_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[16]~112_combout  & !\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|Mux_4|M2R[16]~113_combout ),
	.datab(\CPU|Mux_4|M2R[16]~112_combout ),
	.datac(\CPU|ULA|Mux27~4_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~114 .lut_mask = 16'hF0AC;
defparam \CPU|Mux_4|M2R[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~115 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~115_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[16]~114_combout  & (\CPU|Reg|Registros~1724_combout )) # (!\CPU|Mux_4|M2R[16]~114_combout  & ((\CPU|Mux_4|M2R[16]~109_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[16]~114_combout ))))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|Mux_4|M2R[16]~109_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[16]~114_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~115 .lut_mask = 16'hAFC0;
defparam \CPU|Mux_4|M2R[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~116 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~116_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a16 )) # (!\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|ULA|Add3~32_combout ))))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\CPU|Mux_4|M2R[22]~88_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|ULA|Add3~32_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~116 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[16]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \CPU|ULA|Add2~32 (
// Equation(s):
// \CPU|ULA|Add2~32_combout  = ((\CPU|Reg|Registros~1724_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ (!\CPU|ULA|Add2~31 )))) # (GND)
// \CPU|ULA|Add2~33  = CARRY((\CPU|Reg|Registros~1724_combout  & ((\CPU|MR2A|Saida[16]~16_combout ) # (!\CPU|ULA|Add2~31 ))) # (!\CPU|Reg|Registros~1724_combout  & (\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Add2~31 )))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~31 ),
	.combout(\CPU|ULA|Add2~32_combout ),
	.cout(\CPU|ULA|Add2~33 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~32 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[16]~117 (
// Equation(s):
// \CPU|Mux_4|M2R[16]~117_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[16]~116_combout  & ((\CPU|ULA|Add2~32_combout ))) # (!\CPU|Mux_4|M2R[16]~116_combout  & (\CPU|Mux_4|M2R[16]~115_combout )))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[16]~116_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|Mux_4|M2R[16]~115_combout ),
	.datac(\CPU|Mux_4|M2R[16]~116_combout ),
	.datad(\CPU|ULA|Add2~32_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[16]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[16]~117 .lut_mask = 16'hF858;
defparam \CPU|Mux_4|M2R[16]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \CPU|Reg|Registros~432 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~432 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1714 (
// Equation(s):
// \CPU|Reg|Registros~1714_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~304_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~48_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~48_q ),
	.datac(\CPU|Reg|Registros~304_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1714_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1714 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1715 (
// Equation(s):
// \CPU|Reg|Registros~1715_combout  = (\CPU|Reg|Registros~1714_combout  & ((\CPU|Reg|Registros~432_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~432_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1714_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1715_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1715 .lut_mask = 16'hBB00;
defparam \CPU|Reg|Registros~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1721 (
// Equation(s):
// \CPU|Reg|Registros~1721_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~368_q ) # ((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~112_q  & !\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~368_q ),
	.datac(\CPU|Reg|Registros~112_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1721_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1721 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1722 (
// Equation(s):
// \CPU|Reg|Registros~1722_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~240_q  & !\CPU|Reg|Registros~1721_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1721_combout )))

	.dataa(\CPU|Reg|Registros~240_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1721_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1722_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1722 .lut_mask = 16'h3388;
defparam \CPU|Reg|Registros~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1718 (
// Equation(s):
// \CPU|Reg|Registros~1718_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~272_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~16_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~272_q ),
	.datad(\CPU|Reg|Registros~16_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1718_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1718 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1719 (
// Equation(s):
// \CPU|Reg|Registros~1719_combout  = (\CPU|Reg|Registros~1718_combout  & ((\CPU|Reg|Registros~400_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~400_q ),
	.datab(\CPU|Reg|Registros~1718_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1719_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1719 .lut_mask = 16'h8C8C;
defparam \CPU|Reg|Registros~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1716 (
// Equation(s):
// \CPU|Reg|Registros~1716_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~208_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~80_q ))))

	.dataa(\CPU|Reg|Registros~80_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~208_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1716_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1716 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1717 (
// Equation(s):
// \CPU|Reg|Registros~1717_combout  = (\CPU|Reg|Registros~1716_combout  & (((\CPU|Reg|Registros~464_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1716_combout  & (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~336_q )))

	.dataa(\CPU|Reg|Registros~1716_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~336_q ),
	.datad(\CPU|Reg|Registros~464_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1717_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1717 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1720 (
// Equation(s):
// \CPU|Reg|Registros~1720_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1717_combout ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1719_combout 
// ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1719_combout ),
	.datac(\CPU|Reg|Registros~1717_combout ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1720_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1720 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1723 (
// Equation(s):
// \CPU|Reg|Registros~1723_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1720_combout  & ((\CPU|Reg|Registros~1722_combout ))) # (!\CPU|Reg|Registros~1720_combout  & (\CPU|Reg|Registros~1715_combout )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1720_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1715_combout ),
	.datac(\CPU|Reg|Registros~1722_combout ),
	.datad(\CPU|Reg|Registros~1720_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1723_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1723 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N13
dffeas \CPU|Reg|Registros~624 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~624 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1709 (
// Equation(s):
// \CPU|Reg|Registros~1709_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~624_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1404_combout ),
	.datac(\CPU|Reg|Registros~624_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1709_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1709 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1707 (
// Equation(s):
// \CPU|Reg|Registros~1707_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~688_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~656_q ))))

	.dataa(\CPU|Reg|Registros~656_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~688_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1707_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1707 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1708 (
// Equation(s):
// \CPU|Reg|Registros~1708_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1707_combout  & (\CPU|Reg|Registros~752_q )) # (!\CPU|Reg|Registros~1707_combout  & ((\CPU|Reg|Registros~720_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1707_combout ))))

	.dataa(\CPU|Reg|Registros~752_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~720_q ),
	.datad(\CPU|Reg|Registros~1707_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1708_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1708 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1710 (
// Equation(s):
// \CPU|Reg|Registros~1710_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|Reg|Registros~1708_combout ) # (\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1709_combout  & ((!\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1709_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1708_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1710_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1710 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1711 (
// Equation(s):
// \CPU|Reg|Registros~1711_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~976_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~912_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~976_q ),
	.datad(\CPU|Reg|Registros~912_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1711_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1711 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1712 (
// Equation(s):
// \CPU|Reg|Registros~1712_combout  = (\CPU|Reg|Registros~1711_combout  & ((\CPU|Reg|Registros~1008_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1711_combout  & (((\CPU|Reg|Registros~944_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1008_q ),
	.datab(\CPU|Reg|Registros~944_q ),
	.datac(\CPU|Reg|Registros~1711_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1712_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1712 .lut_mask = 16'hACF0;
defparam \CPU|Reg|Registros~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \CPU|Reg|Registros~880 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[16]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~880 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1706 (
// Equation(s):
// \CPU|Reg|Registros~1706_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~880_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~880_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1706_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1706 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1713 (
// Equation(s):
// \CPU|Reg|Registros~1713_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1710_combout  & (\CPU|Reg|Registros~1712_combout )) # (!\CPU|Reg|Registros~1710_combout  & ((\CPU|Reg|Registros~1706_combout ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1710_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1710_combout ),
	.datac(\CPU|Reg|Registros~1712_combout ),
	.datad(\CPU|Reg|Registros~1706_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1713_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1713 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1724 (
// Equation(s):
// \CPU|Reg|Registros~1724_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1713_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1723_combout ))

	.dataa(\CPU|Reg|Registros~1723_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1713_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1724_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1724 .lut_mask = 16'hEE22;
defparam \CPU|Reg|Registros~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~118 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~118_combout  = (\CPU|Reg|Registros~1743_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1743_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[17]~15_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|Reg|Registros~1743_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~118 .lut_mask = 16'hD8A3;
defparam \CPU|Mux_4|M2R[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~122 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~122_combout  = (!\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux5~1_combout  & (\CPU|Reg|Registros~2455_combout  & !\CPU|UC|WideOr2~0_combout )))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|Reg|Registros~2455_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~122 .lut_mask = 16'h0040;
defparam \CPU|Mux_4|M2R[17]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~119 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~119_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [17]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [17]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[462]~3_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~119 .lut_mask = 16'hFCAA;
defparam \CPU|Mux_4|M2R[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~120 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~120_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~34_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~32_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add1~34_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~32_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~120 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[17]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~121 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~121_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[17]~120_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[17]~119_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|Mux_4|M2R[17]~119_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[17]~120_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~121 .lut_mask = 16'hB040;
defparam \CPU|Mux_4|M2R[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~123 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~123_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[17]~122_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[17]~121_combout  & !\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[17]~122_combout ),
	.datac(\CPU|Mux_4|M2R[17]~121_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~123 .lut_mask = 16'hAAD8;
defparam \CPU|Mux_4|M2R[17]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~124 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~124_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[17]~123_combout  & (\CPU|Reg|Registros~1743_combout )) # (!\CPU|Mux_4|M2R[17]~123_combout  & ((\CPU|Mux_4|M2R[17]~118_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[17]~123_combout ))))

	.dataa(\CPU|Reg|Registros~1743_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|Mux_4|M2R[17]~118_combout ),
	.datad(\CPU|Mux_4|M2R[17]~123_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~124 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[17]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~125 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~125_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a17 ) # (!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~34_combout  & 
// ((\CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|ULA|Add3~34_combout ),
	.datab(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~125 .lut_mask = 16'hCAF0;
defparam \CPU|Mux_4|M2R[17]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[17]~126 (
// Equation(s):
// \CPU|Mux_4|M2R[17]~126_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[17]~125_combout  & (\CPU|ULA|Add2~34_combout )) # (!\CPU|Mux_4|M2R[17]~125_combout  & ((\CPU|Mux_4|M2R[17]~124_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[17]~125_combout ))))

	.dataa(\CPU|ULA|Add2~34_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[17]~124_combout ),
	.datad(\CPU|Mux_4|M2R[17]~125_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[17]~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[17]~126 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[17]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \CPU|Reg|Registros~241feeder (
// Equation(s):
// \CPU|Reg|Registros~241feeder_combout  = \CPU|Mux_4|M2R[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~241feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \CPU|Reg|Registros~241 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~241 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2226 (
// Equation(s):
// \CPU|Reg|Registros~2226_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~369_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~113_q )))))

	.dataa(\CPU|Reg|Registros~369_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~113_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2226 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2227 (
// Equation(s):
// \CPU|Reg|Registros~2227_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~241_q  & !\CPU|Reg|Registros~2226_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2226_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~241_q ),
	.datad(\CPU|Reg|Registros~2226_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2227 .lut_mask = 16'h55A0;
defparam \CPU|Reg|Registros~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2219 (
// Equation(s):
// \CPU|Reg|Registros~2219_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~305_q )))) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~49_q )))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~49_q ),
	.datad(\CPU|Reg|Registros~305_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2219 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2220 (
// Equation(s):
// \CPU|Reg|Registros~2220_combout  = (\CPU|Reg|Registros~2219_combout  & ((\CPU|Reg|Registros~433_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~433_q ),
	.datad(\CPU|Reg|Registros~2219_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2220 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2221 (
// Equation(s):
// \CPU|Reg|Registros~2221_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~209_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~81_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~209_q ),
	.datac(\CPU|Reg|Registros~81_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2221 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2222 (
// Equation(s):
// \CPU|Reg|Registros~2222_combout  = (\CPU|Reg|Registros~2221_combout  & (((\CPU|Reg|Registros~465_q ) # (!\CPU|MI|Mux12~1_combout )))) # (!\CPU|Reg|Registros~2221_combout  & (\CPU|Reg|Registros~337_q  & ((\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~2221_combout ),
	.datab(\CPU|Reg|Registros~337_q ),
	.datac(\CPU|Reg|Registros~465_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2222 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2223 (
// Equation(s):
// \CPU|Reg|Registros~2223_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux13~1_combout )) # (!\CPU|MI|Mux12~1_combout  & (!\CPU|MI|Mux13~1_combout  & \CPU|Reg|Registros~17_q ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~17_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2223 .lut_mask = 16'hA5A0;
defparam \CPU|Reg|Registros~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2224 (
// Equation(s):
// \CPU|Reg|Registros~2224_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2223_combout  & ((\CPU|Reg|Registros~401_q ))) # (!\CPU|Reg|Registros~2223_combout  & (\CPU|Reg|Registros~273_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2223_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~273_q ),
	.datac(\CPU|Reg|Registros~401_q ),
	.datad(\CPU|Reg|Registros~2223_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2224 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2225 (
// Equation(s):
// \CPU|Reg|Registros~2225_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2222_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2224_combout 
// )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2222_combout ),
	.datad(\CPU|Reg|Registros~2224_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2225 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2228 (
// Equation(s):
// \CPU|Reg|Registros~2228_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2225_combout  & (\CPU|Reg|Registros~2227_combout )) # (!\CPU|Reg|Registros~2225_combout  & ((\CPU|Reg|Registros~2220_combout ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2225_combout ))))

	.dataa(\CPU|Reg|Registros~2227_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2220_combout ),
	.datad(\CPU|Reg|Registros~2225_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2228 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2455 (
// Equation(s):
// \CPU|Reg|Registros~2455_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2218_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2228_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2228_combout ),
	.datad(\CPU|Reg|Registros~2218_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2455 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2455_combout ) # ((\CPU|Reg|Registros~2456_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2455_combout ),
	.datac(\CPU|Reg|Registros~2456_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17 .lut_mask = 16'h5554;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[495]~120_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[494]~121_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[493]~122_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[492]~123_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[491]~124_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[490]~125_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[489]~126_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[488]~127_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[487]~128_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[486]~129_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[485]~130_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[484]~131_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[483]~132_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[482]~133_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[481]~134_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[480]~135_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout  & (\CPU|Reg|Registros~1705_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout 
//  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\CPU|Reg|Registros~1705_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout )))))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[528]~17_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1686_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1686_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1686_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1686_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2456_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|sel [594])))

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2456_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18 .lut_mask = 16'h3330;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~92 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~92_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|w513w [14]))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|w513w [14]),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~92 .lut_mask = 16'hEEF0;
defparam \CPU|Mux_4|M2R[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~93 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~93_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~28_combout )) # (!\CPU|MI|Mux29~2_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|MI|Mux29~2_combout  & (\CPU|ULA|Add0~26_combout )))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~26_combout ),
	.datad(\CPU|ULA|Add1~28_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~93 .lut_mask = 16'hEA62;
defparam \CPU|Mux_4|M2R[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~94 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~94_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[14]~93_combout  $ (((\CPU|Mux_4|M2R[14]~92_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[14]~92_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[14]~93_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~94 .lut_mask = 16'hD020;
defparam \CPU|Mux_4|M2R[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~96 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~96_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[14]~95_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[14]~94_combout  & !\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[14]~95_combout ),
	.datac(\CPU|Mux_4|M2R[14]~94_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~96 .lut_mask = 16'hAAD8;
defparam \CPU|Mux_4|M2R[14]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~91 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~91_combout  = (\CPU|Reg|Registros~1686_combout  & ((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1686_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux30~1_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MR2A|Saida[14]~18_combout ),
	.datad(\CPU|Reg|Registros~1686_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~91 .lut_mask = 16'hACD1;
defparam \CPU|Mux_4|M2R[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~97 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~97_combout  = (\CPU|Mux_4|M2R[14]~96_combout  & ((\CPU|Reg|Registros~1686_combout ) # ((!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[14]~96_combout  & (((\CPU|ULA|Mux27~5_combout  & \CPU|Mux_4|M2R[14]~91_combout ))))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(\CPU|Mux_4|M2R[14]~96_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[14]~91_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~97 .lut_mask = 16'hBC8C;
defparam \CPU|Mux_4|M2R[14]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~98 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~98_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a14 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|Mux_4|M2R[22]~88_combout  & 
// \CPU|ULA|Add3~28_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\CPU|Mux_4|M2R[22]~87_combout ),
	.datac(\CPU|Mux_4|M2R[22]~88_combout ),
	.datad(\CPU|ULA|Add3~28_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~98 .lut_mask = 16'hBC8C;
defparam \CPU|Mux_4|M2R[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[14]~99 (
// Equation(s):
// \CPU|Mux_4|M2R[14]~99_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[14]~98_combout  & ((\CPU|ULA|Add2~28_combout ))) # (!\CPU|Mux_4|M2R[14]~98_combout  & (\CPU|Mux_4|M2R[14]~97_combout )))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[14]~98_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|Mux_4|M2R[14]~97_combout ),
	.datac(\CPU|ULA|Add2~28_combout ),
	.datad(\CPU|Mux_4|M2R[14]~98_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[14]~99 .lut_mask = 16'hF588;
defparam \CPU|Mux_4|M2R[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \CPU|Reg|Registros~654 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[14]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~654 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2262 (
// Equation(s):
// \CPU|Reg|Registros~2262_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~718_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~654_q ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~654_q ),
	.datad(\CPU|Reg|Registros~718_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2262 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2263 (
// Equation(s):
// \CPU|Reg|Registros~2263_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2262_combout  & (\CPU|Reg|Registros~750_q )) # (!\CPU|Reg|Registros~2262_combout  & ((\CPU|Reg|Registros~686_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2262_combout ))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2262_combout ),
	.datac(\CPU|Reg|Registros~750_q ),
	.datad(\CPU|Reg|Registros~686_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2263 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2264 (
// Equation(s):
// \CPU|Reg|Registros~2264_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~942_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~910_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~942_q ),
	.datac(\CPU|Reg|Registros~910_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2264 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2265 (
// Equation(s):
// \CPU|Reg|Registros~2265_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2264_combout  & ((\CPU|Reg|Registros~1006_q ))) # (!\CPU|Reg|Registros~2264_combout  & (\CPU|Reg|Registros~974_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2264_combout ))))

	.dataa(\CPU|Reg|Registros~974_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1006_q ),
	.datad(\CPU|Reg|Registros~2264_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2265 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2266 (
// Equation(s):
// \CPU|Reg|Registros~2266_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2265_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2263_combout )))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2507_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|Reg|Registros~2263_combout ),
	.datad(\CPU|Reg|Registros~2265_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2266 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2267 (
// Equation(s):
// \CPU|Reg|Registros~2267_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~334_q ) # (\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~78_q  & ((!\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~78_q ),
	.datac(\CPU|Reg|Registros~334_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2267 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2268 (
// Equation(s):
// \CPU|Reg|Registros~2268_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2267_combout  & ((\CPU|Reg|Registros~462_q ))) # (!\CPU|Reg|Registros~2267_combout  & (\CPU|Reg|Registros~206_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2267_combout ))))

	.dataa(\CPU|Reg|Registros~206_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~462_q ),
	.datad(\CPU|Reg|Registros~2267_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2268 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2274 (
// Equation(s):
// \CPU|Reg|Registros~2274_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~366_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~110_q )))))

	.dataa(\CPU|Reg|Registros~366_q ),
	.datab(\CPU|Reg|Registros~110_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2274 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2275 (
// Equation(s):
// \CPU|Reg|Registros~2275_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~238_q  & !\CPU|Reg|Registros~2274_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2274_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~238_q ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2274_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2275 .lut_mask = 16'h0FC0;
defparam \CPU|Reg|Registros~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2271 (
// Equation(s):
// \CPU|Reg|Registros~2271_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~270_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~14_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~270_q ),
	.datac(\CPU|Reg|Registros~14_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2271 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2272 (
// Equation(s):
// \CPU|Reg|Registros~2272_combout  = (\CPU|Reg|Registros~2271_combout  & ((\CPU|Reg|Registros~398_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~398_q ),
	.datad(\CPU|Reg|Registros~2271_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2272 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2269 (
// Equation(s):
// \CPU|Reg|Registros~2269_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~302_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~46_q )))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~302_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~46_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2269 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2270 (
// Equation(s):
// \CPU|Reg|Registros~2270_combout  = (\CPU|Reg|Registros~2269_combout  & ((\CPU|Reg|Registros~430_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~430_q ),
	.datad(\CPU|Reg|Registros~2269_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2270 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2273 (
// Equation(s):
// \CPU|Reg|Registros~2273_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~2270_combout )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2272_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2272_combout ),
	.datad(\CPU|Reg|Registros~2270_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2273 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2276 (
// Equation(s):
// \CPU|Reg|Registros~2276_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2273_combout  & ((\CPU|Reg|Registros~2275_combout ))) # (!\CPU|Reg|Registros~2273_combout  & (\CPU|Reg|Registros~2268_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2273_combout ))))

	.dataa(\CPU|Reg|Registros~2268_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~2275_combout ),
	.datad(\CPU|Reg|Registros~2273_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2276 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2277 (
// Equation(s):
// \CPU|Reg|Registros~2277_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2266_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2276_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2266_combout ),
	.datad(\CPU|Reg|Registros~2276_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2277 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~89 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~89_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a13 ))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~26_combout )))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|ULA|Add3~26_combout ),
	.datab(\CPU|Mux_4|M2R[22]~88_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~89 .lut_mask = 16'hF838;
defparam \CPU|Mux_4|M2R[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~81 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~81_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~26_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~24_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (\CPU|MI|Mux31~1_combout ))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~26_combout ),
	.datad(\CPU|ULA|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~81 .lut_mask = 16'hE6C4;
defparam \CPU|Mux_4|M2R[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  = (!\CPU|UC|WideOr2~0_combout  & \CPU|ULA|Div0|auto_generated|divider|divider|sel [594])

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel [594]),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4 .lut_mask = 16'h3300;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[528]~136_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[527]~137_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[526]~138_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[525]~139_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[524]~140_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[523]~141_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[522]~142_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[521]~143_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[520]~144_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[519]~145_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[518]~146_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[517]~147_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[516]~148_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[515]~149_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[514]~150_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[513]~151_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[512]~152_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & (((\CPU|Reg|Registros~1686_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\CPU|Reg|Registros~1686_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[561]~18_combout ),
	.datac(\CPU|Reg|Registros~1686_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1667_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1667_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1667_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~80 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~80_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [13]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [13]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~80 .lut_mask = 16'hFACA;
defparam \CPU|Mux_4|M2R[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~82 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~82_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[13]~81_combout  $ (((\CPU|Mux_4|M2R[13]~80_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|Mux_4|M2R[13]~81_combout ),
	.datac(\CPU|Mux_4|M2R[13]~80_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~82 .lut_mask = 16'h8828;
defparam \CPU|Mux_4|M2R[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~83 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~83_combout  = (\CPU|Reg|Registros~2484_combout  & (\CPU|MI|Mux5~1_combout  & (!\CPU|UC|WideOr2~0_combout  & !\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|Reg|Registros~2484_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~83 .lut_mask = 16'h0008;
defparam \CPU|Mux_4|M2R[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~84 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~84_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[13]~83_combout ) # (\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[13]~82_combout  & ((!\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|Mux_4|M2R[13]~82_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|Mux_4|M2R[13]~83_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~84 .lut_mask = 16'hCCE2;
defparam \CPU|Mux_4|M2R[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~79 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~79_combout  = (\CPU|Reg|Registros~1667_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1667_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[13]~19_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|Reg|Registros~1667_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~79 .lut_mask = 16'hE48B;
defparam \CPU|Mux_4|M2R[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~85 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~85_combout  = (\CPU|Mux_4|M2R[13]~84_combout  & ((\CPU|Reg|Registros~1667_combout ) # ((!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[13]~84_combout  & (((\CPU|ULA|Mux27~5_combout  & \CPU|Mux_4|M2R[13]~79_combout ))))

	.dataa(\CPU|Mux_4|M2R[13]~84_combout ),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[13]~79_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~85 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[13]~90 (
// Equation(s):
// \CPU|Mux_4|M2R[13]~90_combout  = (\CPU|Mux_4|M2R[13]~89_combout  & ((\CPU|ULA|Add2~26_combout ) # ((!\CPU|Mux_4|M2R[22]~86_combout )))) # (!\CPU|Mux_4|M2R[13]~89_combout  & (((\CPU|Mux_4|M2R[22]~86_combout  & \CPU|Mux_4|M2R[13]~85_combout ))))

	.dataa(\CPU|ULA|Add2~26_combout ),
	.datab(\CPU|Mux_4|M2R[13]~89_combout ),
	.datac(\CPU|Mux_4|M2R[22]~86_combout ),
	.datad(\CPU|Mux_4|M2R[13]~85_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[13]~90 .lut_mask = 16'hBC8C;
defparam \CPU|Mux_4|M2R[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N31
dffeas \CPU|Reg|Registros~941 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~941 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2280 (
// Equation(s):
// \CPU|Reg|Registros~2280_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~973_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~909_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~973_q ),
	.datac(\CPU|Reg|Registros~909_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2280 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2281 (
// Equation(s):
// \CPU|Reg|Registros~2281_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2280_combout  & ((\CPU|Reg|Registros~1005_q ))) # (!\CPU|Reg|Registros~2280_combout  & (\CPU|Reg|Registros~941_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2280_combout ))))

	.dataa(\CPU|Reg|Registros~941_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~1005_q ),
	.datad(\CPU|Reg|Registros~2280_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2281 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2278 (
// Equation(s):
// \CPU|Reg|Registros~2278_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~685_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~653_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~653_q ),
	.datad(\CPU|Reg|Registros~685_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2278 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2279 (
// Equation(s):
// \CPU|Reg|Registros~2279_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2278_combout  & ((\CPU|Reg|Registros~749_q ))) # (!\CPU|Reg|Registros~2278_combout  & (\CPU|Reg|Registros~717_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2278_combout ))))

	.dataa(\CPU|Reg|Registros~717_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~749_q ),
	.datad(\CPU|Reg|Registros~2278_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2279 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2282 (
// Equation(s):
// \CPU|Reg|Registros~2282_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2281_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2279_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (\CPU|Reg|Registros~2507_combout ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2507_combout ),
	.datac(\CPU|Reg|Registros~2281_combout ),
	.datad(\CPU|Reg|Registros~2279_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2282 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2484 (
// Equation(s):
// \CPU|Reg|Registros~2484_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2282_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2292_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2282_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2292_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2484 .lut_mask = 16'hDD88;
defparam \CPU|Reg|Registros~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~69 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~69_combout  = (\CPU|Reg|Registros~1648_combout  & ((\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[12]~20_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1648_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[12]~20_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(\CPU|MR2A|Saida[12]~20_combout ),
	.datad(\CPU|MI|Mux30~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~69 .lut_mask = 16'hE839;
defparam \CPU|Mux_4|M2R[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2458_combout ) # ((\CPU|Reg|Registros~2459_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2458_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ),
	.datad(\CPU|Reg|Registros~2459_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19 .lut_mask = 16'h5545;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[561]~153_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[560]~154_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[559]~155_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[558]~156_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[557]~157_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[556]~158_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[555]~159_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[554]~160_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[553]~161_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[552]~162_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[551]~163_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[550]~164_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[549]~165_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[548]~166_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[547]~167_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[546]~168_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[545]~169_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[544]~170_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & (((\CPU|Reg|Registros~1667_combout )))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\CPU|Reg|Registros~1667_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[594]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout  = (\CPU|Reg|Registros~1648_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1648_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1648_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1648_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~70 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~70_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [12]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [12]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~70 .lut_mask = 16'hFCAA;
defparam \CPU|Mux_4|M2R[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~71 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~71_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~24_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~22_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Add1~24_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~71 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~72 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~72_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[12]~71_combout  $ (((\CPU|Mux_4|M2R[12]~70_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[12]~70_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|Mux_4|M2R[12]~71_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~72 .lut_mask = 16'hC048;
defparam \CPU|Mux_4|M2R[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~73 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~73_combout  = (\CPU|MR2A|Saida[12]~20_combout  & (\CPU|MI|Mux5~1_combout  & !\CPU|MI|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~73 .lut_mask = 16'h00C0;
defparam \CPU|Mux_4|M2R[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~74 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~74_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[12]~73_combout ) # (\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[12]~72_combout  & ((!\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[12]~72_combout ),
	.datac(\CPU|Mux_4|M2R[12]~73_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~74 .lut_mask = 16'hAAE4;
defparam \CPU|Mux_4|M2R[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~75 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~75_combout  = (\CPU|Mux_4|M2R[12]~74_combout  & (((\CPU|Reg|Registros~1648_combout ) # (!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[12]~74_combout  & (\CPU|Mux_4|M2R[12]~69_combout  & (\CPU|ULA|Mux27~5_combout )))

	.dataa(\CPU|Mux_4|M2R[12]~69_combout ),
	.datab(\CPU|Mux_4|M2R[12]~74_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Reg|Registros~1648_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~75 .lut_mask = 16'hEC2C;
defparam \CPU|Mux_4|M2R[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \Switches[12]~input (
	.i(Switches[12]),
	.ibar(gnd),
	.o(\Switches[12]~input_o ));
// synopsys translate_off
defparam \Switches[12]~input .bus_hold = "false";
defparam \Switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~76 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~76_combout  = (\CPU|Mux_4|M2R[7]~25_combout  & (((\Switches[12]~input_o ) # (!\CPU|Mux_4|M2R[7]~253_combout )))) # (!\CPU|Mux_4|M2R[7]~25_combout  & (\CPU|ULA|Add3~24_combout  & (\CPU|Mux_4|M2R[7]~253_combout )))

	.dataa(\CPU|ULA|Add3~24_combout ),
	.datab(\CPU|Mux_4|M2R[7]~25_combout ),
	.datac(\CPU|Mux_4|M2R[7]~253_combout ),
	.datad(\Switches[12]~input_o ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~76 .lut_mask = 16'hEC2C;
defparam \CPU|Mux_4|M2R[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~77 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~77_combout  = (\CPU|Mux_4|M2R[7]~24_combout  & ((\CPU|Mux_4|M2R[12]~76_combout  & ((\CPU|ULA|Add2~24_combout ))) # (!\CPU|Mux_4|M2R[12]~76_combout  & (\CPU|Mux_4|M2R[12]~75_combout )))) # (!\CPU|Mux_4|M2R[7]~24_combout  & 
// (((\CPU|Mux_4|M2R[12]~76_combout ))))

	.dataa(\CPU|Mux_4|M2R[12]~75_combout ),
	.datab(\CPU|ULA|Add2~24_combout ),
	.datac(\CPU|Mux_4|M2R[7]~24_combout ),
	.datad(\CPU|Mux_4|M2R[12]~76_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~77 .lut_mask = 16'hCFA0;
defparam \CPU|Mux_4|M2R[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[12]~78 (
// Equation(s):
// \CPU|Mux_4|M2R[12]~78_combout  = (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a12 )) # (!\CPU|UC|Decoder0~1_combout  & ((\CPU|Mux_4|M2R[12]~77_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\CPU|Mux_4|M2R[12]~77_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[12]~78 .lut_mask = 16'hF3C0;
defparam \CPU|Mux_4|M2R[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N29
dffeas \CPU|Reg|Registros~876 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~876 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1630 (
// Equation(s):
// \CPU|Reg|Registros~1630_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~876_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~876_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1630_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1630 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1635 (
// Equation(s):
// \CPU|Reg|Registros~1635_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~972_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~908_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~908_q ),
	.datac(\CPU|Reg|Registros~972_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1635_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1635 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1636 (
// Equation(s):
// \CPU|Reg|Registros~1636_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1635_combout  & (\CPU|Reg|Registros~1004_q )) # (!\CPU|Reg|Registros~1635_combout  & ((\CPU|Reg|Registros~940_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1635_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1004_q ),
	.datac(\CPU|Reg|Registros~940_q ),
	.datad(\CPU|Reg|Registros~1635_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1636_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1636 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \CPU|Reg|Registros~620 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[12]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~620 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1633 (
// Equation(s):
// \CPU|Reg|Registros~1633_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~620_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~620_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1633_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1633 .lut_mask = 16'hA0AA;
defparam \CPU|Reg|Registros~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1631 (
// Equation(s):
// \CPU|Reg|Registros~1631_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|MI|Mux10~1_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~684_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~652_q )))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~684_q ),
	.datad(\CPU|Reg|Registros~652_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1631_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1631 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1632 (
// Equation(s):
// \CPU|Reg|Registros~1632_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1631_combout  & ((\CPU|Reg|Registros~748_q ))) # (!\CPU|Reg|Registros~1631_combout  & (\CPU|Reg|Registros~716_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (\CPU|Reg|Registros~1631_combout ))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1631_combout ),
	.datac(\CPU|Reg|Registros~716_q ),
	.datad(\CPU|Reg|Registros~748_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1632_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1632 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1634 (
// Equation(s):
// \CPU|Reg|Registros~1634_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1632_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1633_combout 
// ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1633_combout ),
	.datac(\CPU|Reg|Registros~1632_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1634_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1634 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1637 (
// Equation(s):
// \CPU|Reg|Registros~1637_combout  = (\CPU|Reg|Registros~1634_combout  & (((\CPU|Reg|Registros~1636_combout ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1634_combout  & (\CPU|Reg|Registros~1630_combout  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1630_combout ),
	.datab(\CPU|Reg|Registros~1636_combout ),
	.datac(\CPU|Reg|Registros~1634_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1637_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1637 .lut_mask = 16'hCAF0;
defparam \CPU|Reg|Registros~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1638 (
// Equation(s):
// \CPU|Reg|Registros~1638_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~300_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~44_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~44_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~300_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1638_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1638 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1639 (
// Equation(s):
// \CPU|Reg|Registros~1639_combout  = (\CPU|Reg|Registros~1638_combout  & ((\CPU|Reg|Registros~428_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~428_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1638_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1639_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1639 .lut_mask = 16'hBB00;
defparam \CPU|Reg|Registros~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1640 (
// Equation(s):
// \CPU|Reg|Registros~1640_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~204_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~76_q ))))

	.dataa(\CPU|Reg|Registros~76_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~204_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1640_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1640 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1641 (
// Equation(s):
// \CPU|Reg|Registros~1641_combout  = (\CPU|Reg|Registros~1640_combout  & ((\CPU|Reg|Registros~460_q ) # ((!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1640_combout  & (((\CPU|Reg|Registros~332_q  & \CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~460_q ),
	.datab(\CPU|Reg|Registros~1640_combout ),
	.datac(\CPU|Reg|Registros~332_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1641_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1641 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1642 (
// Equation(s):
// \CPU|Reg|Registros~1642_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~12_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~12_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1642_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1642 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1643 (
// Equation(s):
// \CPU|Reg|Registros~1643_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1642_combout  & ((\CPU|Reg|Registros~396_q ))) # (!\CPU|Reg|Registros~1642_combout  & (\CPU|Reg|Registros~268_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1642_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1642_combout ),
	.datac(\CPU|Reg|Registros~268_q ),
	.datad(\CPU|Reg|Registros~396_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1643_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1643 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1644 (
// Equation(s):
// \CPU|Reg|Registros~1644_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1641_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1643_combout )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1641_combout ),
	.datad(\CPU|Reg|Registros~1643_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1644_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1644 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1645 (
// Equation(s):
// \CPU|Reg|Registros~1645_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~364_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~108_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~108_q ),
	.datac(\CPU|Reg|Registros~364_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1645_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1645 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1646 (
// Equation(s):
// \CPU|Reg|Registros~1646_combout  = (\CPU|Reg|Registros~1645_combout  & ((!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1645_combout  & (\CPU|Reg|Registros~236_q  & \CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|Reg|Registros~1645_combout ),
	.datab(\CPU|Reg|Registros~236_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1646_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1646 .lut_mask = 16'h44AA;
defparam \CPU|Reg|Registros~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1647 (
// Equation(s):
// \CPU|Reg|Registros~1647_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1644_combout  & ((\CPU|Reg|Registros~1646_combout ))) # (!\CPU|Reg|Registros~1644_combout  & (\CPU|Reg|Registros~1639_combout )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1644_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1639_combout ),
	.datac(\CPU|Reg|Registros~1644_combout ),
	.datad(\CPU|Reg|Registros~1646_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1647_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1647 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1648 (
// Equation(s):
// \CPU|Reg|Registros~1648_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1637_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1647_combout )))

	.dataa(\CPU|Reg|Registros~1637_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1647_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1648_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1648 .lut_mask = 16'hBB88;
defparam \CPU|Reg|Registros~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[594]~171_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[593]~172_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[592]~173_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[591]~174_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193 .lut_mask = 16'hFE10;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[590]~175_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194 .lut_mask = 16'hFE10;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[589]~176_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[588]~177_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[587]~178_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[586]~179_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[585]~180_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[584]~181_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[583]~182_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[582]~183_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[581]~184_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[580]~185_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[579]~186_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[578]~187_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[577]~188_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[576]~189_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & (((\CPU|Reg|Registros~1648_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\CPU|Reg|Registros~1648_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[627]~19_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1629_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1629_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1629_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout  = (\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39  = CARRY((\CPU|MR2A|Saida[19]~13_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 )))

	.dataa(\CPU|MR2A|Saida[19]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2459_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2459_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20 .lut_mask = 16'h3033;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~60 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~60_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [11]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [11]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~60 .lut_mask = 16'hFCAA;
defparam \CPU|Mux_4|M2R[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~62 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~62_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[11]~61_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[11]~60_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|Mux_4|M2R[11]~61_combout ),
	.datac(\CPU|Mux_4|M2R[11]~60_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~62 .lut_mask = 16'h9C00;
defparam \CPU|Mux_4|M2R[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~63 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~63_combout  = (\CPU|Reg|Registros~2483_combout  & (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2483_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~63 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~64 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~64_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux27~21_combout ) # ((\CPU|Mux_4|M2R[11]~63_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (!\CPU|ULA|Mux27~21_combout  & (\CPU|Mux_4|M2R[11]~62_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|Mux_4|M2R[11]~62_combout ),
	.datad(\CPU|Mux_4|M2R[11]~63_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~64 .lut_mask = 16'hBA98;
defparam \CPU|Mux_4|M2R[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~59 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~59_combout  = (\CPU|Reg|Registros~1629_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1629_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[11]~21_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|Reg|Registros~1629_combout ),
	.datad(\CPU|MR2A|Saida[11]~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~59 .lut_mask = 16'hCBA1;
defparam \CPU|Mux_4|M2R[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~65 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~65_combout  = (\CPU|Mux_4|M2R[11]~64_combout  & (((\CPU|Reg|Registros~1629_combout ) # (!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[11]~64_combout  & (\CPU|Mux_4|M2R[11]~59_combout  & ((\CPU|ULA|Mux27~5_combout ))))

	.dataa(\CPU|Mux_4|M2R[11]~64_combout ),
	.datab(\CPU|Mux_4|M2R[11]~59_combout ),
	.datac(\CPU|Reg|Registros~1629_combout ),
	.datad(\CPU|ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~65 .lut_mask = 16'hE4AA;
defparam \CPU|Mux_4|M2R[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~67 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~67_combout  = (\CPU|Mux_4|M2R[11]~66_combout  & (((\CPU|ULA|Add2~22_combout )) # (!\CPU|Mux_4|M2R[7]~24_combout ))) # (!\CPU|Mux_4|M2R[11]~66_combout  & (\CPU|Mux_4|M2R[7]~24_combout  & (\CPU|Mux_4|M2R[11]~65_combout )))

	.dataa(\CPU|Mux_4|M2R[11]~66_combout ),
	.datab(\CPU|Mux_4|M2R[7]~24_combout ),
	.datac(\CPU|Mux_4|M2R[11]~65_combout ),
	.datad(\CPU|ULA|Add2~22_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~67 .lut_mask = 16'hEA62;
defparam \CPU|Mux_4|M2R[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[11]~68 (
// Equation(s):
// \CPU|Mux_4|M2R[11]~68_combout  = (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a11 ))) # (!\CPU|UC|Decoder0~1_combout  & (\CPU|Mux_4|M2R[11]~67_combout ))

	.dataa(\CPU|UC|Decoder0~1_combout ),
	.datab(\CPU|Mux_4|M2R[11]~67_combout ),
	.datac(gnd),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[11]~68 .lut_mask = 16'hEE44;
defparam \CPU|Mux_4|M2R[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \CPU|Reg|Registros~971 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~971 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2311 (
// Equation(s):
// \CPU|Reg|Registros~2311_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~971_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~907_q )))))

	.dataa(\CPU|Reg|Registros~971_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~907_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2311 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2312 (
// Equation(s):
// \CPU|Reg|Registros~2312_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2311_combout  & (\CPU|Reg|Registros~1003_q )) # (!\CPU|Reg|Registros~2311_combout  & ((\CPU|Reg|Registros~939_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (\CPU|Reg|Registros~2311_combout ))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2311_combout ),
	.datac(\CPU|Reg|Registros~1003_q ),
	.datad(\CPU|Reg|Registros~939_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2312 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2309 (
// Equation(s):
// \CPU|Reg|Registros~2309_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~683_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~651_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~651_q ),
	.datad(\CPU|Reg|Registros~683_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2309 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2310 (
// Equation(s):
// \CPU|Reg|Registros~2310_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2309_combout  & ((\CPU|Reg|Registros~747_q ))) # (!\CPU|Reg|Registros~2309_combout  & (\CPU|Reg|Registros~715_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2309_combout ))))

	.dataa(\CPU|Reg|Registros~715_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~747_q ),
	.datad(\CPU|Reg|Registros~2309_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2310 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2313 (
// Equation(s):
// \CPU|Reg|Registros~2313_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2312_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2310_combout ))))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2312_combout ),
	.datad(\CPU|Reg|Registros~2310_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2313 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2483 (
// Equation(s):
// \CPU|Reg|Registros~2483_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2313_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2323_combout )))

	.dataa(\CPU|Reg|Registros~2313_combout ),
	.datab(\CPU|Reg|Registros~2323_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2483 .lut_mask = 16'hAACC;
defparam \CPU|Reg|Registros~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \Switches[8]~input (
	.i(Switches[8]),
	.ibar(gnd),
	.o(\Switches[8]~input_o ));
// synopsys translate_off
defparam \Switches[8]~input .bus_hold = "false";
defparam \Switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~36 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~36_combout  = (\CPU|Mux_4|M2R[7]~25_combout  & (((\Switches[8]~input_o ) # (!\CPU|Mux_4|M2R[7]~253_combout )))) # (!\CPU|Mux_4|M2R[7]~25_combout  & (\CPU|ULA|Add3~16_combout  & (\CPU|Mux_4|M2R[7]~253_combout )))

	.dataa(\CPU|ULA|Add3~16_combout ),
	.datab(\CPU|Mux_4|M2R[7]~25_combout ),
	.datac(\CPU|Mux_4|M2R[7]~253_combout ),
	.datad(\Switches[8]~input_o ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~36 .lut_mask = 16'hEC2C;
defparam \CPU|Mux_4|M2R[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~31 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~31_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~16_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add0~14_combout  & \CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add1~16_combout ),
	.datab(\CPU|ULA|Add0~14_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~31 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2469_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ),
	.datad(\CPU|Reg|Registros~2469_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22 .lut_mask = 16'h3303;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2468_combout ) # ((\CPU|Reg|Registros~2469_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ))))

	.dataa(\CPU|Reg|Registros~2468_combout ),
	.datab(\CPU|Reg|Registros~2469_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5 .lut_mask = 16'h00EF;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  = (!\CPU|UC|WideOr2~0_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout )

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21 .lut_mask = 16'h0033;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[627]~190_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[626]~191_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[625]~192_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[624]~193_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[623]~194_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[622]~195_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[621]~196_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[620]~197_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[619]~198_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[618]~199_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[617]~200_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[616]~201_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[615]~202_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[614]~203_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[613]~204_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[612]~205_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[611]~206_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[610]~207_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[609]~208_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[608]~209_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & (((\CPU|Reg|Registros~1629_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\CPU|Reg|Registros~1629_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[660]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ),
	.datac(\CPU|Reg|Registros~1629_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout  = (\CPU|Reg|Registros~1610_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1610_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1610_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1610_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout  = ((\CPU|MR2A|Saida[20]~12_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41  = CARRY((\CPU|MR2A|Saida[20]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 )) # (!\CPU|MR2A|Saida[20]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[660]~210_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[659]~211_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[658]~212_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[657]~213_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[656]~214_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[655]~215_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[654]~216_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[653]~217_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[652]~218_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[651]~219_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[650]~220_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[649]~221_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[648]~222_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[647]~223_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[646]~224_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[645]~225_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[644]~226_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[643]~227_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[642]~228_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[641]~229_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[640]~230_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & (((\CPU|Reg|Registros~1610_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\CPU|Reg|Registros~1610_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ),
	.datac(\CPU|Reg|Registros~1610_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1591_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1591_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1591_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ) # 
// (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout  = ((\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 )) # (!\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ))))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[693]~231_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[692]~232_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[691]~233_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[690]~234_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256 .lut_mask = 16'hFE10;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[689]~235_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[688]~236_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[687]~237_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[686]~238_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[685]~239_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[684]~240_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[683]~241_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[682]~242_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[681]~243_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[680]~244_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[679]~245_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[678]~246_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[677]~247_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[676]~248_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[675]~249_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[674]~250_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[673]~251_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[672]~252_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (((\CPU|Reg|Registros~1591_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & ((\CPU|Reg|Registros~1591_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datad(\CPU|Reg|Registros~1591_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275 .lut_mask = 16'hFE04;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout  = (\CPU|Reg|Registros~1572_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1572_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1572_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1572_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout  = (\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ) # 
// (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout  = ((\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 )) # (!\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ))))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~30 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~30_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|w513w [8]))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|w513w [8]),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~30 .lut_mask = 16'hFDA8;
defparam \CPU|Mux_4|M2R[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~32 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~32_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[8]~31_combout  $ (((\CPU|Mux_4|M2R[8]~30_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|Mux_4|M2R[8]~31_combout ),
	.datac(\CPU|Mux_4|M2R[8]~30_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~32 .lut_mask = 16'h8828;
defparam \CPU|Mux_4|M2R[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~33 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~33_combout  = (!\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux5~1_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|Reg|Registros~2480_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|Reg|Registros~2480_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~33 .lut_mask = 16'h0400;
defparam \CPU|Mux_4|M2R[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~34 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~34_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[8]~33_combout ))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[8]~32_combout 
// ))))

	.dataa(\CPU|Mux_4|M2R[8]~32_combout ),
	.datab(\CPU|Mux_4|M2R[8]~33_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~34 .lut_mask = 16'hFC0A;
defparam \CPU|Mux_4|M2R[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~29 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~29_combout  = (\CPU|Reg|Registros~1572_combout  & ((\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[8]~24_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1572_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MR2A|Saida[8]~24_combout ),
	.datad(\CPU|Reg|Registros~1572_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~29 .lut_mask = 16'hCAB1;
defparam \CPU|Mux_4|M2R[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~35 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~35_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[8]~34_combout  & (\CPU|Reg|Registros~1572_combout )) # (!\CPU|Mux_4|M2R[8]~34_combout  & ((\CPU|Mux_4|M2R[8]~29_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[8]~34_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Reg|Registros~1572_combout ),
	.datac(\CPU|Mux_4|M2R[8]~34_combout ),
	.datad(\CPU|Mux_4|M2R[8]~29_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~35 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~37 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~37_combout  = (\CPU|Mux_4|M2R[8]~36_combout  & ((\CPU|ULA|Add2~16_combout ) # ((!\CPU|Mux_4|M2R[7]~24_combout )))) # (!\CPU|Mux_4|M2R[8]~36_combout  & (((\CPU|Mux_4|M2R[7]~24_combout  & \CPU|Mux_4|M2R[8]~35_combout ))))

	.dataa(\CPU|Mux_4|M2R[8]~36_combout ),
	.datab(\CPU|ULA|Add2~16_combout ),
	.datac(\CPU|Mux_4|M2R[7]~24_combout ),
	.datad(\CPU|Mux_4|M2R[8]~35_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~37 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[8]~38 (
// Equation(s):
// \CPU|Mux_4|M2R[8]~38_combout  = (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a8 )) # (!\CPU|UC|Decoder0~1_combout  & ((\CPU|Mux_4|M2R[8]~37_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\CPU|Mux_4|M2R[8]~37_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[8]~38 .lut_mask = 16'hF3C0;
defparam \CPU|Mux_4|M2R[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \CPU|Reg|Registros~1000 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1000 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1559 (
// Equation(s):
// \CPU|Reg|Registros~1559_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~968_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~904_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~904_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~968_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1559_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1559 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1560 (
// Equation(s):
// \CPU|Reg|Registros~1560_combout  = (\CPU|Reg|Registros~1559_combout  & ((\CPU|Reg|Registros~1000_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1559_combout  & (((\CPU|Reg|Registros~936_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1000_q ),
	.datab(\CPU|Reg|Registros~1559_combout ),
	.datac(\CPU|Reg|Registros~936_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1560_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1560 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \CPU|Reg|Registros~872 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~872 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1554 (
// Equation(s):
// \CPU|Reg|Registros~1554_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~872_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~872_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1554_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1554 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1555 (
// Equation(s):
// \CPU|Reg|Registros~1555_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~680_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~648_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~648_q ),
	.datac(\CPU|Reg|Registros~680_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1555_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1555 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1556 (
// Equation(s):
// \CPU|Reg|Registros~1556_combout  = (\CPU|Reg|Registros~1555_combout  & ((\CPU|Reg|Registros~744_q ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1555_combout  & (((\CPU|Reg|Registros~712_q  & \CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1555_combout ),
	.datab(\CPU|Reg|Registros~744_q ),
	.datac(\CPU|Reg|Registros~712_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1556_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1556 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N7
dffeas \CPU|Reg|Registros~616 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~616 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1557 (
// Equation(s):
// \CPU|Reg|Registros~1557_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~616_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1404_combout ),
	.datac(\CPU|Reg|Registros~616_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1557_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1557 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1558 (
// Equation(s):
// \CPU|Reg|Registros~1558_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1556_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1557_combout 
// )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1556_combout ),
	.datac(\CPU|Reg|Registros~1557_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1558_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1558 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1561 (
// Equation(s):
// \CPU|Reg|Registros~1561_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1558_combout  & (\CPU|Reg|Registros~1560_combout )) # (!\CPU|Reg|Registros~1558_combout  & ((\CPU|Reg|Registros~1554_combout ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1558_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1560_combout ),
	.datac(\CPU|Reg|Registros~1554_combout ),
	.datad(\CPU|Reg|Registros~1558_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1561_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1561 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1562 (
// Equation(s):
// \CPU|Reg|Registros~1562_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~296_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~40_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~40_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~296_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1562_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1562 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1563 (
// Equation(s):
// \CPU|Reg|Registros~1563_combout  = (\CPU|Reg|Registros~1562_combout  & ((\CPU|Reg|Registros~424_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~424_q ),
	.datab(\CPU|Reg|Registros~1562_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1563_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1563 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1566 (
// Equation(s):
// \CPU|Reg|Registros~1566_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & (!\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~8_q ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~8_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1566_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1566 .lut_mask = 16'h9988;
defparam \CPU|Reg|Registros~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1567 (
// Equation(s):
// \CPU|Reg|Registros~1567_combout  = (\CPU|Reg|Registros~1566_combout  & (((\CPU|Reg|Registros~392_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1566_combout  & (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~264_q )))

	.dataa(\CPU|Reg|Registros~1566_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~264_q ),
	.datad(\CPU|Reg|Registros~392_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1567_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1567 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1564 (
// Equation(s):
// \CPU|Reg|Registros~1564_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~200_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~72_q ))))

	.dataa(\CPU|Reg|Registros~72_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~200_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1564_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1564 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1565 (
// Equation(s):
// \CPU|Reg|Registros~1565_combout  = (\CPU|Reg|Registros~1564_combout  & (((\CPU|Reg|Registros~456_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1564_combout  & (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~328_q )))

	.dataa(\CPU|Reg|Registros~1564_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~328_q ),
	.datad(\CPU|Reg|Registros~456_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1565_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1565 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1568 (
// Equation(s):
// \CPU|Reg|Registros~1568_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1565_combout ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1567_combout  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1567_combout ),
	.datab(\CPU|Reg|Registros~1565_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1568_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1568 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1569 (
// Equation(s):
// \CPU|Reg|Registros~1569_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~360_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~104_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~104_q ),
	.datad(\CPU|Reg|Registros~360_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1569_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1569 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1570 (
// Equation(s):
// \CPU|Reg|Registros~1570_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~232_q  & !\CPU|Reg|Registros~1569_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1569_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~232_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1569_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1570_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1570 .lut_mask = 16'h5588;
defparam \CPU|Reg|Registros~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1571 (
// Equation(s):
// \CPU|Reg|Registros~1571_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1568_combout  & ((\CPU|Reg|Registros~1570_combout ))) # (!\CPU|Reg|Registros~1568_combout  & (\CPU|Reg|Registros~1563_combout )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1568_combout ))))

	.dataa(\CPU|Reg|Registros~1563_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1568_combout ),
	.datad(\CPU|Reg|Registros~1570_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1571_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1571 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1572 (
// Equation(s):
// \CPU|Reg|Registros~1572_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1561_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1571_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1561_combout ),
	.datad(\CPU|Reg|Registros~1571_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1572_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1572 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[726]~253_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[725]~254_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[724]~255_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[723]~256_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[722]~257_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[721]~258_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[720]~259_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282 .lut_mask = 16'hFE04;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[719]~260_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[718]~261_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[717]~262_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[716]~263_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[715]~264_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[714]~265_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[713]~266_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[712]~267_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[711]~268_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[710]~269_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[709]~270_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[708]~271_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[707]~272_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[706]~273_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[705]~274_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[704]~275_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout  & (\CPU|Reg|Registros~1572_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout 
//  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\CPU|Reg|Registros~1572_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout )))))

	.dataa(\CPU|Reg|Registros~1572_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[759]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1553_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1553_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1553_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ) # 
// (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout  = ((\CPU|MR2A|Saida[20]~12_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41  = CARRY((\CPU|MR2A|Saida[20]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 )) # (!\CPU|MR2A|Saida[20]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout  = ((\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 )) # (!\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ))))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout  = (\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47  = CARRY((\CPU|MR2A|Saida[23]~9_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout ))) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 )))

	.dataa(\CPU|MR2A|Saida[23]~9_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout  $ (\CPU|MR2A|Saida[24]~8_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ) # 
// (!\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout  & (!\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  = (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout  & !\CPU|UC|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~1_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23 .lut_mask = 16'h000F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~18 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~18_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [7]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [7]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~18 .lut_mask = 16'hFCAA;
defparam \CPU|Mux_4|M2R[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~19 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~19_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~14_combout )) # (!\CPU|MI|Mux29~2_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|MI|Mux29~2_combout  & ((\CPU|ULA|Add0~12_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add1~14_combout ),
	.datad(\CPU|ULA|Add0~12_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~19 .lut_mask = 16'hE6A2;
defparam \CPU|Mux_4|M2R[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~20 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~20_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[7]~19_combout  $ (((\CPU|Mux_4|M2R[7]~18_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[7]~18_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[7]~19_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~20 .lut_mask = 16'hD020;
defparam \CPU|Mux_4|M2R[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~21 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~21_combout  = (\CPU|Reg|Registros~2479_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2479_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~21 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~22 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~22_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|ULA|Mux27~21_combout ) # (\CPU|Mux_4|M2R[7]~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[7]~20_combout  & (!\CPU|ULA|Mux27~21_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[7]~20_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|Mux_4|M2R[7]~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~22 .lut_mask = 16'hAEA4;
defparam \CPU|Mux_4|M2R[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~23 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~23_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[7]~22_combout  & (\CPU|Reg|Registros~1553_combout )) # (!\CPU|Mux_4|M2R[7]~22_combout  & ((\CPU|Mux_4|M2R[7]~17_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[7]~22_combout ))))

	.dataa(\CPU|Reg|Registros~1553_combout ),
	.datab(\CPU|Mux_4|M2R[7]~17_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|Mux_4|M2R[7]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~23 .lut_mask = 16'hAFC0;
defparam \CPU|Mux_4|M2R[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~27 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~27_combout  = (\CPU|Mux_4|M2R[7]~26_combout  & ((\CPU|ULA|Add2~14_combout ) # ((!\CPU|Mux_4|M2R[7]~24_combout )))) # (!\CPU|Mux_4|M2R[7]~26_combout  & (((\CPU|Mux_4|M2R[7]~24_combout  & \CPU|Mux_4|M2R[7]~23_combout ))))

	.dataa(\CPU|ULA|Add2~14_combout ),
	.datab(\CPU|Mux_4|M2R[7]~26_combout ),
	.datac(\CPU|Mux_4|M2R[7]~24_combout ),
	.datad(\CPU|Mux_4|M2R[7]~23_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~27 .lut_mask = 16'hBC8C;
defparam \CPU|Mux_4|M2R[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[7]~28 (
// Equation(s):
// \CPU|Mux_4|M2R[7]~28_combout  = (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a7 ))) # (!\CPU|UC|Decoder0~1_combout  & (\CPU|Mux_4|M2R[7]~27_combout ))

	.dataa(gnd),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|Mux_4|M2R[7]~27_combout ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[7]~28 .lut_mask = 16'hFC30;
defparam \CPU|Mux_4|M2R[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \CPU|Reg|Registros~231 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~231 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2379 (
// Equation(s):
// \CPU|Reg|Registros~2379_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~455_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~199_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~455_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~199_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2379 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2380 (
// Equation(s):
// \CPU|Reg|Registros~2380_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~231_q  & !\CPU|Reg|Registros~2379_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2379_combout )))

	.dataa(\CPU|Reg|Registros~231_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2379_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2380 .lut_mask = 16'h0FA0;
defparam \CPU|Reg|Registros~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2374 (
// Equation(s):
// \CPU|Reg|Registros~2374_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~327_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~71_q )))))

	.dataa(\CPU|Reg|Registros~327_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~71_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2374 .lut_mask = 16'hE3E0;
defparam \CPU|Reg|Registros~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2375 (
// Equation(s):
// \CPU|Reg|Registros~2375_combout  = (\CPU|Reg|Registros~2374_combout  & ((\CPU|Reg|Registros~359_q ) # ((!\CPU|MI|Mux15~1_combout )))) # (!\CPU|Reg|Registros~2374_combout  & (((\CPU|MI|Mux15~1_combout  & \CPU|Reg|Registros~103_q ))))

	.dataa(\CPU|Reg|Registros~359_q ),
	.datab(\CPU|Reg|Registros~2374_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~103_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2375 .lut_mask = 16'hBC8C;
defparam \CPU|Reg|Registros~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2376 (
// Equation(s):
// \CPU|Reg|Registros~2376_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~263_q ) # (\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~7_q  & ((!\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~7_q ),
	.datab(\CPU|Reg|Registros~263_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2376 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2377 (
// Equation(s):
// \CPU|Reg|Registros~2377_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2376_combout  & (\CPU|Reg|Registros~295_q )) # (!\CPU|Reg|Registros~2376_combout  & ((\CPU|Reg|Registros~39_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2376_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~295_q ),
	.datac(\CPU|Reg|Registros~39_q ),
	.datad(\CPU|Reg|Registros~2376_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2377 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2378 (
// Equation(s):
// \CPU|Reg|Registros~2378_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux13~1_combout ) # ((\CPU|Reg|Registros~2375_combout )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2377_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2375_combout ),
	.datad(\CPU|Reg|Registros~2377_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2378 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2516 (
// Equation(s):
// \CPU|Reg|Registros~2516_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~423_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~391_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~423_q ),
	.datac(\CPU|Reg|Registros~391_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2516_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2516 .lut_mask = 16'h88A0;
defparam \CPU|Reg|Registros~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2381 (
// Equation(s):
// \CPU|Reg|Registros~2381_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2378_combout  & (\CPU|Reg|Registros~2380_combout )) # (!\CPU|Reg|Registros~2378_combout  & ((\CPU|Reg|Registros~2516_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2378_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2380_combout ),
	.datac(\CPU|Reg|Registros~2378_combout ),
	.datad(\CPU|Reg|Registros~2516_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2381 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2479 (
// Equation(s):
// \CPU|Reg|Registros~2479_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2373_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2381_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2381_combout ),
	.datad(\CPU|Reg|Registros~2373_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2479 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[6]~15 (
// Equation(s):
// \CPU|Mux_4|M2R[6]~15_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[6]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\Switches[6]~input_o ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[6]~15 .lut_mask = 16'hE4A0;
defparam \CPU|Mux_4|M2R[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[6]~16 (
// Equation(s):
// \CPU|Mux_4|M2R[6]~16_combout  = (\CPU|Mux_4|M2R[6]~15_combout ) # ((\CPU|ULA|Mux25~8_combout  & \CPU|Mux_4|M2R[6]~3_combout ))

	.dataa(\CPU|ULA|Mux25~8_combout ),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[6]~15_combout ),
	.datad(\CPU|Mux_4|M2R[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[6]~16 .lut_mask = 16'hFAF0;
defparam \CPU|Mux_4|M2R[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \CPU|Reg|Registros~230 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~230 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1531 (
// Equation(s):
// \CPU|Reg|Registros~1531_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~358_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~102_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~102_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~358_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1531_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1531 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1532 (
// Equation(s):
// \CPU|Reg|Registros~1532_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~230_q  & !\CPU|Reg|Registros~1531_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1531_combout )))

	.dataa(\CPU|Reg|Registros~230_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1531_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1532_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1532 .lut_mask = 16'h3388;
defparam \CPU|Reg|Registros~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1524 (
// Equation(s):
// \CPU|Reg|Registros~1524_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~294_q ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~38_q ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~38_q ),
	.datad(\CPU|Reg|Registros~294_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1524_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1524 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1525 (
// Equation(s):
// \CPU|Reg|Registros~1525_combout  = (\CPU|Reg|Registros~1524_combout  & ((\CPU|Reg|Registros~422_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~422_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1524_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1525_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1525 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1528 (
// Equation(s):
// \CPU|Reg|Registros~1528_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~6_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~6_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1528_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1528 .lut_mask = 16'hAA44;
defparam \CPU|Reg|Registros~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1529 (
// Equation(s):
// \CPU|Reg|Registros~1529_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1528_combout  & (\CPU|Reg|Registros~390_q )) # (!\CPU|Reg|Registros~1528_combout  & ((\CPU|Reg|Registros~262_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1528_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~390_q ),
	.datac(\CPU|Reg|Registros~262_q ),
	.datad(\CPU|Reg|Registros~1528_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1529_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1529 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1526 (
// Equation(s):
// \CPU|Reg|Registros~1526_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~198_q )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~70_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~198_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~70_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1526_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1526 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1527 (
// Equation(s):
// \CPU|Reg|Registros~1527_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1526_combout  & (\CPU|Reg|Registros~454_q )) # (!\CPU|Reg|Registros~1526_combout  & ((\CPU|Reg|Registros~326_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1526_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~454_q ),
	.datac(\CPU|Reg|Registros~326_q ),
	.datad(\CPU|Reg|Registros~1526_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1527_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1527 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1530 (
// Equation(s):
// \CPU|Reg|Registros~1530_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1527_combout ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1529_combout  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1529_combout ),
	.datab(\CPU|Reg|Registros~1527_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1530_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1530 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1533 (
// Equation(s):
// \CPU|Reg|Registros~1533_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1530_combout  & (\CPU|Reg|Registros~1532_combout )) # (!\CPU|Reg|Registros~1530_combout  & ((\CPU|Reg|Registros~1525_combout ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1530_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1532_combout ),
	.datac(\CPU|Reg|Registros~1525_combout ),
	.datad(\CPU|Reg|Registros~1530_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1533_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1533 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1516 (
// Equation(s):
// \CPU|Reg|Registros~1516_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~870_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~870_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1516_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1516 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1521 (
// Equation(s):
// \CPU|Reg|Registros~1521_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~966_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~902_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~966_q ),
	.datac(\CPU|Reg|Registros~902_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1521_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1521 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1522 (
// Equation(s):
// \CPU|Reg|Registros~1522_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1521_combout  & (\CPU|Reg|Registros~998_q )) # (!\CPU|Reg|Registros~1521_combout  & ((\CPU|Reg|Registros~934_q ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1521_combout ))))

	.dataa(\CPU|Reg|Registros~998_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~934_q ),
	.datad(\CPU|Reg|Registros~1521_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1522_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1522 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1519 (
// Equation(s):
// \CPU|Reg|Registros~1519_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~614_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(\CPU|Reg|Registros~614_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1519_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1519 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1517 (
// Equation(s):
// \CPU|Reg|Registros~1517_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~678_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~646_q )))))

	.dataa(\CPU|Reg|Registros~678_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~646_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1517_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1517 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1518 (
// Equation(s):
// \CPU|Reg|Registros~1518_combout  = (\CPU|Reg|Registros~1517_combout  & (((\CPU|Reg|Registros~742_q ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1517_combout  & (\CPU|Reg|Registros~710_q  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1517_combout ),
	.datab(\CPU|Reg|Registros~710_q ),
	.datac(\CPU|Reg|Registros~742_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1518_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1518 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1520 (
// Equation(s):
// \CPU|Reg|Registros~1520_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|Reg|Registros~1518_combout ) # (\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1519_combout  & ((!\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1519_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1518_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1520_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1520 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1523 (
// Equation(s):
// \CPU|Reg|Registros~1523_combout  = (\CPU|Reg|Registros~1520_combout  & (((\CPU|Reg|Registros~1522_combout ) # (!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1520_combout  & (\CPU|Reg|Registros~1516_combout  & ((\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1516_combout ),
	.datab(\CPU|Reg|Registros~1522_combout ),
	.datac(\CPU|Reg|Registros~1520_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1523_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1523 .lut_mask = 16'hCAF0;
defparam \CPU|Reg|Registros~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1534 (
// Equation(s):
// \CPU|Reg|Registros~1534_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1523_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1533_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1533_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1523_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1534_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1534 .lut_mask = 16'hFC0C;
defparam \CPU|Reg|Registros~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Mux25~4 (
// Equation(s):
// \CPU|ULA|Mux25~4_combout  = (\CPU|Reg|Registros~2478_combout  & (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2478_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~4 .lut_mask = 16'h0200;
defparam \CPU|ULA|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \CPU|ULA|Mux25~2 (
// Equation(s):
// \CPU|ULA|Mux25~2_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~12_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add0~10_combout  & \CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add1~12_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add0~10_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~2 .lut_mask = 16'hB8CC;
defparam \CPU|ULA|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  = (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2465_combout ) # (\CPU|Reg|Registros~2466_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ),
	.datab(\CPU|Reg|Registros~2465_combout ),
	.datac(\CPU|Reg|Registros~2466_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24 .lut_mask = 16'h00FD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[759]~276_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[758]~277_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[757]~278_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[756]~279_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[755]~280_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[754]~281_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[753]~282_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[752]~283_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[751]~284_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[750]~285_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[749]~286_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[748]~287_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[747]~288_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[746]~289_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313 .lut_mask = 16'hAAAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[745]~290_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[744]~291_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[743]~292_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[742]~293_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[741]~294_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[740]~295_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[739]~296_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[738]~297_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[737]~298_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[736]~299_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & (((\CPU|Reg|Registros~1553_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\CPU|Reg|Registros~1553_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[792]~23_combout ),
	.datac(\CPU|Reg|Registros~1553_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1534_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1534_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1534_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1534_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout  = (\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ) # 
// (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout  = (\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39  = CARRY((\CPU|MR2A|Saida[19]~13_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 )))

	.dataa(\CPU|MR2A|Saida[19]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ) # (GND))) # (!\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout  & (\CPU|MR2A|Saida[21]~11_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout  = ((\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 )) # (!\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ))))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ))))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout  = (\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout ))) # (!\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 )))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Mux25~1 (
// Equation(s):
// \CPU|ULA|Mux25~1_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [6]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [6]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~1 .lut_mask = 16'hFACA;
defparam \CPU|ULA|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Mux25~3 (
// Equation(s):
// \CPU|ULA|Mux25~3_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux25~2_combout  $ (((\CPU|ULA|Mux25~1_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|ULA|Mux25~2_combout ),
	.datac(\CPU|ULA|Mux25~1_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~3 .lut_mask = 16'h8828;
defparam \CPU|ULA|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Mux25~5 (
// Equation(s):
// \CPU|ULA|Mux25~5_combout  = (\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Mux27~4_combout )) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|ULA|Mux25~4_combout )) # (!\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux25~3_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|ULA|Mux25~4_combout ),
	.datad(\CPU|ULA|Mux25~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~5 .lut_mask = 16'hD9C8;
defparam \CPU|ULA|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Mux25~0 (
// Equation(s):
// \CPU|ULA|Mux25~0_combout  = (\CPU|Reg|Registros~1534_combout  & ((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1534_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[6]~26_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|Reg|Registros~1534_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~0 .lut_mask = 16'hE683;
defparam \CPU|ULA|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Mux25~6 (
// Equation(s):
// \CPU|ULA|Mux25~6_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux25~5_combout  & (\CPU|Reg|Registros~1534_combout )) # (!\CPU|ULA|Mux25~5_combout  & ((\CPU|ULA|Mux25~0_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux25~5_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Reg|Registros~1534_combout ),
	.datac(\CPU|ULA|Mux25~5_combout ),
	.datad(\CPU|ULA|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~6 .lut_mask = 16'hDAD0;
defparam \CPU|ULA|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \CPU|ULA|Mux25~7 (
// Equation(s):
// \CPU|ULA|Mux25~7_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux25~6_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~8_combout  & (\CPU|ULA|Add2~12_combout )) # (!\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Mux25~6_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Add2~12_combout ),
	.datac(\CPU|ULA|Mux27~8_combout ),
	.datad(\CPU|ULA|Mux25~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~7 .lut_mask = 16'hEF40;
defparam \CPU|ULA|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Mux25~8 (
// Equation(s):
// \CPU|ULA|Mux25~8_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux25~7_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~12_combout ))

	.dataa(\CPU|ULA|Mux27~10_combout ),
	.datab(\CPU|ULA|Add3~12_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Mux25~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux25~8 .lut_mask = 16'hEE44;
defparam \CPU|ULA|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \Switches[5]~input (
	.i(Switches[5]),
	.ibar(gnd),
	.o(\Switches[5]~input_o ));
// synopsys translate_off
defparam \Switches[5]~input .bus_hold = "false";
defparam \Switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[5]~13 (
// Equation(s):
// \CPU|Mux_4|M2R[5]~13_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[5]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a5  & ((\CPU|UC|Decoder0~1_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\Switches[5]~input_o ),
	.datac(\CPU|UC|Decoder0~1_combout ),
	.datad(\CPU|Mux_4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[5]~13 .lut_mask = 16'hCCA0;
defparam \CPU|Mux_4|M2R[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[5]~14 (
// Equation(s):
// \CPU|Mux_4|M2R[5]~14_combout  = (\CPU|Mux_4|M2R[5]~13_combout ) # ((\CPU|Mux_4|M2R[6]~3_combout  & \CPU|ULA|Mux26~8_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[6]~3_combout ),
	.datac(\CPU|Mux_4|M2R[5]~13_combout ),
	.datad(\CPU|ULA|Mux26~8_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[5]~14 .lut_mask = 16'hFCF0;
defparam \CPU|Mux_4|M2R[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~677feeder (
// Equation(s):
// \CPU|Reg|Registros~677feeder_combout  = \CPU|Mux_4|M2R[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~677feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \CPU|Reg|Registros~677 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~677 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2404 (
// Equation(s):
// \CPU|Reg|Registros~2404_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~901_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~645_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~901_q ),
	.datab(\CPU|Reg|Registros~645_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2404 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2405 (
// Equation(s):
// \CPU|Reg|Registros~2405_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2404_combout  & ((\CPU|Reg|Registros~933_q ))) # (!\CPU|Reg|Registros~2404_combout  & (\CPU|Reg|Registros~677_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2404_combout ))))

	.dataa(\CPU|Reg|Registros~677_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~933_q ),
	.datad(\CPU|Reg|Registros~2404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2405 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2406 (
// Equation(s):
// \CPU|Reg|Registros~2406_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~965_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~709_q )))))

	.dataa(\CPU|Reg|Registros~965_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~709_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2406 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2407 (
// Equation(s):
// \CPU|Reg|Registros~2407_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2406_combout  & (\CPU|Reg|Registros~997_q )) # (!\CPU|Reg|Registros~2406_combout  & ((\CPU|Reg|Registros~741_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2406_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~997_q ),
	.datac(\CPU|Reg|Registros~741_q ),
	.datad(\CPU|Reg|Registros~2406_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2407 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2408 (
// Equation(s):
// \CPU|Reg|Registros~2408_combout  = (\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2407_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2405_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~2405_combout ),
	.datac(\CPU|Reg|Registros~2507_combout ),
	.datad(\CPU|Reg|Registros~2407_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2408 .lut_mask = 16'hFC0C;
defparam \CPU|Reg|Registros~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2399 (
// Equation(s):
// \CPU|Reg|Registros~2399_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~101_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~37_q ))))

	.dataa(\CPU|Reg|Registros~37_q ),
	.datab(\CPU|Reg|Registros~101_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2399 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2400 (
// Equation(s):
// \CPU|Reg|Registros~2400_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2399_combout  & ((\CPU|Reg|Registros~357_q ))) # (!\CPU|Reg|Registros~2399_combout  & (\CPU|Reg|Registros~293_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2399_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~293_q ),
	.datac(\CPU|Reg|Registros~357_q ),
	.datad(\CPU|Reg|Registros~2399_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2400 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2401 (
// Equation(s):
// \CPU|Reg|Registros~2401_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~69_q )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~5_q ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~69_q ),
	.datad(\CPU|Reg|Registros~5_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2401 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2402 (
// Equation(s):
// \CPU|Reg|Registros~2402_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2401_combout  & (\CPU|Reg|Registros~325_q )) # (!\CPU|Reg|Registros~2401_combout  & ((\CPU|Reg|Registros~261_q ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2401_combout ))))

	.dataa(\CPU|Reg|Registros~325_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~261_q ),
	.datad(\CPU|Reg|Registros~2401_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2402 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2403 (
// Equation(s):
// \CPU|Reg|Registros~2403_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2400_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2402_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2400_combout ),
	.datad(\CPU|Reg|Registros~2402_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2403 .lut_mask = 16'hF5A0;
defparam \CPU|Reg|Registros~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2409 (
// Equation(s):
// \CPU|Reg|Registros~2409_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2408_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2403_combout )))

	.dataa(\CPU|Reg|Registros~2408_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2403_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2409 .lut_mask = 16'hAAF0;
defparam \CPU|Reg|Registros~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \CPU|MR2A|Saida[5]~27 (
// Equation(s):
// \CPU|MR2A|Saida[5]~27_combout  = (\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux26~1_combout  & (\CPU|MI|Mux26~0_combout ))) # (!\CPU|UC|WideOr2~0_combout  & (((\CPU|Reg|Registros~2409_combout ))))

	.dataa(\CPU|MI|Mux26~1_combout ),
	.datab(\CPU|MI|Mux26~0_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2409_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[5]~27 .lut_mask = 16'h8F80;
defparam \CPU|MR2A|Saida[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \CPU|ULA|Mux26~0 (
// Equation(s):
// \CPU|ULA|Mux26~0_combout  = (\CPU|Reg|Registros~1515_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1515_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[5]~27_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MR2A|Saida[5]~27_combout ),
	.datad(\CPU|Reg|Registros~1515_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~0 .lut_mask = 16'hCAB1;
defparam \CPU|ULA|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \CPU|ULA|Mux26~4 (
// Equation(s):
// \CPU|ULA|Mux26~4_combout  = (!\CPU|MI|Mux2~1_combout  & (\CPU|MR2A|Saida[5]~27_combout  & \CPU|MI|Mux5~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MR2A|Saida[5]~27_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~4 .lut_mask = 16'h3000;
defparam \CPU|ULA|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Mux26~2 (
// Equation(s):
// \CPU|ULA|Mux26~2_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~10_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~8_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add1~10_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~8_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~2 .lut_mask = 16'hBBC0;
defparam \CPU|ULA|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[792]~300_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[791]~301_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[790]~302_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[789]~303_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[788]~304_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[787]~305_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[786]~306_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[785]~307_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[784]~308_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[783]~309_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[782]~310_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[781]~311_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[780]~312_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[779]~313_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[778]~314_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[777]~315_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[776]~316_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[775]~317_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[774]~318_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[773]~319_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[772]~320_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[771]~321_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[770]~322_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[769]~323_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[768]~324_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout  & (\CPU|Reg|Registros~1534_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout 
//  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\CPU|Reg|Registros~1534_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout )))))

	.dataa(\CPU|Reg|Registros~1534_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[825]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350 .lut_mask = 16'hAAAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1515_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1515_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1515_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout  = (\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39  = CARRY((\CPU|MR2A|Saida[19]~13_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 )))

	.dataa(\CPU|MR2A|Saida[19]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ) # 
// (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ))))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout  = (\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ))) # (!\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 )))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout  = ((\CPU|MR2A|Saida[26]~6_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 )) # (!\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ))))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2466_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ),
	.datab(\CPU|Reg|Registros~2466_combout ),
	.datac(gnd),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6 .lut_mask = 16'h00DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Mux26~1 (
// Equation(s):
// \CPU|ULA|Mux26~1_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [5]))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|w513w [5]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~1 .lut_mask = 16'hEEE4;
defparam \CPU|ULA|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \CPU|ULA|Mux26~3 (
// Equation(s):
// \CPU|ULA|Mux26~3_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux26~2_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|ULA|Mux26~1_combout )))))

	.dataa(\CPU|ULA|Mux26~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux26~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~3 .lut_mask = 16'h8488;
defparam \CPU|ULA|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \CPU|ULA|Mux26~5 (
// Equation(s):
// \CPU|ULA|Mux26~5_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux27~21_combout ) # ((\CPU|ULA|Mux26~4_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux26~3_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|ULA|Mux26~4_combout ),
	.datad(\CPU|ULA|Mux26~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~5 .lut_mask = 16'hB9A8;
defparam \CPU|ULA|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \CPU|ULA|Mux26~6 (
// Equation(s):
// \CPU|ULA|Mux26~6_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux26~5_combout  & (\CPU|Reg|Registros~1515_combout )) # (!\CPU|ULA|Mux26~5_combout  & ((\CPU|ULA|Mux26~0_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux26~5_combout ))))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|ULA|Mux26~0_combout ),
	.datad(\CPU|ULA|Mux26~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~6 .lut_mask = 16'hBBC0;
defparam \CPU|ULA|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Mux26~7 (
// Equation(s):
// \CPU|ULA|Mux26~7_combout  = (\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux26~6_combout ))) # (!\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Add2~10_combout )))) # (!\CPU|ULA|Mux27~8_combout  & (((\CPU|ULA|Mux26~6_combout ))))

	.dataa(\CPU|ULA|Mux27~8_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|ULA|Add2~10_combout ),
	.datad(\CPU|ULA|Mux26~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~7 .lut_mask = 16'hFD20;
defparam \CPU|ULA|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \CPU|ULA|Mux26~8 (
// Equation(s):
// \CPU|ULA|Mux26~8_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux26~7_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~10_combout ))

	.dataa(\CPU|ULA|Add3~10_combout ),
	.datab(gnd),
	.datac(\CPU|ULA|Mux27~10_combout ),
	.datad(\CPU|ULA|Mux26~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux26~8 .lut_mask = 16'hFA0A;
defparam \CPU|ULA|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[4]~11 (
// Equation(s):
// \CPU|Mux_4|M2R[4]~11_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[4]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\Switches[4]~input_o ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[4]~11 .lut_mask = 16'hE4A0;
defparam \CPU|Mux_4|M2R[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[4]~12 (
// Equation(s):
// \CPU|Mux_4|M2R[4]~12_combout  = (\CPU|Mux_4|M2R[4]~11_combout ) # ((\CPU|Mux_4|M2R[6]~3_combout  & \CPU|ULA|Mux27~19_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[6]~3_combout ),
	.datac(\CPU|ULA|Mux27~19_combout ),
	.datad(\CPU|Mux_4|M2R[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[4]~12 .lut_mask = 16'hFFC0;
defparam \CPU|Mux_4|M2R[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \CPU|Reg|Registros~708 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[4]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~708 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2415 (
// Equation(s):
// \CPU|Reg|Registros~2415_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~676_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~644_q )))))

	.dataa(\CPU|Reg|Registros~676_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~644_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2415 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2416 (
// Equation(s):
// \CPU|Reg|Registros~2416_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2415_combout  & ((\CPU|Reg|Registros~740_q ))) # (!\CPU|Reg|Registros~2415_combout  & (\CPU|Reg|Registros~708_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2415_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~708_q ),
	.datac(\CPU|Reg|Registros~740_q ),
	.datad(\CPU|Reg|Registros~2415_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2416 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2417 (
// Equation(s):
// \CPU|Reg|Registros~2417_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~932_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~900_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~932_q ),
	.datac(\CPU|Reg|Registros~900_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2417 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2418 (
// Equation(s):
// \CPU|Reg|Registros~2418_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2417_combout  & ((\CPU|Reg|Registros~996_q ))) # (!\CPU|Reg|Registros~2417_combout  & (\CPU|Reg|Registros~964_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2417_combout ))))

	.dataa(\CPU|Reg|Registros~964_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~996_q ),
	.datad(\CPU|Reg|Registros~2417_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2418 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2419 (
// Equation(s):
// \CPU|Reg|Registros~2419_combout  = (\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2418_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2416_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~2416_combout ),
	.datac(\CPU|Reg|Registros~2507_combout ),
	.datad(\CPU|Reg|Registros~2418_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2419 .lut_mask = 16'hFC0C;
defparam \CPU|Reg|Registros~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2412 (
// Equation(s):
// \CPU|Reg|Registros~2412_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~260_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~4_q )))))

	.dataa(\CPU|Reg|Registros~260_q ),
	.datab(\CPU|Reg|Registros~4_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2412 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2413 (
// Equation(s):
// \CPU|Reg|Registros~2413_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2412_combout  & (\CPU|Reg|Registros~292_q )) # (!\CPU|Reg|Registros~2412_combout  & ((\CPU|Reg|Registros~36_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2412_combout ))))

	.dataa(\CPU|Reg|Registros~292_q ),
	.datab(\CPU|Reg|Registros~36_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2412_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2413 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2410 (
// Equation(s):
// \CPU|Reg|Registros~2410_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~324_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~68_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~324_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~68_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2410 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2411 (
// Equation(s):
// \CPU|Reg|Registros~2411_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2410_combout  & (\CPU|Reg|Registros~356_q )) # (!\CPU|Reg|Registros~2410_combout  & ((\CPU|Reg|Registros~100_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2410_combout ))))

	.dataa(\CPU|Reg|Registros~356_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~100_q ),
	.datad(\CPU|Reg|Registros~2410_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2411 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2414 (
// Equation(s):
// \CPU|Reg|Registros~2414_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2411_combout ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2413_combout ))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2413_combout ),
	.datad(\CPU|Reg|Registros~2411_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2414 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2420 (
// Equation(s):
// \CPU|Reg|Registros~2420_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2419_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2414_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2419_combout ),
	.datad(\CPU|Reg|Registros~2414_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2420 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[4]~28 (
// Equation(s):
// \CPU|MR2A|Saida[4]~28_combout  = (\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux29~2_combout )) # (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2420_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2420_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[4]~28 .lut_mask = 16'hCFC0;
defparam \CPU|MR2A|Saida[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \CPU|ULA|Mux27~11 (
// Equation(s):
// \CPU|ULA|Mux27~11_combout  = (\CPU|Reg|Registros~1496_combout  & ((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1496_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[4]~28_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|Reg|Registros~1496_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~11 .lut_mask = 16'hE685;
defparam \CPU|ULA|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \CPU|ULA|Mux27~15 (
// Equation(s):
// \CPU|ULA|Mux27~15_combout  = (\CPU|MI|Mux5~1_combout  & (\CPU|MR2A|Saida[4]~28_combout  & !\CPU|MI|Mux2~1_combout ))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(gnd),
	.datac(\CPU|MR2A|Saida[4]~28_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~15 .lut_mask = 16'h00A0;
defparam \CPU|ULA|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \CPU|ULA|Mux27~13 (
// Equation(s):
// \CPU|ULA|Mux27~13_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~8_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~6_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (\CPU|MI|Mux31~1_combout ))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~8_combout ),
	.datad(\CPU|ULA|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~13 .lut_mask = 16'hE6C4;
defparam \CPU|ULA|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  = (!\CPU|UC|WideOr2~0_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout )

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25 .lut_mask = 16'h0033;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[825]~325_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[824]~326_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352 .lut_mask = 16'hFE10;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[823]~327_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[822]~328_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[821]~329_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[820]~330_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[819]~331_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[818]~332_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[817]~333_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[816]~334_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[815]~335_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[814]~336_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[813]~337_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[812]~338_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[811]~339_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[810]~340_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[809]~341_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[808]~342_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[807]~343_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[806]~344_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[805]~345_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[804]~346_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[803]~347_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[802]~348_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[801]~349_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[800]~350_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & (\CPU|Reg|Registros~1515_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\CPU|Reg|Registros~1515_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout )))))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[858]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout  = (\CPU|Reg|Registros~1496_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1496_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1496_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1496_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout  = (\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout  = (\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ) # 
// (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout  = (\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47  = CARRY((\CPU|MR2A|Saida[23]~9_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout ))) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 )))

	.dataa(\CPU|MR2A|Saida[23]~9_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ))))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 )) # (!\CPU|MR2A|Saida[25]~7_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ) # (GND))) # (!\CPU|MR2A|Saida[25]~7_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout  & (\CPU|MR2A|Saida[25]~7_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout  & ((\CPU|MR2A|Saida[25]~7_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout ),
	.datab(\CPU|MR2A|Saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout  $ (\CPU|MR2A|Saida[26]~6_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ) # 
// (!\CPU|MR2A|Saida[26]~6_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout  & (!\CPU|MR2A|Saida[26]~6_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout ),
	.datab(\CPU|MR2A|Saida[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 )) # (!\CPU|MR2A|Saida[27]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ) # (GND))) # (!\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout  & (\CPU|MR2A|Saida[27]~5_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout  & ((\CPU|MR2A|Saida[27]~5_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout ),
	.datab(\CPU|MR2A|Saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Mux27~12 (
// Equation(s):
// \CPU|ULA|Mux27~12_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [4]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [4]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~12 .lut_mask = 16'hFCAA;
defparam \CPU|ULA|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Mux27~14 (
// Equation(s):
// \CPU|ULA|Mux27~14_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux27~13_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|ULA|Mux27~12_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|ULA|Mux27~13_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux27~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~14 .lut_mask = 16'h8288;
defparam \CPU|ULA|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Mux27~16 (
// Equation(s):
// \CPU|ULA|Mux27~16_combout  = (\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Mux27~4_combout )) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|ULA|Mux27~15_combout )) # (!\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux27~14_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|ULA|Mux27~15_combout ),
	.datad(\CPU|ULA|Mux27~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~16 .lut_mask = 16'hD9C8;
defparam \CPU|ULA|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \CPU|ULA|Mux27~17 (
// Equation(s):
// \CPU|ULA|Mux27~17_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux27~16_combout  & (\CPU|Reg|Registros~1496_combout )) # (!\CPU|ULA|Mux27~16_combout  & ((\CPU|ULA|Mux27~11_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux27~16_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1496_combout ),
	.datab(\CPU|ULA|Mux27~11_combout ),
	.datac(\CPU|ULA|Mux27~5_combout ),
	.datad(\CPU|ULA|Mux27~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~17 .lut_mask = 16'hAFC0;
defparam \CPU|ULA|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Mux27~18 (
// Equation(s):
// \CPU|ULA|Mux27~18_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~17_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~8_combout  & (\CPU|ULA|Add2~8_combout )) # (!\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Mux27~17_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Add2~8_combout ),
	.datac(\CPU|ULA|Mux27~8_combout ),
	.datad(\CPU|ULA|Mux27~17_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~18 .lut_mask = 16'hEF40;
defparam \CPU|ULA|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \CPU|ULA|Mux27~19 (
// Equation(s):
// \CPU|ULA|Mux27~19_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux27~18_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~8_combout ))

	.dataa(\CPU|ULA|Mux27~10_combout ),
	.datab(gnd),
	.datac(\CPU|ULA|Add3~8_combout ),
	.datad(\CPU|ULA|Mux27~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux27~19 .lut_mask = 16'hFA50;
defparam \CPU|ULA|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[3]~9 (
// Equation(s):
// \CPU|Mux_4|M2R[3]~9_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[3]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\Switches[3]~input_o ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[3]~9 .lut_mask = 16'hE4A0;
defparam \CPU|Mux_4|M2R[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[3]~10 (
// Equation(s):
// \CPU|Mux_4|M2R[3]~10_combout  = (\CPU|Mux_4|M2R[3]~9_combout ) # ((\CPU|ULA|Mux28~8_combout  & \CPU|Mux_4|M2R[6]~3_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[3]~9_combout ),
	.datac(\CPU|ULA|Mux28~8_combout ),
	.datad(\CPU|Mux_4|M2R[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[3]~10 .lut_mask = 16'hFCCC;
defparam \CPU|Mux_4|M2R[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \CPU|Reg|Registros~611 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~611 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1462 (
// Equation(s):
// \CPU|Reg|Registros~1462_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~611_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~611_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1462 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1461 (
// Equation(s):
// \CPU|Reg|Registros~1461_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~867_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(\CPU|Reg|Registros~867_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1461 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1463 (
// Equation(s):
// \CPU|Reg|Registros~1463_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1461_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1462_combout 
// ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1462_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~1461_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1463 .lut_mask = 16'hF4A4;
defparam \CPU|Reg|Registros~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1464 (
// Equation(s):
// \CPU|Reg|Registros~1464_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|MI|Mux10~1_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~931_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~899_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~899_q ),
	.datad(\CPU|Reg|Registros~931_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1464 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1465 (
// Equation(s):
// \CPU|Reg|Registros~1465_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1464_combout  & ((\CPU|Reg|Registros~995_q ))) # (!\CPU|Reg|Registros~1464_combout  & (\CPU|Reg|Registros~963_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1464_combout ))))

	.dataa(\CPU|Reg|Registros~963_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~995_q ),
	.datad(\CPU|Reg|Registros~1464_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1465 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1459 (
// Equation(s):
// \CPU|Reg|Registros~1459_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~707_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~643_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~643_q ),
	.datac(\CPU|Reg|Registros~707_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1459 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1460 (
// Equation(s):
// \CPU|Reg|Registros~1460_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1459_combout  & ((\CPU|Reg|Registros~739_q ))) # (!\CPU|Reg|Registros~1459_combout  & (\CPU|Reg|Registros~675_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1459_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~675_q ),
	.datac(\CPU|Reg|Registros~739_q ),
	.datad(\CPU|Reg|Registros~1459_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1460 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1466 (
// Equation(s):
// \CPU|Reg|Registros~1466_combout  = (\CPU|Reg|Registros~1463_combout  & ((\CPU|Reg|Registros~1465_combout ) # ((!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1463_combout  & (((\CPU|Reg|Registros~1460_combout  & \CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~1463_combout ),
	.datab(\CPU|Reg|Registros~1465_combout ),
	.datac(\CPU|Reg|Registros~1460_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1466 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1469 (
// Equation(s):
// \CPU|Reg|Registros~1469_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~35_q  & !\CPU|MI|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~35_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1469 .lut_mask = 16'hCC30;
defparam \CPU|Reg|Registros~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \CPU|Reg|Registros~419 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~419 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1470 (
// Equation(s):
// \CPU|Reg|Registros~1470_combout  = (\CPU|Reg|Registros~1469_combout  & (((\CPU|Reg|Registros~419_q )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1469_combout  & (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~291_q ))))

	.dataa(\CPU|Reg|Registros~1469_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~419_q ),
	.datad(\CPU|Reg|Registros~291_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1470 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \CPU|Reg|Registros~387 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~387 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1471 (
// Equation(s):
// \CPU|Reg|Registros~1471_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~259_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~3_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~3_q ),
	.datab(\CPU|Reg|Registros~259_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1471 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1472 (
// Equation(s):
// \CPU|Reg|Registros~1472_combout  = (\CPU|Reg|Registros~1471_combout  & ((\CPU|Reg|Registros~387_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~387_q ),
	.datad(\CPU|Reg|Registros~1471_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1472 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1473 (
// Equation(s):
// \CPU|Reg|Registros~1473_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~1470_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1472_combout 
// )))))

	.dataa(\CPU|Reg|Registros~1470_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1472_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1473 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \CPU|Reg|Registros~227 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~227 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1474 (
// Equation(s):
// \CPU|Reg|Registros~1474_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|Reg|Registros~227_q ) # (\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~99_q  & ((!\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~99_q ),
	.datac(\CPU|Reg|Registros~227_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1474 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1475 (
// Equation(s):
// \CPU|Reg|Registros~1475_combout  = (\CPU|Reg|Registros~1474_combout  & (!\CPU|MI|Mux7~1_combout )) # (!\CPU|Reg|Registros~1474_combout  & (\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~355_q ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1474_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~355_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1475 .lut_mask = 16'h3C0C;
defparam \CPU|Reg|Registros~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~195feeder (
// Equation(s):
// \CPU|Reg|Registros~195feeder_combout  = \CPU|Mux_4|M2R[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[3]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~195feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \CPU|Reg|Registros~195 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~195 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1467 (
// Equation(s):
// \CPU|Reg|Registros~1467_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~323_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~67_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~323_q ),
	.datad(\CPU|Reg|Registros~67_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1467 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \CPU|Reg|Registros~451 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~451 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1468 (
// Equation(s):
// \CPU|Reg|Registros~1468_combout  = (\CPU|Reg|Registros~1467_combout  & (((\CPU|Reg|Registros~451_q ) # (!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1467_combout  & (\CPU|Reg|Registros~195_q  & ((\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~195_q ),
	.datab(\CPU|Reg|Registros~1467_combout ),
	.datac(\CPU|Reg|Registros~451_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1468 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1476 (
// Equation(s):
// \CPU|Reg|Registros~1476_combout  = (\CPU|Reg|Registros~1473_combout  & ((\CPU|Reg|Registros~1475_combout ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1473_combout  & (((\CPU|MI|Mux9~0_combout  & \CPU|Reg|Registros~1468_combout ))))

	.dataa(\CPU|Reg|Registros~1473_combout ),
	.datab(\CPU|Reg|Registros~1475_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1468_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1476 .lut_mask = 16'hDA8A;
defparam \CPU|Reg|Registros~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1477 (
// Equation(s):
// \CPU|Reg|Registros~1477_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1466_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1476_combout )))

	.dataa(\CPU|Reg|Registros~1466_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1476_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1477 .lut_mask = 16'hAFA0;
defparam \CPU|Reg|Registros~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Mux28~0 (
// Equation(s):
// \CPU|ULA|Mux28~0_combout  = (\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1477_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[3]~29_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|Reg|Registros~1477_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~0 .lut_mask = 16'hE389;
defparam \CPU|ULA|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Mux28~4 (
// Equation(s):
// \CPU|ULA|Mux28~4_combout  = (!\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|MR2A|Saida[3]~29_combout ))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MR2A|Saida[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~4 .lut_mask = 16'h5000;
defparam \CPU|ULA|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Mux28~2 (
// Equation(s):
// \CPU|ULA|Mux28~2_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~6_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~4_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (\CPU|MI|Mux31~1_combout ))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~6_combout ),
	.datad(\CPU|ULA|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~2 .lut_mask = 16'hE6C4;
defparam \CPU|ULA|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2462_combout ) # ((\CPU|Reg|Registros~2461_combout ) # (\CPU|Reg|Registros~2463_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2462_combout ),
	.datac(\CPU|Reg|Registros~2461_combout ),
	.datad(\CPU|Reg|Registros~2463_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26 .lut_mask = 16'h5554;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[858]~351_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[857]~352_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[856]~353_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[855]~354_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[854]~355_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[853]~356_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[852]~357_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384 .lut_mask = 16'hF1E0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[851]~358_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[850]~359_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[849]~360_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[848]~361_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[847]~362_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[846]~363_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[845]~364_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[844]~365_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[843]~366_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393 .lut_mask = 16'hAAAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[842]~367_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[841]~368_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[840]~369_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396 .lut_mask = 16'hFE04;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[839]~370_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[838]~371_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[837]~372_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[836]~373_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[835]~374_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[834]~375_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402 .lut_mask = 16'hAAAC;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[833]~376_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[832]~377_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout  & (\CPU|Reg|Registros~1496_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout 
//  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\CPU|Reg|Registros~1496_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[891]~25_combout ),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1477_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1477_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1477_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1477_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout  = (\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 )) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ) # (GND))) # (!\CPU|MR2A|Saida[9]~23_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout  & (\CPU|MR2A|Saida[9]~23_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout  & ((\CPU|MR2A|Saida[9]~23_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout  = ((\CPU|MR2A|Saida[10]~22_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout  = ((\CPU|MR2A|Saida[14]~18_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout  = (\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39  = CARRY((\CPU|MR2A|Saida[19]~13_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 )))

	.dataa(\CPU|MR2A|Saida[19]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout  $ (\CPU|MR2A|Saida[20]~12_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ) # (GND))) # (!\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout  & (\CPU|MR2A|Saida[21]~11_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ) # 
// (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ))))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 )) # (!\CPU|MR2A|Saida[25]~7_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ) # (GND))) # (!\CPU|MR2A|Saida[25]~7_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout  & (\CPU|MR2A|Saida[25]~7_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout  & ((\CPU|MR2A|Saida[25]~7_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout ),
	.datab(\CPU|MR2A|Saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout  = ((\CPU|MR2A|Saida[26]~6_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 )) # (!\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ))))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 )) # (!\CPU|MR2A|Saida[27]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ) # (GND))) # (!\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout  & (\CPU|MR2A|Saida[27]~5_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout  & ((\CPU|MR2A|Saida[27]~5_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout ),
	.datab(\CPU|MR2A|Saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout  = ((\CPU|MR2A|Saida[28]~4_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57  = CARRY((\CPU|MR2A|Saida[28]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 )) # (!\CPU|MR2A|Saida[28]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ))))

	.dataa(\CPU|MR2A|Saida[28]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Mux28~1 (
// Equation(s):
// \CPU|ULA|Mux28~1_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|w513w [3]))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|w513w [3]),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~1 .lut_mask = 16'hFAD8;
defparam \CPU|ULA|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Mux28~3 (
// Equation(s):
// \CPU|ULA|Mux28~3_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux28~2_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|ULA|Mux28~1_combout )))))

	.dataa(\CPU|ULA|Mux28~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux28~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~3 .lut_mask = 16'h8488;
defparam \CPU|ULA|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Mux28~5 (
// Equation(s):
// \CPU|ULA|Mux28~5_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux28~4_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((!\CPU|ULA|Mux27~21_combout  & \CPU|ULA|Mux28~3_combout ))))

	.dataa(\CPU|ULA|Mux28~4_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|ULA|Mux28~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~5 .lut_mask = 16'hCBC8;
defparam \CPU|ULA|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Mux28~6 (
// Equation(s):
// \CPU|ULA|Mux28~6_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux28~5_combout  & (\CPU|Reg|Registros~1477_combout )) # (!\CPU|ULA|Mux28~5_combout  & ((\CPU|ULA|Mux28~0_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux28~5_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Reg|Registros~1477_combout ),
	.datac(\CPU|ULA|Mux28~0_combout ),
	.datad(\CPU|ULA|Mux28~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~6 .lut_mask = 16'hDDA0;
defparam \CPU|ULA|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Mux28~7 (
// Equation(s):
// \CPU|ULA|Mux28~7_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux28~6_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Add2~6_combout ))) # (!\CPU|ULA|Mux27~8_combout  & (\CPU|ULA|Mux28~6_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Mux27~8_combout ),
	.datac(\CPU|ULA|Mux28~6_combout ),
	.datad(\CPU|ULA|Add2~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~7 .lut_mask = 16'hF4B0;
defparam \CPU|ULA|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Mux28~8 (
// Equation(s):
// \CPU|ULA|Mux28~8_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux28~7_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~6_combout ))

	.dataa(gnd),
	.datab(\CPU|ULA|Mux27~10_combout ),
	.datac(\CPU|ULA|Add3~6_combout ),
	.datad(\CPU|ULA|Mux28~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux28~8 .lut_mask = 16'hFC30;
defparam \CPU|ULA|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \Switches[2]~input (
	.i(Switches[2]),
	.ibar(gnd),
	.o(\Switches[2]~input_o ));
// synopsys translate_off
defparam \Switches[2]~input .bus_hold = "false";
defparam \Switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[2]~7 (
// Equation(s):
// \CPU|Mux_4|M2R[2]~7_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[2]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\Switches[2]~input_o ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[2]~7 .lut_mask = 16'hEA40;
defparam \CPU|Mux_4|M2R[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[2]~8 (
// Equation(s):
// \CPU|Mux_4|M2R[2]~8_combout  = (\CPU|Mux_4|M2R[2]~7_combout ) # ((\CPU|Mux_4|M2R[6]~3_combout  & \CPU|ULA|Mux29~8_combout ))

	.dataa(\CPU|Mux_4|M2R[2]~7_combout ),
	.datab(\CPU|Mux_4|M2R[6]~3_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Mux29~8_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[2]~8 .lut_mask = 16'hEEAA;
defparam \CPU|Mux_4|M2R[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \CPU|Reg|Registros~290 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~290 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2432 (
// Equation(s):
// \CPU|Reg|Registros~2432_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~98_q ) # ((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~34_q  & !\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~98_q ),
	.datac(\CPU|Reg|Registros~34_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2432 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2433 (
// Equation(s):
// \CPU|Reg|Registros~2433_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2432_combout  & ((\CPU|Reg|Registros~354_q ))) # (!\CPU|Reg|Registros~2432_combout  & (\CPU|Reg|Registros~290_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2432_combout ))))

	.dataa(\CPU|Reg|Registros~290_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~354_q ),
	.datad(\CPU|Reg|Registros~2432_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2433 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2434 (
// Equation(s):
// \CPU|Reg|Registros~2434_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~66_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~2_q ))))

	.dataa(\CPU|Reg|Registros~2_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~66_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2434 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2435 (
// Equation(s):
// \CPU|Reg|Registros~2435_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2434_combout  & ((\CPU|Reg|Registros~322_q ))) # (!\CPU|Reg|Registros~2434_combout  & (\CPU|Reg|Registros~258_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2434_combout ))))

	.dataa(\CPU|Reg|Registros~258_q ),
	.datab(\CPU|Reg|Registros~322_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2434_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2435 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2436 (
// Equation(s):
// \CPU|Reg|Registros~2436_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2433_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2435_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2433_combout ),
	.datad(\CPU|Reg|Registros~2435_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2436 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2439 (
// Equation(s):
// \CPU|Reg|Registros~2439_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~962_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~706_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~962_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~706_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2439 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2440 (
// Equation(s):
// \CPU|Reg|Registros~2440_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2439_combout  & ((\CPU|Reg|Registros~994_q ))) # (!\CPU|Reg|Registros~2439_combout  & (\CPU|Reg|Registros~738_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2439_combout ))))

	.dataa(\CPU|Reg|Registros~738_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~994_q ),
	.datad(\CPU|Reg|Registros~2439_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2440 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2437 (
// Equation(s):
// \CPU|Reg|Registros~2437_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~898_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~642_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~898_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~642_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2437 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2438 (
// Equation(s):
// \CPU|Reg|Registros~2438_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2437_combout  & ((\CPU|Reg|Registros~930_q ))) # (!\CPU|Reg|Registros~2437_combout  & (\CPU|Reg|Registros~674_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2437_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~674_q ),
	.datac(\CPU|Reg|Registros~930_q ),
	.datad(\CPU|Reg|Registros~2437_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2438 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2441 (
// Equation(s):
// \CPU|Reg|Registros~2441_combout  = (\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2440_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2438_combout )))

	.dataa(\CPU|Reg|Registros~2440_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2507_combout ),
	.datad(\CPU|Reg|Registros~2438_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2441 .lut_mask = 16'hAFA0;
defparam \CPU|Reg|Registros~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2442 (
// Equation(s):
// \CPU|Reg|Registros~2442_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2441_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2436_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2436_combout ),
	.datad(\CPU|Reg|Registros~2441_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2442 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \CPU|MR2A|Saida[2]~30 (
// Equation(s):
// \CPU|MR2A|Saida[2]~30_combout  = (\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux29~2_combout )) # (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2442_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2442_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[2]~30 .lut_mask = 16'hCFC0;
defparam \CPU|MR2A|Saida[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Mux29~0 (
// Equation(s):
// \CPU|ULA|Mux29~0_combout  = (\CPU|Reg|Registros~1458_combout  & ((\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[2]~30_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1458_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~0 .lut_mask = 16'hE389;
defparam \CPU|ULA|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Mux29~4 (
// Equation(s):
// \CPU|ULA|Mux29~4_combout  = (\CPU|MI|Mux5~1_combout  & (\CPU|MR2A|Saida[2]~30_combout  & !\CPU|MI|Mux2~1_combout ))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~4 .lut_mask = 16'h0808;
defparam \CPU|ULA|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Mux29~2 (
// Equation(s):
// \CPU|ULA|Mux29~2_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~4_combout ) # (!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~2_combout  & ((\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add0~2_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~4_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~2 .lut_mask = 16'hE2CC;
defparam \CPU|ULA|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|Reg|Registros~2462_combout ) # (\CPU|Reg|Registros~2463_combout )))

	.dataa(gnd),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2462_combout ),
	.datad(\CPU|Reg|Registros~2463_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27 .lut_mask = 16'h3330;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[891]~378_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[890]~379_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[889]~380_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[888]~381_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[887]~382_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[886]~383_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[885]~384_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[884]~385_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[883]~386_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[882]~387_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[881]~388_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[880]~389_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[879]~390_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[878]~391_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[877]~392_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[876]~393_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[875]~394_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[874]~395_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[873]~396_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[872]~397_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[871]~398_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[870]~399_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[869]~400_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[868]~401_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[867]~402_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[866]~403_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[865]~404_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[864]~405_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & (((\CPU|Reg|Registros~1477_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\CPU|Reg|Registros~1477_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1477_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[924]~26_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout  = (\CPU|Reg|Registros~1458_combout  & ((GND) # (!\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|Reg|Registros~1458_combout  & (\CPU|MR2A|Saida[0]~0_combout  $ (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1458_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1458_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout  = (\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout  $ (\CPU|MR2A|Saida[2]~30_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ) # 
// (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout  $ (\CPU|MR2A|Saida[4]~28_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout  $ (\CPU|MR2A|Saida[6]~26_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout  = ((\CPU|MR2A|Saida[8]~24_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 )) # (!\CPU|MR2A|Saida[11]~21_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout  & ((\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ) # (GND))) # (!\CPU|MR2A|Saida[11]~21_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout  & (\CPU|MR2A|Saida[11]~21_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout  & ((\CPU|MR2A|Saida[11]~21_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout ),
	.datab(\CPU|MR2A|Saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout  = ((\CPU|MR2A|Saida[12]~20_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 )) # (!\CPU|MR2A|Saida[13]~19_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout  & ((\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ) # (GND))) # (!\CPU|MR2A|Saida[13]~19_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout  $ (\CPU|MR2A|Saida[16]~16_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 )) # (!\CPU|MR2A|Saida[17]~15_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout  & ((\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ) # (GND))) # (!\CPU|MR2A|Saida[17]~15_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout  & (\CPU|MR2A|Saida[17]~15_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout  = ((\CPU|MR2A|Saida[18]~14_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 )) # (!\CPU|MR2A|Saida[19]~13_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout  & ((\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ) # (GND))) # (!\CPU|MR2A|Saida[19]~13_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout  = ((\CPU|MR2A|Saida[20]~12_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41  = CARRY((\CPU|MR2A|Saida[20]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 )) # (!\CPU|MR2A|Saida[20]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ) # (GND))) # (!\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout  & (\CPU|MR2A|Saida[21]~11_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ) # 
// (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout  $ (\CPU|MR2A|Saida[24]~8_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ) # 
// (!\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout  & (!\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout  = (\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout ))) # (!\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 )))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout  = ((\CPU|MR2A|Saida[26]~6_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 )) # (!\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ))))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout  = (\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55  = CARRY((\CPU|MR2A|Saida[27]~5_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout ))) # (!\CPU|MR2A|Saida[27]~5_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 )))

	.dataa(\CPU|MR2A|Saida[27]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout  $ (\CPU|MR2A|Saida[28]~4_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ) # 
// (!\CPU|MR2A|Saida[28]~4_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout  & (!\CPU|MR2A|Saida[28]~4_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout ),
	.datab(\CPU|MR2A|Saida[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout  & ((\CPU|MR2A|Saida[29]~3_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 )) # (!\CPU|MR2A|Saida[29]~3_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout  & ((\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ) # (GND))) # (!\CPU|MR2A|Saida[29]~3_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout  & (\CPU|MR2A|Saida[29]~3_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout  & ((\CPU|MR2A|Saida[29]~3_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout ),
	.datab(\CPU|MR2A|Saida[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Mux29~1 (
// Equation(s):
// \CPU|ULA|Mux29~1_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ) # (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|w513w [2]))

	.dataa(\CPU|ULA|Mult0|auto_generated|w513w [2]),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~1 .lut_mask = 16'hFACA;
defparam \CPU|ULA|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Mux29~3 (
// Equation(s):
// \CPU|ULA|Mux29~3_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux29~2_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|ULA|Mux29~1_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|ULA|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux29~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~3 .lut_mask = 16'h84C0;
defparam \CPU|ULA|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Mux29~5 (
// Equation(s):
// \CPU|ULA|Mux29~5_combout  = (\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Mux27~4_combout )) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|ULA|Mux29~4_combout )) # (!\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux29~3_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|ULA|Mux29~4_combout ),
	.datad(\CPU|ULA|Mux29~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~5 .lut_mask = 16'hD9C8;
defparam \CPU|ULA|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Mux29~6 (
// Equation(s):
// \CPU|ULA|Mux29~6_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux29~5_combout  & ((\CPU|Reg|Registros~1458_combout ))) # (!\CPU|ULA|Mux29~5_combout  & (\CPU|ULA|Mux29~0_combout )))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux29~5_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|ULA|Mux29~0_combout ),
	.datac(\CPU|Reg|Registros~1458_combout ),
	.datad(\CPU|ULA|Mux29~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~6 .lut_mask = 16'hF588;
defparam \CPU|ULA|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Mux29~7 (
// Equation(s):
// \CPU|ULA|Mux29~7_combout  = (\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux29~6_combout ))) # (!\CPU|ULA|Mux27~21_combout  & (\CPU|ULA|Add2~4_combout )))) # (!\CPU|ULA|Mux27~8_combout  & (((\CPU|ULA|Mux29~6_combout ))))

	.dataa(\CPU|ULA|Add2~4_combout ),
	.datab(\CPU|ULA|Mux27~8_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|ULA|Mux29~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~7 .lut_mask = 16'hFB08;
defparam \CPU|ULA|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Mux29~8 (
// Equation(s):
// \CPU|ULA|Mux29~8_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux29~7_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~4_combout ))

	.dataa(\CPU|ULA|Add3~4_combout ),
	.datab(\CPU|ULA|Mux27~10_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Mux29~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux29~8 .lut_mask = 16'hEE22;
defparam \CPU|ULA|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \Switches[1]~input (
	.i(Switches[1]),
	.ibar(gnd),
	.o(\Switches[1]~input_o ));
// synopsys translate_off
defparam \Switches[1]~input .bus_hold = "false";
defparam \Switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[1]~5 (
// Equation(s):
// \CPU|Mux_4|M2R[1]~5_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[1]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\Switches[1]~input_o ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[1]~5 .lut_mask = 16'hEA40;
defparam \CPU|Mux_4|M2R[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[1]~6 (
// Equation(s):
// \CPU|Mux_4|M2R[1]~6_combout  = (\CPU|Mux_4|M2R[1]~5_combout ) # ((\CPU|Mux_4|M2R[6]~3_combout  & \CPU|ULA|Mux30~8_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[6]~3_combout ),
	.datac(\CPU|Mux_4|M2R[1]~5_combout ),
	.datad(\CPU|ULA|Mux30~8_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[1]~6 .lut_mask = 16'hFCF0;
defparam \CPU|Mux_4|M2R[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \CPU|Reg|Registros~385 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~385 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1433 (
// Equation(s):
// \CPU|Reg|Registros~1433_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~257_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~257_q ),
	.datac(\CPU|Reg|Registros~1_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1433 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1434 (
// Equation(s):
// \CPU|Reg|Registros~1434_combout  = (\CPU|Reg|Registros~1433_combout  & ((\CPU|Reg|Registros~385_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~385_q ),
	.datad(\CPU|Reg|Registros~1433_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1434 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \CPU|Reg|Registros~417 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~417 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1431 (
// Equation(s):
// \CPU|Reg|Registros~1431_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~33_q  & !\CPU|MI|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~33_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1431 .lut_mask = 16'hCC30;
defparam \CPU|Reg|Registros~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1432 (
// Equation(s):
// \CPU|Reg|Registros~1432_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1431_combout  & (\CPU|Reg|Registros~417_q )) # (!\CPU|Reg|Registros~1431_combout  & ((\CPU|Reg|Registros~289_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1431_combout ))))

	.dataa(\CPU|Reg|Registros~417_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~289_q ),
	.datad(\CPU|Reg|Registros~1431_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1432 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1435 (
// Equation(s):
// \CPU|Reg|Registros~1435_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~1432_combout )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1434_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1434_combout ),
	.datad(\CPU|Reg|Registros~1432_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1435 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \CPU|Reg|Registros~225 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~225 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1436 (
// Equation(s):
// \CPU|Reg|Registros~1436_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~225_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~97_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~97_q ),
	.datac(\CPU|Reg|Registros~225_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1436 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1437 (
// Equation(s):
// \CPU|Reg|Registros~1437_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~353_q  & !\CPU|Reg|Registros~1436_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1436_combout )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~353_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1436_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1437 .lut_mask = 16'h5588;
defparam \CPU|Reg|Registros~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \CPU|Reg|Registros~193feeder (
// Equation(s):
// \CPU|Reg|Registros~193feeder_combout  = \CPU|Mux_4|M2R[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~193feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \CPU|Reg|Registros~193 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~193 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1429 (
// Equation(s):
// \CPU|Reg|Registros~1429_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~321_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~65_q )))))

	.dataa(\CPU|Reg|Registros~321_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~65_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1429 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \CPU|Reg|Registros~449 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~449 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1430 (
// Equation(s):
// \CPU|Reg|Registros~1430_combout  = (\CPU|Reg|Registros~1429_combout  & (((\CPU|Reg|Registros~449_q ) # (!\CPU|MI|Mux8~0_combout )))) # (!\CPU|Reg|Registros~1429_combout  & (\CPU|Reg|Registros~193_q  & ((\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~193_q ),
	.datab(\CPU|Reg|Registros~1429_combout ),
	.datac(\CPU|Reg|Registros~449_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1430 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1438 (
// Equation(s):
// \CPU|Reg|Registros~1438_combout  = (\CPU|Reg|Registros~1435_combout  & ((\CPU|Reg|Registros~1437_combout ) # ((!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1435_combout  & (((\CPU|MI|Mux9~0_combout  & \CPU|Reg|Registros~1430_combout ))))

	.dataa(\CPU|Reg|Registros~1435_combout ),
	.datab(\CPU|Reg|Registros~1437_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1430_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1438 .lut_mask = 16'hDA8A;
defparam \CPU|Reg|Registros~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1421 (
// Equation(s):
// \CPU|Reg|Registros~1421_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~705_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~641_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~641_q ),
	.datac(\CPU|Reg|Registros~705_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1421 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1422 (
// Equation(s):
// \CPU|Reg|Registros~1422_combout  = (\CPU|Reg|Registros~1421_combout  & ((\CPU|Reg|Registros~737_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1421_combout  & (((\CPU|Reg|Registros~673_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1421_combout ),
	.datab(\CPU|Reg|Registros~737_q ),
	.datac(\CPU|Reg|Registros~673_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1422 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \CPU|Reg|Registros~865 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~865 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1423 (
// Equation(s):
// \CPU|Reg|Registros~1423_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~865_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~865_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1423 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \CPU|Reg|Registros~609 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~609 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1424 (
// Equation(s):
// \CPU|Reg|Registros~1424_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~609_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~609_q ),
	.datad(\CPU|Reg|Registros~1400_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1424 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1425 (
// Equation(s):
// \CPU|Reg|Registros~1425_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1423_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1424_combout )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1423_combout ),
	.datad(\CPU|Reg|Registros~1424_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1425 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1426 (
// Equation(s):
// \CPU|Reg|Registros~1426_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~929_q )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~897_q )))))

	.dataa(\CPU|Reg|Registros~929_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~897_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1426 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1427 (
// Equation(s):
// \CPU|Reg|Registros~1427_combout  = (\CPU|Reg|Registros~1426_combout  & (((\CPU|Reg|Registros~993_q ) # (!\CPU|MI|Mux9~0_combout )))) # (!\CPU|Reg|Registros~1426_combout  & (\CPU|Reg|Registros~961_q  & ((\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|Reg|Registros~1426_combout ),
	.datab(\CPU|Reg|Registros~961_q ),
	.datac(\CPU|Reg|Registros~993_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1427 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1428 (
// Equation(s):
// \CPU|Reg|Registros~1428_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1425_combout  & ((\CPU|Reg|Registros~1427_combout ))) # (!\CPU|Reg|Registros~1425_combout  & (\CPU|Reg|Registros~1422_combout )))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1425_combout ))))

	.dataa(\CPU|Reg|Registros~1422_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1425_combout ),
	.datad(\CPU|Reg|Registros~1427_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1428 .lut_mask = 16'hF838;
defparam \CPU|Reg|Registros~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1439 (
// Equation(s):
// \CPU|Reg|Registros~1439_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1428_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1438_combout ))

	.dataa(\CPU|Reg|Registros~1438_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1428_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1439 .lut_mask = 16'hEE22;
defparam \CPU|Reg|Registros~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Mux30~0 (
// Equation(s):
// \CPU|ULA|Mux30~0_combout  = (\CPU|Reg|Registros~1439_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1439_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[1]~31_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux30~1_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MR2A|Saida[1]~31_combout ),
	.datad(\CPU|Reg|Registros~1439_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~0 .lut_mask = 16'hACD1;
defparam \CPU|ULA|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Mux30~4 (
// Equation(s):
// \CPU|ULA|Mux30~4_combout  = (\CPU|MR2A|Saida[1]~31_combout  & (\CPU|MI|Mux5~1_combout  & !\CPU|MI|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~4 .lut_mask = 16'h00C0;
defparam \CPU|ULA|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Mux30~2 (
// Equation(s):
// \CPU|ULA|Mux30~2_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~2_combout )) # (!\CPU|MI|Mux29~2_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|MI|Mux29~2_combout  & (\CPU|ULA|Add0~0_combout )))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~0_combout ),
	.datad(\CPU|ULA|Add1~2_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~2 .lut_mask = 16'hEA62;
defparam \CPU|ULA|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[924]~406_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[923]~407_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[922]~408_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[921]~409_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[920]~410_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[919]~411_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[918]~412_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[917]~413_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[916]~414_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[915]~415_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[914]~416_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[913]~417_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[912]~418_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[911]~419_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[910]~420_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[909]~421_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450 .lut_mask = 16'hFE02;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[908]~422_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[907]~423_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[906]~424_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[905]~425_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[904]~426_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[903]~427_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[902]~428_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[901]~429_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[900]~430_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[899]~431_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[898]~432_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[897]~433_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout )))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[896]~434_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463 .lut_mask = 16'hFE04;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout  & (\CPU|Reg|Registros~1458_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout 
//  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\CPU|Reg|Registros~1458_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[957]~27_combout ),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout  = (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|Reg|Registros~1439_combout  $ (VCC))) # (!\CPU|MR2A|Saida[0]~0_combout  & ((\CPU|Reg|Registros~1439_combout ) # (GND)))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1  = CARRY((\CPU|Reg|Registros~1439_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1439_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 )) # (!\CPU|MR2A|Saida[1]~31_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout  & ((\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ) # (GND))) # (!\CPU|MR2A|Saida[1]~31_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout  = ((\CPU|MR2A|Saida[2]~30_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 )) # (!\CPU|MR2A|Saida[3]~29_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout  & ((\CPU|MR2A|Saida[3]~29_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ) # (GND))) # (!\CPU|MR2A|Saida[3]~29_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout  & (\CPU|MR2A|Saida[3]~29_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout  = ((\CPU|MR2A|Saida[4]~28_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 )) # (!\CPU|MR2A|Saida[4]~28_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ))))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 )) # (!\CPU|MR2A|Saida[5]~27_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout  & ((\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ) # (GND))) # (!\CPU|MR2A|Saida[5]~27_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout  & (\CPU|MR2A|Saida[5]~27_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout  = ((\CPU|MR2A|Saida[6]~26_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 )) # (!\CPU|MR2A|Saida[6]~26_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ))))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 )) # (!\CPU|MR2A|Saida[7]~25_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout  & ((\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ) # (GND))) # (!\CPU|MR2A|Saida[7]~25_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout  $ (\CPU|MR2A|Saida[8]~24_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ) # 
// (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout  = (\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout  $ (\CPU|MR2A|Saida[10]~22_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout  = (\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout  $ (\CPU|MR2A|Saida[12]~20_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ) # 
// (!\CPU|MR2A|Saida[12]~20_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout  & (!\CPU|MR2A|Saida[12]~20_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout ),
	.datab(\CPU|MR2A|Saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout  = (\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout ))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 )))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout  $ (\CPU|MR2A|Saida[14]~18_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ) # 
// (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 )) # (!\CPU|MR2A|Saida[15]~17_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout  & ((\CPU|MR2A|Saida[15]~17_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ) # (GND))) # (!\CPU|MR2A|Saida[15]~17_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout  & (\CPU|MR2A|Saida[15]~17_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout  = ((\CPU|MR2A|Saida[16]~16_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33  = CARRY((\CPU|MR2A|Saida[16]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 )) # (!\CPU|MR2A|Saida[16]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout  = (\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout  $ (\CPU|MR2A|Saida[18]~14_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ) # 
// (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout  = (\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[19]~13_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39  = CARRY((\CPU|MR2A|Saida[19]~13_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout ))) # (!\CPU|MR2A|Saida[19]~13_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 )))

	.dataa(\CPU|MR2A|Saida[19]~13_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout  = ((\CPU|MR2A|Saida[20]~12_combout  $ (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41  = CARRY((\CPU|MR2A|Saida[20]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 )) # (!\CPU|MR2A|Saida[20]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 .lut_mask = 16'h964D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 )) # (!\CPU|MR2A|Saida[21]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout  & ((\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ) # (GND))) # (!\CPU|MR2A|Saida[21]~11_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout  & (\CPU|MR2A|Saida[21]~11_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ) # 
// (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout  & (\CPU|MR2A|Saida[23]~9_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout  $ (\CPU|MR2A|Saida[24]~8_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ) # 
// (!\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout  & (!\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout  = (\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout ))) # (!\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 )))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout  $ (\CPU|MR2A|Saida[26]~6_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ) # 
// (!\CPU|MR2A|Saida[26]~6_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout  & (!\CPU|MR2A|Saida[26]~6_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout ),
	.datab(\CPU|MR2A|Saida[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 )) # (!\CPU|MR2A|Saida[27]~5_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53  & VCC)))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ) # (GND))) # (!\CPU|MR2A|Saida[27]~5_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout  & (\CPU|MR2A|Saida[27]~5_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout  & ((\CPU|MR2A|Saida[27]~5_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout ),
	.datab(\CPU|MR2A|Saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 .lut_mask = 16'h694D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout  $ (\CPU|MR2A|Saida[28]~4_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ) # 
// (!\CPU|MR2A|Saida[28]~4_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout  & (!\CPU|MR2A|Saida[28]~4_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout ),
	.datab(\CPU|MR2A|Saida[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout  = (\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  & 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ) # (GND))))) # 
// (!\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57  & VCC)) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ))))
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59  = CARRY((\CPU|MR2A|Saida[29]~3_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout ))) # (!\CPU|MR2A|Saida[29]~3_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 )))

	.dataa(\CPU|MR2A|Saida[29]~3_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 .lut_mask = 16'h692B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout  = ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout  $ (\CPU|MR2A|Saida[30]~2_combout  $ 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 )))) # (GND)
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ) # 
// (!\CPU|MR2A|Saida[30]~2_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout  & (!\CPU|MR2A|Saida[30]~2_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout ),
	.datab(\CPU|MR2A|Saida[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 .lut_mask = 16'h962B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  = !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 .lut_mask = 16'h0F0F;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Mux30~1 (
// Equation(s):
// \CPU|ULA|Mux30~1_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[31]~1_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Mult0|auto_generated|w513w 
// [1]))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|w513w [1]),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~1 .lut_mask = 16'hFCB8;
defparam \CPU|ULA|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Mux30~3 (
// Equation(s):
// \CPU|ULA|Mux30~3_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|ULA|Mux30~2_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|ULA|Mux30~1_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Mux30~2_combout ),
	.datad(\CPU|ULA|Mux30~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~3 .lut_mask = 16'h82A0;
defparam \CPU|ULA|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Mux30~5 (
// Equation(s):
// \CPU|ULA|Mux30~5_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux27~21_combout ) # ((\CPU|ULA|Mux30~4_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux30~3_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|ULA|Mux30~4_combout ),
	.datad(\CPU|ULA|Mux30~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~5 .lut_mask = 16'hB9A8;
defparam \CPU|ULA|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Mux30~6 (
// Equation(s):
// \CPU|ULA|Mux30~6_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|ULA|Mux30~5_combout  & (\CPU|Reg|Registros~1439_combout )) # (!\CPU|ULA|Mux30~5_combout  & ((\CPU|ULA|Mux30~0_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & (((\CPU|ULA|Mux30~5_combout ))))

	.dataa(\CPU|Reg|Registros~1439_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|ULA|Mux30~0_combout ),
	.datad(\CPU|ULA|Mux30~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~6 .lut_mask = 16'hBBC0;
defparam \CPU|ULA|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Mux30~7 (
// Equation(s):
// \CPU|ULA|Mux30~7_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux30~6_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~8_combout  & (\CPU|ULA|Add2~2_combout )) # (!\CPU|ULA|Mux27~8_combout  & ((\CPU|ULA|Mux30~6_combout )))))

	.dataa(\CPU|ULA|Add2~2_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|ULA|Mux27~8_combout ),
	.datad(\CPU|ULA|Mux30~6_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~7 .lut_mask = 16'hEF20;
defparam \CPU|ULA|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Mux30~8 (
// Equation(s):
// \CPU|ULA|Mux30~8_combout  = (\CPU|ULA|Mux27~10_combout  & ((\CPU|ULA|Mux30~7_combout ))) # (!\CPU|ULA|Mux27~10_combout  & (\CPU|ULA|Add3~2_combout ))

	.dataa(gnd),
	.datab(\CPU|ULA|Add3~2_combout ),
	.datac(\CPU|ULA|Mux27~10_combout ),
	.datad(\CPU|ULA|Mux30~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux30~8 .lut_mask = 16'hFC0C;
defparam \CPU|ULA|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~39 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~39_combout  = (\CPU|Reg|Registros~1591_combout  & ((\CPU|MR2A|Saida[9]~23_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1591_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[9]~23_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|MR2A|Saida[9]~23_combout ),
	.datad(\CPU|Reg|Registros~1591_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~39 .lut_mask = 16'hCAB1;
defparam \CPU|Mux_4|M2R[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~43 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~43_combout  = (\CPU|Reg|Registros~2481_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2481_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~43 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~40 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~40_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|w513w [9]))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel[726]~5_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|w513w [9]),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~40 .lut_mask = 16'hFDA8;
defparam \CPU|Mux_4|M2R[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~41 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~41_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~18_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~16_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (\CPU|MI|Mux31~1_combout ))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Add1~18_combout ),
	.datad(\CPU|ULA|Add0~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~41 .lut_mask = 16'hE6C4;
defparam \CPU|Mux_4|M2R[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~42 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~42_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[9]~41_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[9]~40_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|Mux_4|M2R[9]~40_combout ),
	.datac(\CPU|Mux_4|M2R[9]~41_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~42 .lut_mask = 16'hB400;
defparam \CPU|Mux_4|M2R[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~44 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~44_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[9]~43_combout )) # (!\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[9]~42_combout 
// )))))

	.dataa(\CPU|Mux_4|M2R[9]~43_combout ),
	.datab(\CPU|Mux_4|M2R[9]~42_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~44 .lut_mask = 16'hFA0C;
defparam \CPU|Mux_4|M2R[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~45 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~45_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[9]~44_combout  & (\CPU|Reg|Registros~1591_combout )) # (!\CPU|Mux_4|M2R[9]~44_combout  & ((\CPU|Mux_4|M2R[9]~39_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[9]~44_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(\CPU|Mux_4|M2R[9]~39_combout ),
	.datad(\CPU|Mux_4|M2R[9]~44_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~45 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \Switches[9]~input (
	.i(Switches[9]),
	.ibar(gnd),
	.o(\Switches[9]~input_o ));
// synopsys translate_off
defparam \Switches[9]~input .bus_hold = "false";
defparam \Switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~46 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~46_combout  = (\CPU|Mux_4|M2R[7]~253_combout  & ((\CPU|Mux_4|M2R[7]~25_combout  & ((\Switches[9]~input_o ))) # (!\CPU|Mux_4|M2R[7]~25_combout  & (\CPU|ULA|Add3~18_combout )))) # (!\CPU|Mux_4|M2R[7]~253_combout  & 
// (((\CPU|Mux_4|M2R[7]~25_combout ))))

	.dataa(\CPU|ULA|Add3~18_combout ),
	.datab(\CPU|Mux_4|M2R[7]~253_combout ),
	.datac(\Switches[9]~input_o ),
	.datad(\CPU|Mux_4|M2R[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~46 .lut_mask = 16'hF388;
defparam \CPU|Mux_4|M2R[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~47 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~47_combout  = (\CPU|Mux_4|M2R[7]~24_combout  & ((\CPU|Mux_4|M2R[9]~46_combout  & (\CPU|ULA|Add2~18_combout )) # (!\CPU|Mux_4|M2R[9]~46_combout  & ((\CPU|Mux_4|M2R[9]~45_combout ))))) # (!\CPU|Mux_4|M2R[7]~24_combout  & 
// (((\CPU|Mux_4|M2R[9]~46_combout ))))

	.dataa(\CPU|ULA|Add2~18_combout ),
	.datab(\CPU|Mux_4|M2R[9]~45_combout ),
	.datac(\CPU|Mux_4|M2R[7]~24_combout ),
	.datad(\CPU|Mux_4|M2R[9]~46_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~47 .lut_mask = 16'hAFC0;
defparam \CPU|Mux_4|M2R[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[9]~48 (
// Equation(s):
// \CPU|Mux_4|M2R[9]~48_combout  = (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a9 )) # (!\CPU|UC|Decoder0~1_combout  & ((\CPU|Mux_4|M2R[9]~47_combout )))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[9]~47_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[9]~48 .lut_mask = 16'hBB88;
defparam \CPU|Mux_4|M2R[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \CPU|Reg|Registros~425 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~425 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2344 (
// Equation(s):
// \CPU|Reg|Registros~2344_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~297_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~41_q )))))

	.dataa(\CPU|Reg|Registros~297_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~41_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2344 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2345 (
// Equation(s):
// \CPU|Reg|Registros~2345_combout  = (\CPU|Reg|Registros~2344_combout  & ((\CPU|Reg|Registros~425_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~425_q ),
	.datad(\CPU|Reg|Registros~2344_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2345 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2351 (
// Equation(s):
// \CPU|Reg|Registros~2351_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~361_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~105_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~361_q ),
	.datac(\CPU|Reg|Registros~105_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2351 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2352 (
// Equation(s):
// \CPU|Reg|Registros~2352_combout  = (\CPU|Reg|Registros~2351_combout  & ((!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2351_combout  & (\CPU|Reg|Registros~233_q  & \CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|Reg|Registros~233_q ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2351_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2352 .lut_mask = 16'h0AF0;
defparam \CPU|Reg|Registros~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2348 (
// Equation(s):
// \CPU|Reg|Registros~2348_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~265_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~9_q )))))

	.dataa(\CPU|Reg|Registros~265_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~9_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2348 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2349 (
// Equation(s):
// \CPU|Reg|Registros~2349_combout  = (\CPU|Reg|Registros~2348_combout  & ((\CPU|Reg|Registros~393_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~393_q ),
	.datad(\CPU|Reg|Registros~2348_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2349 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2346 (
// Equation(s):
// \CPU|Reg|Registros~2346_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~329_q )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~73_q )))))

	.dataa(\CPU|Reg|Registros~329_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~73_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2346 .lut_mask = 16'hEE30;
defparam \CPU|Reg|Registros~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2347 (
// Equation(s):
// \CPU|Reg|Registros~2347_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2346_combout  & ((\CPU|Reg|Registros~457_q ))) # (!\CPU|Reg|Registros~2346_combout  & (\CPU|Reg|Registros~201_q )))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2346_combout ))))

	.dataa(\CPU|Reg|Registros~201_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~457_q ),
	.datad(\CPU|Reg|Registros~2346_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2347 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2350 (
// Equation(s):
// \CPU|Reg|Registros~2350_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout ) # ((\CPU|Reg|Registros~2347_combout )))) # (!\CPU|MI|Mux14~1_combout  & (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2349_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2349_combout ),
	.datad(\CPU|Reg|Registros~2347_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2350 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2353 (
// Equation(s):
// \CPU|Reg|Registros~2353_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2350_combout  & ((\CPU|Reg|Registros~2352_combout ))) # (!\CPU|Reg|Registros~2350_combout  & (\CPU|Reg|Registros~2345_combout )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2350_combout ))))

	.dataa(\CPU|Reg|Registros~2345_combout ),
	.datab(\CPU|Reg|Registros~2352_combout ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2350_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2353 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \CPU|MR2A|Saida[9]~23 (
// Equation(s):
// \CPU|MR2A|Saida[9]~23_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2343_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2353_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2353_combout ),
	.datad(\CPU|Reg|Registros~2343_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[9]~23 .lut_mask = 16'h5410;
defparam \CPU|MR2A|Saida[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|sel[231] (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|sel [231] = (\CPU|MR2A|Saida[10]~22_combout ) # ((\CPU|MR2A|Saida[9]~23_combout ) # ((\CPU|MR2A|Saida[8]~24_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout )))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(\CPU|MR2A|Saida[8]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[330]~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[231] .lut_mask = 16'hFEFF;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|sel[231] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  = (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & !\CPU|MR2A|Saida[7]~25_combout )

	.dataa(gnd),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datac(gnd),
	.datad(\CPU|MR2A|Saida[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11 .lut_mask = 16'h0033;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21 .lut_mask = 16'hCEC4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|sel [231] & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[198]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout ))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[231]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36 .lut_mask = 16'hAAE2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[264]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~8_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\CPU|ULA|Mult0|auto_generated|op_2~7 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~9  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~7 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4  & !\CPU|ULA|Mult0|auto_generated|op_2~7 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~7 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~8_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~8_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\CPU|ULA|Mult0|auto_generated|op_2~8_combout  $ (!\CPU|ULA|Mult0|auto_generated|op_1~7 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~9  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\CPU|ULA|Mult0|auto_generated|op_2~8_combout ) # (!\CPU|ULA|Mult0|auto_generated|op_1~7 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (\CPU|ULA|Mult0|auto_generated|op_2~8_combout  & !\CPU|ULA|Mult0|auto_generated|op_1~7 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~7 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~8_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~164 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~164_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ) # ((!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout )))) # (!\CPU|MI|Mux31~1_combout  
// & (((\CPU|ULA|Mult0|auto_generated|op_1~8_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_1~8_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[297]~13_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~164 .lut_mask = 16'hAFCC;
defparam \CPU|Mux_4|M2R[22]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \CPU|ULA|Add1~44 (
// Equation(s):
// \CPU|ULA|Add1~44_combout  = (\CPU|Reg|Registros~1838_combout  & ((GND) # (!\CPU|ULA|Add1~43 ))) # (!\CPU|Reg|Registros~1838_combout  & (\CPU|ULA|Add1~43  $ (GND)))
// \CPU|ULA|Add1~45  = CARRY((\CPU|Reg|Registros~1838_combout ) # (!\CPU|ULA|Add1~43 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1838_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~43 ),
	.combout(\CPU|ULA|Add1~44_combout ),
	.cout(\CPU|ULA|Add1~45 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~44 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \CPU|ULA|Add0~42 (
// Equation(s):
// \CPU|ULA|Add0~42_combout  = (\CPU|Reg|Registros~1838_combout  & (!\CPU|ULA|Add0~41 )) # (!\CPU|Reg|Registros~1838_combout  & ((\CPU|ULA|Add0~41 ) # (GND)))
// \CPU|ULA|Add0~43  = CARRY((!\CPU|ULA|Add0~41 ) # (!\CPU|Reg|Registros~1838_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1838_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~41 ),
	.combout(\CPU|ULA|Add0~42_combout ),
	.cout(\CPU|ULA|Add0~43 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~42 .lut_mask = 16'h3C3F;
defparam \CPU|ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~165 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~165_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~44_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~42_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add1~44_combout ),
	.datab(\CPU|ULA|Add0~42_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~165 .lut_mask = 16'hAFC0;
defparam \CPU|Mux_4|M2R[22]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~166 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~166_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[22]~165_combout  $ (((\CPU|Mux_4|M2R[22]~164_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[22]~164_combout ),
	.datab(\CPU|Mux_4|M2R[22]~165_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~166 .lut_mask = 16'hC600;
defparam \CPU|Mux_4|M2R[22]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~168 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~168_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[22]~167_combout )) # (!\CPU|ULA|Mux27~4_combout  & 
// ((\CPU|Mux_4|M2R[22]~166_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[22]~167_combout ),
	.datac(\CPU|Mux_4|M2R[22]~166_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~168 .lut_mask = 16'hEE50;
defparam \CPU|Mux_4|M2R[22]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~169 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~169_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[22]~168_combout  & ((\CPU|Reg|Registros~1838_combout ))) # (!\CPU|Mux_4|M2R[22]~168_combout  & (\CPU|Mux_4|M2R[22]~163_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[22]~168_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Mux_4|M2R[22]~163_combout ),
	.datac(\CPU|Reg|Registros~1838_combout ),
	.datad(\CPU|Mux_4|M2R[22]~168_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~169 .lut_mask = 16'hF588;
defparam \CPU|Mux_4|M2R[22]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \CPU|ULA|Add3~44 (
// Equation(s):
// \CPU|ULA|Add3~44_combout  = ((\CPU|Reg|Registros~1838_combout  $ (\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|ULA|Add3~43 )))) # (GND)
// \CPU|ULA|Add3~45  = CARRY((\CPU|Reg|Registros~1838_combout  & ((!\CPU|ULA|Add3~43 ) # (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|Reg|Registros~1838_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|Add3~43 )))

	.dataa(\CPU|Reg|Registros~1838_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~43 ),
	.combout(\CPU|ULA|Add3~44_combout ),
	.cout(\CPU|ULA|Add3~45 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~44 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~170 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~170_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a22 ) # (!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~44_combout  & 
// ((\CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|ULA|Add3~44_combout ),
	.datab(\CPU|Mux_4|M2R[22]~87_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~170 .lut_mask = 16'hE2CC;
defparam \CPU|Mux_4|M2R[22]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \CPU|ULA|Add2~44 (
// Equation(s):
// \CPU|ULA|Add2~44_combout  = ((\CPU|MR2A|Saida[22]~10_combout  $ (\CPU|Reg|Registros~1838_combout  $ (!\CPU|ULA|Add2~43 )))) # (GND)
// \CPU|ULA|Add2~45  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|Reg|Registros~1838_combout ) # (!\CPU|ULA|Add2~43 ))) # (!\CPU|MR2A|Saida[22]~10_combout  & (\CPU|Reg|Registros~1838_combout  & !\CPU|ULA|Add2~43 )))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|Reg|Registros~1838_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~43 ),
	.combout(\CPU|ULA|Add2~44_combout ),
	.cout(\CPU|ULA|Add2~45 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~44 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[22]~171 (
// Equation(s):
// \CPU|Mux_4|M2R[22]~171_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[22]~170_combout  & ((\CPU|ULA|Add2~44_combout ))) # (!\CPU|Mux_4|M2R[22]~170_combout  & (\CPU|Mux_4|M2R[22]~169_combout )))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[22]~170_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|Mux_4|M2R[22]~169_combout ),
	.datac(\CPU|Mux_4|M2R[22]~170_combout ),
	.datad(\CPU|ULA|Add2~44_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[22]~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[22]~171 .lut_mask = 16'hF858;
defparam \CPU|Mux_4|M2R[22]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \CPU|Reg|Registros~214 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[22]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~214 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2135 (
// Equation(s):
// \CPU|Reg|Registros~2135_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~342_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~86_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~342_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~86_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2135 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2136 (
// Equation(s):
// \CPU|Reg|Registros~2136_combout  = (\CPU|Reg|Registros~2135_combout  & (((\CPU|Reg|Registros~470_q ) # (!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2135_combout  & (\CPU|Reg|Registros~214_q  & ((\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~214_q ),
	.datab(\CPU|Reg|Registros~2135_combout ),
	.datac(\CPU|Reg|Registros~470_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2136 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2142 (
// Equation(s):
// \CPU|Reg|Registros~2142_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~246_q )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~118_q )))))

	.dataa(\CPU|Reg|Registros~246_q ),
	.datab(\CPU|Reg|Registros~118_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2142 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2143 (
// Equation(s):
// \CPU|Reg|Registros~2143_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~374_q  & !\CPU|Reg|Registros~2142_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2142_combout )))

	.dataa(\CPU|Reg|Registros~374_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~2142_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2143 .lut_mask = 16'h3388;
defparam \CPU|Reg|Registros~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2137 (
// Equation(s):
// \CPU|Reg|Registros~2137_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|MI|Mux12~1_combout )) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & \CPU|Reg|Registros~54_q ))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~54_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2137 .lut_mask = 16'hA5A0;
defparam \CPU|Reg|Registros~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2138 (
// Equation(s):
// \CPU|Reg|Registros~2138_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2137_combout  & ((\CPU|Reg|Registros~438_q ))) # (!\CPU|Reg|Registros~2137_combout  & (\CPU|Reg|Registros~310_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2137_combout ))))

	.dataa(\CPU|Reg|Registros~310_q ),
	.datab(\CPU|Reg|Registros~438_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|Reg|Registros~2137_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2138 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2139 (
// Equation(s):
// \CPU|Reg|Registros~2139_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~278_q ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~22_q ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~22_q ),
	.datac(\CPU|Reg|Registros~278_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2139 .lut_mask = 16'hFA44;
defparam \CPU|Reg|Registros~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2140 (
// Equation(s):
// \CPU|Reg|Registros~2140_combout  = (\CPU|Reg|Registros~2139_combout  & ((\CPU|Reg|Registros~406_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~406_q ),
	.datad(\CPU|Reg|Registros~2139_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2140 .lut_mask = 16'hF300;
defparam \CPU|Reg|Registros~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2141 (
// Equation(s):
// \CPU|Reg|Registros~2141_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2138_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2140_combout 
// )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2138_combout ),
	.datad(\CPU|Reg|Registros~2140_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2141 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2144 (
// Equation(s):
// \CPU|Reg|Registros~2144_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2141_combout  & ((\CPU|Reg|Registros~2143_combout ))) # (!\CPU|Reg|Registros~2141_combout  & (\CPU|Reg|Registros~2136_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2141_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2136_combout ),
	.datac(\CPU|Reg|Registros~2143_combout ),
	.datad(\CPU|Reg|Registros~2141_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2144 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \CPU|MR2A|Saida[22]~10 (
// Equation(s):
// \CPU|MR2A|Saida[22]~10_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2134_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2144_combout ))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2144_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2134_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[22]~10 .lut_mask = 16'h5404;
defparam \CPU|MR2A|Saida[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \CPU|ULA|Add2~46 (
// Equation(s):
// \CPU|ULA|Add2~46_combout  = (\CPU|Reg|Registros~1857_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Add2~45  & VCC)) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Add2~45 )))) # (!\CPU|Reg|Registros~1857_combout  & 
// ((\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Add2~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Add2~45 ) # (GND)))))
// \CPU|ULA|Add2~47  = CARRY((\CPU|Reg|Registros~1857_combout  & (!\CPU|MR2A|Saida[23]~9_combout  & !\CPU|ULA|Add2~45 )) # (!\CPU|Reg|Registros~1857_combout  & ((!\CPU|ULA|Add2~45 ) # (!\CPU|MR2A|Saida[23]~9_combout ))))

	.dataa(\CPU|Reg|Registros~1857_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~45 ),
	.combout(\CPU|ULA|Add2~46_combout ),
	.cout(\CPU|ULA|Add2~47 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~46 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \CPU|ULA|Add1~46 (
// Equation(s):
// \CPU|ULA|Add1~46_combout  = (\CPU|Reg|Registros~1857_combout  & (\CPU|ULA|Add1~45  & VCC)) # (!\CPU|Reg|Registros~1857_combout  & (!\CPU|ULA|Add1~45 ))
// \CPU|ULA|Add1~47  = CARRY((!\CPU|Reg|Registros~1857_combout  & !\CPU|ULA|Add1~45 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1857_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~45 ),
	.combout(\CPU|ULA|Add1~46_combout ),
	.cout(\CPU|ULA|Add1~47 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~46 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \CPU|ULA|Add0~44 (
// Equation(s):
// \CPU|ULA|Add0~44_combout  = (\CPU|Reg|Registros~1857_combout  & (\CPU|ULA|Add0~43  $ (GND))) # (!\CPU|Reg|Registros~1857_combout  & (!\CPU|ULA|Add0~43  & VCC))
// \CPU|ULA|Add0~45  = CARRY((\CPU|Reg|Registros~1857_combout  & !\CPU|ULA|Add0~43 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1857_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~43 ),
	.combout(\CPU|ULA|Add0~44_combout ),
	.cout(\CPU|ULA|Add0~45 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~44 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~174 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~174_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~46_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout  & \CPU|ULA|Add0~44_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Add1~46_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Add0~44_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~174 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~10_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  & (\CPU|ULA|Mult0|auto_generated|op_2~9  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\CPU|ULA|Mult0|auto_generated|op_2~9 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\CPU|ULA|Mult0|auto_generated|op_2~9 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((\CPU|ULA|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~11  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5  & !\CPU|ULA|Mult0|auto_generated|op_2~9 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~9 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~9 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~10_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~10_combout  = (\CPU|ULA|Mult0|auto_generated|op_2~10_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  & (\CPU|ULA|Mult0|auto_generated|op_1~9  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\CPU|ULA|Mult0|auto_generated|op_1~9 )))) # (!\CPU|ULA|Mult0|auto_generated|op_2~10_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\CPU|ULA|Mult0|auto_generated|op_1~9 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~11  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~10_combout  & (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23  & !\CPU|ULA|Mult0|auto_generated|op_1~9 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~10_combout  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~9 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~10_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~9 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~10_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~173 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~173_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|op_1~10_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[264]~12_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~173 .lut_mask = 16'hF7A2;
defparam \CPU|Mux_4|M2R[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~175 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~175_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[23]~174_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[23]~173_combout )))))

	.dataa(\CPU|Mux_4|M2R[23]~174_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|Mux_4|M2R[23]~173_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~175 .lut_mask = 16'h8488;
defparam \CPU|Mux_4|M2R[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~176 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~176_combout  = (\CPU|Reg|Registros~2468_combout  & (!\CPU|UC|WideOr2~0_combout  & (\CPU|MI|Mux5~1_combout  & !\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|Reg|Registros~2468_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~176 .lut_mask = 16'h0020;
defparam \CPU|Mux_4|M2R[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~177 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~177_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[23]~176_combout ) # (\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[23]~175_combout  & ((!\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[23]~175_combout ),
	.datac(\CPU|Mux_4|M2R[23]~176_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~177 .lut_mask = 16'hAAE4;
defparam \CPU|Mux_4|M2R[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~172 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~172_combout  = (\CPU|Reg|Registros~1857_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1857_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[23]~9_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|Reg|Registros~1857_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~172 .lut_mask = 16'hE28D;
defparam \CPU|Mux_4|M2R[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~178 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~178_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[23]~177_combout  & ((\CPU|Reg|Registros~1857_combout ))) # (!\CPU|Mux_4|M2R[23]~177_combout  & (\CPU|Mux_4|M2R[23]~172_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (\CPU|Mux_4|M2R[23]~177_combout ))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Mux_4|M2R[23]~177_combout ),
	.datac(\CPU|Mux_4|M2R[23]~172_combout ),
	.datad(\CPU|Reg|Registros~1857_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~178 .lut_mask = 16'hEC64;
defparam \CPU|Mux_4|M2R[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \CPU|ULA|Add3~46 (
// Equation(s):
// \CPU|ULA|Add3~46_combout  = (\CPU|Reg|Registros~1857_combout  & ((\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Add3~45 )) # (!\CPU|MR2A|Saida[23]~9_combout  & (\CPU|ULA|Add3~45  & VCC)))) # (!\CPU|Reg|Registros~1857_combout  & 
// ((\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|ULA|Add3~45 ) # (GND))) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Add3~45 ))))
// \CPU|ULA|Add3~47  = CARRY((\CPU|Reg|Registros~1857_combout  & (\CPU|MR2A|Saida[23]~9_combout  & !\CPU|ULA|Add3~45 )) # (!\CPU|Reg|Registros~1857_combout  & ((\CPU|MR2A|Saida[23]~9_combout ) # (!\CPU|ULA|Add3~45 ))))

	.dataa(\CPU|Reg|Registros~1857_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~45 ),
	.combout(\CPU|ULA|Add3~46_combout ),
	.cout(\CPU|ULA|Add3~47 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~46 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~179 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~179_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a23 ))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~46_combout )))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~88_combout ),
	.datab(\CPU|ULA|Add3~46_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\CPU|Mux_4|M2R[22]~87_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~179 .lut_mask = 16'hF588;
defparam \CPU|Mux_4|M2R[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[23]~180 (
// Equation(s):
// \CPU|Mux_4|M2R[23]~180_combout  = (\CPU|Mux_4|M2R[23]~179_combout  & ((\CPU|ULA|Add2~46_combout ) # ((!\CPU|Mux_4|M2R[22]~86_combout )))) # (!\CPU|Mux_4|M2R[23]~179_combout  & (((\CPU|Mux_4|M2R[23]~178_combout  & \CPU|Mux_4|M2R[22]~86_combout ))))

	.dataa(\CPU|ULA|Add2~46_combout ),
	.datab(\CPU|Mux_4|M2R[23]~178_combout ),
	.datac(\CPU|Mux_4|M2R[23]~179_combout ),
	.datad(\CPU|Mux_4|M2R[22]~86_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[23]~180 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~247feeder (
// Equation(s):
// \CPU|Reg|Registros~247feeder_combout  = \CPU|Mux_4|M2R[23]~180_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[23]~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~247feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \CPU|Reg|Registros~247 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~247 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1854 (
// Equation(s):
// \CPU|Reg|Registros~1854_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~375_q )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~119_q )))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~119_q ),
	.datad(\CPU|Reg|Registros~375_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1854_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1854 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1855 (
// Equation(s):
// \CPU|Reg|Registros~1855_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~247_q  & !\CPU|Reg|Registros~1854_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1854_combout )))

	.dataa(\CPU|Reg|Registros~247_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1854_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1855_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1855 .lut_mask = 16'h3388;
defparam \CPU|Reg|Registros~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1851 (
// Equation(s):
// \CPU|Reg|Registros~1851_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~279_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~23_q )))))

	.dataa(\CPU|Reg|Registros~279_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~23_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1851_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1851 .lut_mask = 16'hE3E0;
defparam \CPU|Reg|Registros~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1852 (
// Equation(s):
// \CPU|Reg|Registros~1852_combout  = (\CPU|Reg|Registros~1851_combout  & ((\CPU|Reg|Registros~407_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~407_q ),
	.datab(\CPU|Reg|Registros~1851_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1852_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1852 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1849 (
// Equation(s):
// \CPU|Reg|Registros~1849_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~311_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~55_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~311_q ),
	.datad(\CPU|Reg|Registros~55_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1849_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1849 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1850 (
// Equation(s):
// \CPU|Reg|Registros~1850_combout  = (\CPU|Reg|Registros~1849_combout  & ((\CPU|Reg|Registros~439_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~439_q ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1849_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1850_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1850 .lut_mask = 16'hBB00;
defparam \CPU|Reg|Registros~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1853 (
// Equation(s):
// \CPU|Reg|Registros~1853_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~1850_combout )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1852_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1852_combout ),
	.datad(\CPU|Reg|Registros~1850_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1853_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1853 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1847 (
// Equation(s):
// \CPU|Reg|Registros~1847_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~343_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~87_q )))))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~343_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~87_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1847_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1847 .lut_mask = 16'hE5E0;
defparam \CPU|Reg|Registros~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1848 (
// Equation(s):
// \CPU|Reg|Registros~1848_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1847_combout  & (\CPU|Reg|Registros~471_q )) # (!\CPU|Reg|Registros~1847_combout  & ((\CPU|Reg|Registros~215_q ))))) # (!\CPU|MI|Mux8~0_combout  & 
// (((\CPU|Reg|Registros~1847_combout ))))

	.dataa(\CPU|Reg|Registros~471_q ),
	.datab(\CPU|Reg|Registros~215_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1847_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1848_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1848 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1856 (
// Equation(s):
// \CPU|Reg|Registros~1856_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1853_combout  & (\CPU|Reg|Registros~1855_combout )) # (!\CPU|Reg|Registros~1853_combout  & ((\CPU|Reg|Registros~1848_combout ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1853_combout ))))

	.dataa(\CPU|Reg|Registros~1855_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~1853_combout ),
	.datad(\CPU|Reg|Registros~1848_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1856_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1856 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1842 (
// Equation(s):
// \CPU|Reg|Registros~1842_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~631_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(\CPU|Reg|Registros~1400_combout ),
	.datab(\CPU|Reg|Registros~631_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1842_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1842 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1841 (
// Equation(s):
// \CPU|Reg|Registros~1841_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~887_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1404_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~887_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1841_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1841 .lut_mask = 16'hCC44;
defparam \CPU|Reg|Registros~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1843 (
// Equation(s):
// \CPU|Reg|Registros~1843_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout ) # (\CPU|Reg|Registros~1841_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~1842_combout  & (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~1842_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|Reg|Registros~1841_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1843_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1843 .lut_mask = 16'hCEC2;
defparam \CPU|Reg|Registros~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1839 (
// Equation(s):
// \CPU|Reg|Registros~1839_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~727_q ) # (\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~663_q  & ((!\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~663_q ),
	.datac(\CPU|Reg|Registros~727_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1839_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1839 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1840 (
// Equation(s):
// \CPU|Reg|Registros~1840_combout  = (\CPU|Reg|Registros~1839_combout  & ((\CPU|Reg|Registros~759_q ) # ((!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1839_combout  & (((\CPU|Reg|Registros~695_q  & \CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~759_q ),
	.datab(\CPU|Reg|Registros~1839_combout ),
	.datac(\CPU|Reg|Registros~695_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1840_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1840 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1844 (
// Equation(s):
// \CPU|Reg|Registros~1844_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~951_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~919_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~919_q ),
	.datac(\CPU|Reg|Registros~951_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1844_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1844 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1845 (
// Equation(s):
// \CPU|Reg|Registros~1845_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1844_combout  & (\CPU|Reg|Registros~1015_q )) # (!\CPU|Reg|Registros~1844_combout  & ((\CPU|Reg|Registros~983_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1844_combout ))))

	.dataa(\CPU|Reg|Registros~1015_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~983_q ),
	.datad(\CPU|Reg|Registros~1844_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1845_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1845 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1846 (
// Equation(s):
// \CPU|Reg|Registros~1846_combout  = (\CPU|Reg|Registros~1843_combout  & (((\CPU|Reg|Registros~1845_combout )) # (!\CPU|MI|Mux8~0_combout ))) # (!\CPU|Reg|Registros~1843_combout  & (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1840_combout )))

	.dataa(\CPU|Reg|Registros~1843_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1840_combout ),
	.datad(\CPU|Reg|Registros~1845_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1846_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1846 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1857 (
// Equation(s):
// \CPU|Reg|Registros~1857_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1846_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1856_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1856_combout ),
	.datac(\CPU|Reg|Registros~1846_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1857_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1857 .lut_mask = 16'hF0CC;
defparam \CPU|Reg|Registros~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \CPU|ULA|Add2~48 (
// Equation(s):
// \CPU|ULA|Add2~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|Reg|Registros~1871_combout  $ (!\CPU|ULA|Add2~47 )))) # (GND)
// \CPU|ULA|Add2~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|Reg|Registros~1871_combout ) # (!\CPU|ULA|Add2~47 ))) # (!\CPU|MR2A|Saida[24]~8_combout  & (\CPU|Reg|Registros~1871_combout  & !\CPU|ULA|Add2~47 )))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~47 ),
	.combout(\CPU|ULA|Add2~48_combout ),
	.cout(\CPU|ULA|Add2~49 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~48 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~181 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~181_combout  = (\CPU|Reg|Registros~1871_combout  & ((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1871_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|MI|Mux30~1_combout ),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(\CPU|MR2A|Saida[24]~8_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~181 .lut_mask = 16'hBC91;
defparam \CPU|Mux_4|M2R[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~12_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\CPU|ULA|Mult0|auto_generated|op_2~11 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~13  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~11 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6  & !\CPU|ULA|Mult0|auto_generated|op_2~11 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~11 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~12_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~12_combout  = ((\CPU|ULA|Mult0|auto_generated|op_2~12_combout  $ (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\CPU|ULA|Mult0|auto_generated|op_1~11 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~13  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~12_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\CPU|ULA|Mult0|auto_generated|op_1~11 ))) # (!\CPU|ULA|Mult0|auto_generated|op_2~12_combout  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24  & !\CPU|ULA|Mult0|auto_generated|op_1~11 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~12_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~11 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~12_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~182 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~182_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]) # ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|op_1~12_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|sel [231]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~182 .lut_mask = 16'hFDA8;
defparam \CPU|Mux_4|M2R[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \CPU|ULA|Add0~46 (
// Equation(s):
// \CPU|ULA|Add0~46_combout  = (\CPU|Reg|Registros~1871_combout  & (!\CPU|ULA|Add0~45 )) # (!\CPU|Reg|Registros~1871_combout  & ((\CPU|ULA|Add0~45 ) # (GND)))
// \CPU|ULA|Add0~47  = CARRY((!\CPU|ULA|Add0~45 ) # (!\CPU|Reg|Registros~1871_combout ))

	.dataa(\CPU|Reg|Registros~1871_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~45 ),
	.combout(\CPU|ULA|Add0~46_combout ),
	.cout(\CPU|ULA|Add0~47 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~46 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \CPU|ULA|Add1~48 (
// Equation(s):
// \CPU|ULA|Add1~48_combout  = (\CPU|Reg|Registros~1871_combout  & ((GND) # (!\CPU|ULA|Add1~47 ))) # (!\CPU|Reg|Registros~1871_combout  & (\CPU|ULA|Add1~47  $ (GND)))
// \CPU|ULA|Add1~49  = CARRY((\CPU|Reg|Registros~1871_combout ) # (!\CPU|ULA|Add1~47 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~47 ),
	.combout(\CPU|ULA|Add1~48_combout ),
	.cout(\CPU|ULA|Add1~49 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~48 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~183 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~183_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~48_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~46_combout )))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add0~46_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add1~48_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~183 .lut_mask = 16'hF388;
defparam \CPU|Mux_4|M2R[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~184 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~184_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[24]~183_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[24]~182_combout )))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|Mux_4|M2R[24]~182_combout ),
	.datad(\CPU|Mux_4|M2R[24]~183_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~184 .lut_mask = 16'h8C40;
defparam \CPU|Mux_4|M2R[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~185 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~185_combout  = (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & (\CPU|MI|Mux5~1_combout  & \CPU|Reg|Registros~2469_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|Reg|Registros~2469_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~185 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~186 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~186_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[24]~185_combout ))) # (!\CPU|ULA|Mux27~4_combout  & 
// (\CPU|Mux_4|M2R[24]~184_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[24]~184_combout ),
	.datac(\CPU|ULA|Mux27~4_combout ),
	.datad(\CPU|Mux_4|M2R[24]~185_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~186 .lut_mask = 16'hF4A4;
defparam \CPU|Mux_4|M2R[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~187 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~187_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[24]~186_combout  & (\CPU|Reg|Registros~1871_combout )) # (!\CPU|Mux_4|M2R[24]~186_combout  & ((\CPU|Mux_4|M2R[24]~181_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[24]~186_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(\CPU|Mux_4|M2R[24]~181_combout ),
	.datad(\CPU|Mux_4|M2R[24]~186_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~187 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \CPU|ULA|Add3~48 (
// Equation(s):
// \CPU|ULA|Add3~48_combout  = ((\CPU|MR2A|Saida[24]~8_combout  $ (\CPU|Reg|Registros~1871_combout  $ (\CPU|ULA|Add3~47 )))) # (GND)
// \CPU|ULA|Add3~49  = CARRY((\CPU|MR2A|Saida[24]~8_combout  & (\CPU|Reg|Registros~1871_combout  & !\CPU|ULA|Add3~47 )) # (!\CPU|MR2A|Saida[24]~8_combout  & ((\CPU|Reg|Registros~1871_combout ) # (!\CPU|ULA|Add3~47 ))))

	.dataa(\CPU|MR2A|Saida[24]~8_combout ),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~47 ),
	.combout(\CPU|ULA|Add3~48_combout ),
	.cout(\CPU|ULA|Add3~49 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~48 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~188 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~188_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a24 ) # (!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~48_combout  & 
// (\CPU|Mux_4|M2R[22]~88_combout )))

	.dataa(\CPU|Mux_4|M2R[22]~87_combout ),
	.datab(\CPU|ULA|Add3~48_combout ),
	.datac(\CPU|Mux_4|M2R[22]~88_combout ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~188 .lut_mask = 16'hEA4A;
defparam \CPU|Mux_4|M2R[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[24]~189 (
// Equation(s):
// \CPU|Mux_4|M2R[24]~189_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[24]~188_combout  & (\CPU|ULA|Add2~48_combout )) # (!\CPU|Mux_4|M2R[24]~188_combout  & ((\CPU|Mux_4|M2R[24]~187_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[24]~188_combout ))))

	.dataa(\CPU|ULA|Add2~48_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[24]~187_combout ),
	.datad(\CPU|Mux_4|M2R[24]~188_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[24]~189 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~472feeder (
// Equation(s):
// \CPU|Reg|Registros~472feeder_combout  = \CPU|Mux_4|M2R[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[24]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~472feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \CPU|Reg|Registros~472 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~472 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2102 (
// Equation(s):
// \CPU|Reg|Registros~2102_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~344_q ) # (\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~88_q  & ((!\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~88_q ),
	.datab(\CPU|Reg|Registros~344_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2102 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \CPU|Reg|Registros~216 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~216 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2103 (
// Equation(s):
// \CPU|Reg|Registros~2103_combout  = (\CPU|Reg|Registros~2102_combout  & ((\CPU|Reg|Registros~472_q ) # ((!\CPU|MI|Mux13~1_combout )))) # (!\CPU|Reg|Registros~2102_combout  & (((\CPU|Reg|Registros~216_q  & \CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~472_q ),
	.datab(\CPU|Reg|Registros~2102_combout ),
	.datac(\CPU|Reg|Registros~216_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2103 .lut_mask = 16'hB8CC;
defparam \CPU|Reg|Registros~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \CPU|Reg|Registros~408 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~408 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2106 (
// Equation(s):
// \CPU|Reg|Registros~2106_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~280_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~24_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~280_q ),
	.datac(\CPU|Reg|Registros~24_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2106 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2107 (
// Equation(s):
// \CPU|Reg|Registros~2107_combout  = (\CPU|Reg|Registros~2106_combout  & ((\CPU|Reg|Registros~408_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~408_q ),
	.datad(\CPU|Reg|Registros~2106_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2107 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \CPU|Reg|Registros~440 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~440 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2104 (
// Equation(s):
// \CPU|Reg|Registros~2104_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout ))) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~56_q  & !\CPU|MI|Mux13~1_combout ))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~56_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2104 .lut_mask = 16'hAA50;
defparam \CPU|Reg|Registros~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2105 (
// Equation(s):
// \CPU|Reg|Registros~2105_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2104_combout  & ((\CPU|Reg|Registros~440_q ))) # (!\CPU|Reg|Registros~2104_combout  & (\CPU|Reg|Registros~312_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2104_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~312_q ),
	.datac(\CPU|Reg|Registros~440_q ),
	.datad(\CPU|Reg|Registros~2104_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2105 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2108 (
// Equation(s):
// \CPU|Reg|Registros~2108_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout ) # (\CPU|Reg|Registros~2105_combout )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2107_combout  & (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~2107_combout ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~2105_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2108 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \CPU|Reg|Registros~248 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~248 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2109 (
// Equation(s):
// \CPU|Reg|Registros~2109_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~248_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~120_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~120_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~248_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2109 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2110 (
// Equation(s):
// \CPU|Reg|Registros~2110_combout  = (\CPU|MI|Mux12~1_combout  & (!\CPU|Reg|Registros~2109_combout  & \CPU|Reg|Registros~376_q )) # (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~2109_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2109_combout ),
	.datad(\CPU|Reg|Registros~376_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2110 .lut_mask = 16'h3C30;
defparam \CPU|Reg|Registros~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2111 (
// Equation(s):
// \CPU|Reg|Registros~2111_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2108_combout  & ((\CPU|Reg|Registros~2110_combout ))) # (!\CPU|Reg|Registros~2108_combout  & (\CPU|Reg|Registros~2103_combout )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2108_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2103_combout ),
	.datac(\CPU|Reg|Registros~2108_combout ),
	.datad(\CPU|Reg|Registros~2110_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2111 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \CPU|MR2A|Saida[24]~8 (
// Equation(s):
// \CPU|MR2A|Saida[24]~8_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2101_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2111_combout ))))

	.dataa(\CPU|Reg|Registros~2111_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~2101_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[24]~8 .lut_mask = 16'h3022;
defparam \CPU|MR2A|Saida[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \CPU|ULA|Add2~50 (
// Equation(s):
// \CPU|ULA|Add2~50_combout  = (\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|Reg|Registros~1881_combout  & (\CPU|ULA|Add2~49  & VCC)) # (!\CPU|Reg|Registros~1881_combout  & (!\CPU|ULA|Add2~49 )))) # (!\CPU|MR2A|Saida[25]~7_combout  & 
// ((\CPU|Reg|Registros~1881_combout  & (!\CPU|ULA|Add2~49 )) # (!\CPU|Reg|Registros~1881_combout  & ((\CPU|ULA|Add2~49 ) # (GND)))))
// \CPU|ULA|Add2~51  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|Reg|Registros~1881_combout  & !\CPU|ULA|Add2~49 )) # (!\CPU|MR2A|Saida[25]~7_combout  & ((!\CPU|ULA|Add2~49 ) # (!\CPU|Reg|Registros~1881_combout ))))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|Reg|Registros~1881_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~49 ),
	.combout(\CPU|ULA|Add2~50_combout ),
	.cout(\CPU|ULA|Add2~51 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~50 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~190 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~190_combout  = (\CPU|Reg|Registros~1881_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[25]~7_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1881_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[25]~7_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[25]~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~190 .lut_mask = 16'hE589;
defparam \CPU|Mux_4|M2R[25]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \CPU|ULA|Add1~50 (
// Equation(s):
// \CPU|ULA|Add1~50_combout  = (\CPU|Reg|Registros~1881_combout  & (\CPU|ULA|Add1~49  & VCC)) # (!\CPU|Reg|Registros~1881_combout  & (!\CPU|ULA|Add1~49 ))
// \CPU|ULA|Add1~51  = CARRY((!\CPU|Reg|Registros~1881_combout  & !\CPU|ULA|Add1~49 ))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~49 ),
	.combout(\CPU|ULA|Add1~50_combout ),
	.cout(\CPU|ULA|Add1~51 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~50 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \CPU|ULA|Add0~48 (
// Equation(s):
// \CPU|ULA|Add0~48_combout  = (\CPU|Reg|Registros~1881_combout  & (\CPU|ULA|Add0~47  $ (GND))) # (!\CPU|Reg|Registros~1881_combout  & (!\CPU|ULA|Add0~47  & VCC))
// \CPU|ULA|Add0~49  = CARRY((\CPU|Reg|Registros~1881_combout  & !\CPU|ULA|Add0~47 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1881_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~47 ),
	.combout(\CPU|ULA|Add0~48_combout ),
	.cout(\CPU|ULA|Add0~49 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~48 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~192 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~192_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~50_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout  & \CPU|ULA|Add0~48_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Add1~50_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Add0~48_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~192 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[25]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~14_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  & (\CPU|ULA|Mult0|auto_generated|op_2~13  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  
// & (!\CPU|ULA|Mult0|auto_generated|op_2~13 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\CPU|ULA|Mult0|auto_generated|op_2~13 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\CPU|ULA|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~15  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7  & !\CPU|ULA|Mult0|auto_generated|op_2~13 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~13 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~13 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~14_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~14_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\CPU|ULA|Mult0|auto_generated|op_2~14_combout  & (\CPU|ULA|Mult0|auto_generated|op_1~13  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|op_2~14_combout  & 
// (!\CPU|ULA|Mult0|auto_generated|op_1~13 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\CPU|ULA|Mult0|auto_generated|op_2~14_combout  & (!\CPU|ULA|Mult0|auto_generated|op_1~13 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~14_combout  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~15  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\CPU|ULA|Mult0|auto_generated|op_2~14_combout  & !\CPU|ULA|Mult0|auto_generated|op_1~13 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~13 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~13 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~14_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~191 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~191_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ) # ((!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|op_1~14_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|op_1~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[198]~11_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~191 .lut_mask = 16'hB8FC;
defparam \CPU|Mux_4|M2R[25]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~193 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~193_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[25]~192_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[25]~191_combout )))))

	.dataa(\CPU|Mux_4|M2R[25]~192_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|Mux_4|M2R[25]~191_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~193 .lut_mask = 16'h8488;
defparam \CPU|Mux_4|M2R[25]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~194 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~194_combout  = (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & (\CPU|Reg|Registros~2464_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|Reg|Registros~2464_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~194 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[25]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~195 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~195_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|ULA|Mux27~21_combout ) # (\CPU|Mux_4|M2R[25]~194_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[25]~193_combout  & (!\CPU|ULA|Mux27~21_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[25]~193_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|Mux_4|M2R[25]~194_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~195 .lut_mask = 16'hAEA4;
defparam \CPU|Mux_4|M2R[25]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~196 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~196_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[25]~195_combout  & (\CPU|Reg|Registros~1881_combout )) # (!\CPU|Mux_4|M2R[25]~195_combout  & ((\CPU|Mux_4|M2R[25]~190_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[25]~195_combout ))))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|Mux_4|M2R[25]~190_combout ),
	.datad(\CPU|Mux_4|M2R[25]~195_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~196 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[25]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \CPU|ULA|Add3~50 (
// Equation(s):
// \CPU|ULA|Add3~50_combout  = (\CPU|Reg|Registros~1881_combout  & ((\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Add3~49 )) # (!\CPU|MR2A|Saida[25]~7_combout  & (\CPU|ULA|Add3~49  & VCC)))) # (!\CPU|Reg|Registros~1881_combout  & 
// ((\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|ULA|Add3~49 ) # (GND))) # (!\CPU|MR2A|Saida[25]~7_combout  & (!\CPU|ULA|Add3~49 ))))
// \CPU|ULA|Add3~51  = CARRY((\CPU|Reg|Registros~1881_combout  & (\CPU|MR2A|Saida[25]~7_combout  & !\CPU|ULA|Add3~49 )) # (!\CPU|Reg|Registros~1881_combout  & ((\CPU|MR2A|Saida[25]~7_combout ) # (!\CPU|ULA|Add3~49 ))))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(\CPU|MR2A|Saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~49 ),
	.combout(\CPU|ULA|Add3~50_combout ),
	.cout(\CPU|ULA|Add3~51 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~50 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~197 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~197_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a25 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|Mux_4|M2R[22]~88_combout  & 
// \CPU|ULA|Add3~50_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~87_combout ),
	.datab(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\CPU|Mux_4|M2R[22]~88_combout ),
	.datad(\CPU|ULA|Add3~50_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~197 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[25]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[25]~198 (
// Equation(s):
// \CPU|Mux_4|M2R[25]~198_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[25]~197_combout  & (\CPU|ULA|Add2~50_combout )) # (!\CPU|Mux_4|M2R[25]~197_combout  & ((\CPU|Mux_4|M2R[25]~196_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[25]~197_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|ULA|Add2~50_combout ),
	.datac(\CPU|Mux_4|M2R[25]~196_combout ),
	.datad(\CPU|Mux_4|M2R[25]~197_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[25]~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[25]~198 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[25]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \CPU|Reg|Registros~953 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~953 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2084 (
// Equation(s):
// \CPU|Reg|Registros~2084_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~985_q ) # ((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~921_q  & !\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~985_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~921_q ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2084_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2084 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2085 (
// Equation(s):
// \CPU|Reg|Registros~2085_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2084_combout  & ((\CPU|Reg|Registros~1017_q ))) # (!\CPU|Reg|Registros~2084_combout  & (\CPU|Reg|Registros~953_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2084_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~953_q ),
	.datac(\CPU|Reg|Registros~1017_q ),
	.datad(\CPU|Reg|Registros~2084_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2085_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2085 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \CPU|Reg|Registros~633 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~633 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2082 (
// Equation(s):
// \CPU|Reg|Registros~2082_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~633_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~633_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2082_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2082 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2080 (
// Equation(s):
// \CPU|Reg|Registros~2080_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~697_q ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~665_q ))))

	.dataa(\CPU|Reg|Registros~665_q ),
	.datab(\CPU|Reg|Registros~697_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2080_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2080 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2081 (
// Equation(s):
// \CPU|Reg|Registros~2081_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2080_combout  & ((\CPU|Reg|Registros~761_q ))) # (!\CPU|Reg|Registros~2080_combout  & (\CPU|Reg|Registros~729_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2080_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~729_q ),
	.datac(\CPU|Reg|Registros~761_q ),
	.datad(\CPU|Reg|Registros~2080_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2081_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2081 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2083 (
// Equation(s):
// \CPU|Reg|Registros~2083_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux13~1_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2081_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2082_combout 
// ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2082_combout ),
	.datad(\CPU|Reg|Registros~2081_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2083_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2083 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \CPU|Reg|Registros~889 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[25]~198_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~889 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2079 (
// Equation(s):
// \CPU|Reg|Registros~2079_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~889_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~889_q ),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2079_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2079 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2086 (
// Equation(s):
// \CPU|Reg|Registros~2086_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2083_combout  & (\CPU|Reg|Registros~2085_combout )) # (!\CPU|Reg|Registros~2083_combout  & ((\CPU|Reg|Registros~2079_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2083_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~2085_combout ),
	.datac(\CPU|Reg|Registros~2083_combout ),
	.datad(\CPU|Reg|Registros~2079_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2086_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2086 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \CPU|MR2A|Saida[25]~7 (
// Equation(s):
// \CPU|MR2A|Saida[25]~7_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2086_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2096_combout )))))

	.dataa(\CPU|Reg|Registros~2086_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2096_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[25]~7 .lut_mask = 16'h0B08;
defparam \CPU|MR2A|Saida[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \CPU|ULA|Add2~52 (
// Equation(s):
// \CPU|ULA|Add2~52_combout  = ((\CPU|MR2A|Saida[26]~6_combout  $ (\CPU|Reg|Registros~1895_combout  $ (!\CPU|ULA|Add2~51 )))) # (GND)
// \CPU|ULA|Add2~53  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|Reg|Registros~1895_combout ) # (!\CPU|ULA|Add2~51 ))) # (!\CPU|MR2A|Saida[26]~6_combout  & (\CPU|Reg|Registros~1895_combout  & !\CPU|ULA|Add2~51 )))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|Reg|Registros~1895_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~51 ),
	.combout(\CPU|ULA|Add2~52_combout ),
	.cout(\CPU|ULA|Add2~53 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~52 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~199 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~199_combout  = (\CPU|Reg|Registros~1895_combout  & ((\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[26]~6_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1895_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[26]~6_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|MR2A|Saida[26]~6_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|Reg|Registros~1895_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~199 .lut_mask = 16'hE28D;
defparam \CPU|Mux_4|M2R[26]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~16_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\CPU|ULA|Mult0|auto_generated|op_2~15 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~17  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~15 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8  & !\CPU|ULA|Mult0|auto_generated|op_2~15 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~15 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~16_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~16_combout  = ((\CPU|ULA|Mult0|auto_generated|op_2~16_combout  $ (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\CPU|ULA|Mult0|auto_generated|op_1~15 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~17  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~16_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\CPU|ULA|Mult0|auto_generated|op_1~15 ))) # (!\CPU|ULA|Mult0|auto_generated|op_2~16_combout  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26  & !\CPU|ULA|Mult0|auto_generated|op_1~15 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~16_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~15 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~16_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~200 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~200_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|op_1~16_combout ))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_1~16_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[165]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~200 .lut_mask = 16'hCAFA;
defparam \CPU|Mux_4|M2R[26]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \CPU|ULA|Add1~52 (
// Equation(s):
// \CPU|ULA|Add1~52_combout  = (\CPU|Reg|Registros~1895_combout  & ((GND) # (!\CPU|ULA|Add1~51 ))) # (!\CPU|Reg|Registros~1895_combout  & (\CPU|ULA|Add1~51  $ (GND)))
// \CPU|ULA|Add1~53  = CARRY((\CPU|Reg|Registros~1895_combout ) # (!\CPU|ULA|Add1~51 ))

	.dataa(\CPU|Reg|Registros~1895_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~51 ),
	.combout(\CPU|ULA|Add1~52_combout ),
	.cout(\CPU|ULA|Add1~53 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~52 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \CPU|ULA|Add0~50 (
// Equation(s):
// \CPU|ULA|Add0~50_combout  = (\CPU|Reg|Registros~1895_combout  & (!\CPU|ULA|Add0~49 )) # (!\CPU|Reg|Registros~1895_combout  & ((\CPU|ULA|Add0~49 ) # (GND)))
// \CPU|ULA|Add0~51  = CARRY((!\CPU|ULA|Add0~49 ) # (!\CPU|Reg|Registros~1895_combout ))

	.dataa(\CPU|Reg|Registros~1895_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~49 ),
	.combout(\CPU|ULA|Add0~50_combout ),
	.cout(\CPU|ULA|Add0~51 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~50 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~201 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~201_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~52_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add0~50_combout  & \CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Add1~52_combout ),
	.datac(\CPU|ULA|Add0~50_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~201 .lut_mask = 16'hD8AA;
defparam \CPU|Mux_4|M2R[26]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~202 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~202_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[26]~201_combout  $ (((\CPU|Mux_4|M2R[26]~200_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[26]~200_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|Mux_4|M2R[26]~201_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~202 .lut_mask = 16'hD020;
defparam \CPU|Mux_4|M2R[26]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~203 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~203_combout  = (\CPU|Reg|Registros~2465_combout  & (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2465_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~203 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[26]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~204 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~204_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|ULA|Mux27~21_combout ) # ((\CPU|Mux_4|M2R[26]~203_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (!\CPU|ULA|Mux27~21_combout  & (\CPU|Mux_4|M2R[26]~202_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|ULA|Mux27~21_combout ),
	.datac(\CPU|Mux_4|M2R[26]~202_combout ),
	.datad(\CPU|Mux_4|M2R[26]~203_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~204 .lut_mask = 16'hBA98;
defparam \CPU|Mux_4|M2R[26]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~205 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~205_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[26]~204_combout  & ((\CPU|Reg|Registros~1895_combout ))) # (!\CPU|Mux_4|M2R[26]~204_combout  & (\CPU|Mux_4|M2R[26]~199_combout )))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[26]~204_combout ))))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Mux_4|M2R[26]~199_combout ),
	.datac(\CPU|Mux_4|M2R[26]~204_combout ),
	.datad(\CPU|Reg|Registros~1895_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~205 .lut_mask = 16'hF858;
defparam \CPU|Mux_4|M2R[26]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \CPU|ULA|Add3~52 (
// Equation(s):
// \CPU|ULA|Add3~52_combout  = ((\CPU|Reg|Registros~1895_combout  $ (\CPU|MR2A|Saida[26]~6_combout  $ (\CPU|ULA|Add3~51 )))) # (GND)
// \CPU|ULA|Add3~53  = CARRY((\CPU|Reg|Registros~1895_combout  & ((!\CPU|ULA|Add3~51 ) # (!\CPU|MR2A|Saida[26]~6_combout ))) # (!\CPU|Reg|Registros~1895_combout  & (!\CPU|MR2A|Saida[26]~6_combout  & !\CPU|ULA|Add3~51 )))

	.dataa(\CPU|Reg|Registros~1895_combout ),
	.datab(\CPU|MR2A|Saida[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~51 ),
	.combout(\CPU|ULA|Add3~52_combout ),
	.cout(\CPU|ULA|Add3~53 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~52 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~206 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~206_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a26 )) # (!\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|ULA|Add3~52_combout ))))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~88_combout ),
	.datab(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|ULA|Add3~52_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~206 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[26]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[26]~207 (
// Equation(s):
// \CPU|Mux_4|M2R[26]~207_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[26]~206_combout  & (\CPU|ULA|Add2~52_combout )) # (!\CPU|Mux_4|M2R[26]~206_combout  & ((\CPU|Mux_4|M2R[26]~205_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[26]~206_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|ULA|Add2~52_combout ),
	.datac(\CPU|Mux_4|M2R[26]~205_combout ),
	.datad(\CPU|Mux_4|M2R[26]~206_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[26]~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[26]~207 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[26]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \CPU|Reg|Registros~378 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~378 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \CPU|Reg|Registros~250 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~250 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2076 (
// Equation(s):
// \CPU|Reg|Registros~2076_combout  = (\CPU|MI|Mux13~1_combout  & (((\CPU|Reg|Registros~250_q ) # (\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~122_q  & ((!\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~122_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~250_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2076_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2076 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2077 (
// Equation(s):
// \CPU|Reg|Registros~2077_combout  = (\CPU|Reg|Registros~2076_combout  & ((!\CPU|MI|Mux12~1_combout ))) # (!\CPU|Reg|Registros~2076_combout  & (\CPU|Reg|Registros~378_q  & \CPU|MI|Mux12~1_combout ))

	.dataa(\CPU|Reg|Registros~378_q ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2076_combout ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2077_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2077 .lut_mask = 16'h0AF0;
defparam \CPU|Reg|Registros~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \CPU|Reg|Registros~442 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~442 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2071 (
// Equation(s):
// \CPU|Reg|Registros~2071_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~58_q  & !\CPU|MI|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~58_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2071_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2071 .lut_mask = 16'hCC30;
defparam \CPU|Reg|Registros~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~2072 (
// Equation(s):
// \CPU|Reg|Registros~2072_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2071_combout  & ((\CPU|Reg|Registros~442_q ))) # (!\CPU|Reg|Registros~2071_combout  & (\CPU|Reg|Registros~314_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2071_combout ))))

	.dataa(\CPU|Reg|Registros~314_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~442_q ),
	.datad(\CPU|Reg|Registros~2071_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2072_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2072 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \CPU|Reg|Registros~410 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~410 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2073 (
// Equation(s):
// \CPU|Reg|Registros~2073_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~282_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~26_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~282_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~26_q ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2073_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2073 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2074 (
// Equation(s):
// \CPU|Reg|Registros~2074_combout  = (\CPU|Reg|Registros~2073_combout  & ((\CPU|Reg|Registros~410_q ) # (!\CPU|MI|Mux13~1_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~410_q ),
	.datad(\CPU|Reg|Registros~2073_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2074_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2074 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2075 (
// Equation(s):
// \CPU|Reg|Registros~2075_combout  = (\CPU|MI|Mux14~1_combout  & (\CPU|MI|Mux15~1_combout )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~2072_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2074_combout 
// )))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~2072_combout ),
	.datad(\CPU|Reg|Registros~2074_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2075_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2075 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \CPU|Reg|Registros~474 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~474 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \CPU|Reg|Registros~218 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[26]~207_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~218 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2069 (
// Equation(s):
// \CPU|Reg|Registros~2069_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~346_q ) # ((\CPU|MI|Mux13~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & (((\CPU|Reg|Registros~90_q  & !\CPU|MI|Mux13~1_combout ))))

	.dataa(\CPU|Reg|Registros~346_q ),
	.datab(\CPU|Reg|Registros~90_q ),
	.datac(\CPU|MI|Mux12~1_combout ),
	.datad(\CPU|MI|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2069_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2069 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2070 (
// Equation(s):
// \CPU|Reg|Registros~2070_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2069_combout  & (\CPU|Reg|Registros~474_q )) # (!\CPU|Reg|Registros~2069_combout  & ((\CPU|Reg|Registros~218_q ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2069_combout ))))

	.dataa(\CPU|Reg|Registros~474_q ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~218_q ),
	.datad(\CPU|Reg|Registros~2069_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2070_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2070 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2078 (
// Equation(s):
// \CPU|Reg|Registros~2078_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2075_combout  & (\CPU|Reg|Registros~2077_combout )) # (!\CPU|Reg|Registros~2075_combout  & ((\CPU|Reg|Registros~2070_combout ))))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2075_combout ))))

	.dataa(\CPU|MI|Mux14~1_combout ),
	.datab(\CPU|Reg|Registros~2077_combout ),
	.datac(\CPU|Reg|Registros~2075_combout ),
	.datad(\CPU|Reg|Registros~2070_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2078_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2078 .lut_mask = 16'hDAD0;
defparam \CPU|Reg|Registros~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \CPU|MR2A|Saida[26]~6 (
// Equation(s):
// \CPU|MR2A|Saida[26]~6_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2068_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2078_combout ))))

	.dataa(\CPU|Reg|Registros~2078_combout ),
	.datab(\CPU|Reg|Registros~2068_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|UC|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[26]~6 .lut_mask = 16'h00CA;
defparam \CPU|MR2A|Saida[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \CPU|ULA|Add2~54 (
// Equation(s):
// \CPU|ULA|Add2~54_combout  = (\CPU|Reg|Registros~1909_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & (\CPU|ULA|Add2~53  & VCC)) # (!\CPU|MR2A|Saida[27]~5_combout  & (!\CPU|ULA|Add2~53 )))) # (!\CPU|Reg|Registros~1909_combout  & 
// ((\CPU|MR2A|Saida[27]~5_combout  & (!\CPU|ULA|Add2~53 )) # (!\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|ULA|Add2~53 ) # (GND)))))
// \CPU|ULA|Add2~55  = CARRY((\CPU|Reg|Registros~1909_combout  & (!\CPU|MR2A|Saida[27]~5_combout  & !\CPU|ULA|Add2~53 )) # (!\CPU|Reg|Registros~1909_combout  & ((!\CPU|ULA|Add2~53 ) # (!\CPU|MR2A|Saida[27]~5_combout ))))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(\CPU|MR2A|Saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~53 ),
	.combout(\CPU|ULA|Add2~54_combout ),
	.cout(\CPU|ULA|Add2~55 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~54 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \CPU|ULA|Add3~54 (
// Equation(s):
// \CPU|ULA|Add3~54_combout  = (\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|Reg|Registros~1909_combout  & (!\CPU|ULA|Add3~53 )) # (!\CPU|Reg|Registros~1909_combout  & ((\CPU|ULA|Add3~53 ) # (GND))))) # (!\CPU|MR2A|Saida[27]~5_combout  & 
// ((\CPU|Reg|Registros~1909_combout  & (\CPU|ULA|Add3~53  & VCC)) # (!\CPU|Reg|Registros~1909_combout  & (!\CPU|ULA|Add3~53 ))))
// \CPU|ULA|Add3~55  = CARRY((\CPU|MR2A|Saida[27]~5_combout  & ((!\CPU|ULA|Add3~53 ) # (!\CPU|Reg|Registros~1909_combout ))) # (!\CPU|MR2A|Saida[27]~5_combout  & (!\CPU|Reg|Registros~1909_combout  & !\CPU|ULA|Add3~53 )))

	.dataa(\CPU|MR2A|Saida[27]~5_combout ),
	.datab(\CPU|Reg|Registros~1909_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~53 ),
	.combout(\CPU|ULA|Add3~54_combout ),
	.cout(\CPU|ULA|Add3~55 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~54 .lut_mask = 16'h692B;
defparam \CPU|ULA|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~215 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~215_combout  = (\CPU|Mux_4|M2R[22]~88_combout  & ((\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a27 ))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (\CPU|ULA|Add3~54_combout )))) # 
// (!\CPU|Mux_4|M2R[22]~88_combout  & (((\CPU|Mux_4|M2R[22]~87_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~88_combout ),
	.datab(\CPU|ULA|Add3~54_combout ),
	.datac(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\CPU|Mux_4|M2R[22]~87_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~215 .lut_mask = 16'hF588;
defparam \CPU|Mux_4|M2R[27]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~18_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  & (\CPU|ULA|Mult0|auto_generated|op_2~17  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  
// & (!\CPU|ULA|Mult0|auto_generated|op_2~17 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\CPU|ULA|Mult0|auto_generated|op_2~17 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\CPU|ULA|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~19  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9  & !\CPU|ULA|Mult0|auto_generated|op_2~17 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~17 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~17 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~18_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~18_combout  = (\CPU|ULA|Mult0|auto_generated|op_2~18_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  & (\CPU|ULA|Mult0|auto_generated|op_1~17  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  
// & (!\CPU|ULA|Mult0|auto_generated|op_1~17 )))) # (!\CPU|ULA|Mult0|auto_generated|op_2~18_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\CPU|ULA|Mult0|auto_generated|op_1~17 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~19  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~18_combout  & (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27  & !\CPU|ULA|Mult0|auto_generated|op_1~17 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~18_combout  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~17 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~18_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~17 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~18_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~209 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~209_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ) # ((!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|op_1~18_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[132]~5_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|op_1~18_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~209 .lut_mask = 16'hBBF0;
defparam \CPU|Mux_4|M2R[27]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \CPU|ULA|Add1~54 (
// Equation(s):
// \CPU|ULA|Add1~54_combout  = (\CPU|Reg|Registros~1909_combout  & (\CPU|ULA|Add1~53  & VCC)) # (!\CPU|Reg|Registros~1909_combout  & (!\CPU|ULA|Add1~53 ))
// \CPU|ULA|Add1~55  = CARRY((!\CPU|Reg|Registros~1909_combout  & !\CPU|ULA|Add1~53 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1909_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~53 ),
	.combout(\CPU|ULA|Add1~54_combout ),
	.cout(\CPU|ULA|Add1~55 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~54 .lut_mask = 16'hC303;
defparam \CPU|ULA|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \CPU|ULA|Add0~52 (
// Equation(s):
// \CPU|ULA|Add0~52_combout  = (\CPU|Reg|Registros~1909_combout  & (\CPU|ULA|Add0~51  $ (GND))) # (!\CPU|Reg|Registros~1909_combout  & (!\CPU|ULA|Add0~51  & VCC))
// \CPU|ULA|Add0~53  = CARRY((\CPU|Reg|Registros~1909_combout  & !\CPU|ULA|Add0~51 ))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~51 ),
	.combout(\CPU|ULA|Add0~52_combout ),
	.cout(\CPU|ULA|Add0~53 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~52 .lut_mask = 16'hA50A;
defparam \CPU|ULA|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~210 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~210_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~54_combout ) # ((!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout  & \CPU|ULA|Add0~52_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Add1~54_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Add0~52_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~210 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[27]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~211 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~211_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[27]~210_combout  $ (((\CPU|Mux_4|M2R[27]~209_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[27]~209_combout ),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|Mux_4|M2R[27]~210_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~211 .lut_mask = 16'hC408;
defparam \CPU|Mux_4|M2R[27]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~212 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~212_combout  = (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & (\CPU|Reg|Registros~2466_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|Reg|Registros~2466_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~212 .lut_mask = 16'h1000;
defparam \CPU|Mux_4|M2R[27]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~213 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~213_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|ULA|Mux27~21_combout ) # (\CPU|Mux_4|M2R[27]~212_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[27]~211_combout  & (!\CPU|ULA|Mux27~21_combout )))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[27]~211_combout ),
	.datac(\CPU|ULA|Mux27~21_combout ),
	.datad(\CPU|Mux_4|M2R[27]~212_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~213 .lut_mask = 16'hAEA4;
defparam \CPU|Mux_4|M2R[27]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~208 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~208_combout  = (\CPU|Reg|Registros~1909_combout  & ((\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[27]~5_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1909_combout  & 
// ((\CPU|MI|Mux31~1_combout  & ((\CPU|MR2A|Saida[27]~5_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|MI|Mux30~1_combout ))))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MR2A|Saida[27]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~208 .lut_mask = 16'hE589;
defparam \CPU|Mux_4|M2R[27]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~214 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~214_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[27]~213_combout  & (\CPU|Reg|Registros~1909_combout )) # (!\CPU|Mux_4|M2R[27]~213_combout  & ((\CPU|Mux_4|M2R[27]~208_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (((\CPU|Mux_4|M2R[27]~213_combout ))))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(\CPU|ULA|Mux27~5_combout ),
	.datac(\CPU|Mux_4|M2R[27]~213_combout ),
	.datad(\CPU|Mux_4|M2R[27]~208_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~214 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[27]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[27]~216 (
// Equation(s):
// \CPU|Mux_4|M2R[27]~216_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[27]~215_combout  & (\CPU|ULA|Add2~54_combout )) # (!\CPU|Mux_4|M2R[27]~215_combout  & ((\CPU|Mux_4|M2R[27]~214_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[27]~215_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|ULA|Add2~54_combout ),
	.datac(\CPU|Mux_4|M2R[27]~215_combout ),
	.datad(\CPU|Mux_4|M2R[27]~214_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[27]~216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[27]~216 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[27]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \CPU|Reg|Registros~123 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[27]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~123 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1896 (
// Equation(s):
// \CPU|Reg|Registros~1896_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~347_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~91_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~347_q ),
	.datac(\CPU|Reg|Registros~91_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1896_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1896 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1897 (
// Equation(s):
// \CPU|Reg|Registros~1897_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1896_combout  & ((\CPU|Reg|Registros~379_q ))) # (!\CPU|Reg|Registros~1896_combout  & (\CPU|Reg|Registros~123_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1896_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~123_q ),
	.datac(\CPU|Reg|Registros~379_q ),
	.datad(\CPU|Reg|Registros~1896_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1897_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1897 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1898 (
// Equation(s):
// \CPU|Reg|Registros~1898_combout  = (\CPU|MI|Mux10~1_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~283_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~27_q )))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~283_q ),
	.datad(\CPU|Reg|Registros~27_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1898_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1898 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1899 (
// Equation(s):
// \CPU|Reg|Registros~1899_combout  = (\CPU|Reg|Registros~1898_combout  & (((\CPU|Reg|Registros~315_q ) # (!\CPU|MI|Mux10~1_combout )))) # (!\CPU|Reg|Registros~1898_combout  & (\CPU|Reg|Registros~59_q  & ((\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1898_combout ),
	.datab(\CPU|Reg|Registros~59_q ),
	.datac(\CPU|Reg|Registros~315_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1899_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1899 .lut_mask = 16'hE4AA;
defparam \CPU|Reg|Registros~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1900 (
// Equation(s):
// \CPU|Reg|Registros~1900_combout  = (\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~1897_combout )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1899_combout )))

	.dataa(\CPU|Reg|Registros~1897_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1899_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1900_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1900 .lut_mask = 16'hAFA0;
defparam \CPU|Reg|Registros~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1906 (
// Equation(s):
// \CPU|Reg|Registros~1906_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|Reg|Registros~955_q ) # (\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~923_q  & ((!\CPU|MI|Mux9~0_combout ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~923_q ),
	.datac(\CPU|Reg|Registros~955_q ),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1906_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1906 .lut_mask = 16'hAAE4;
defparam \CPU|Reg|Registros~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1907 (
// Equation(s):
// \CPU|Reg|Registros~1907_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1906_combout  & (\CPU|Reg|Registros~1019_q )) # (!\CPU|Reg|Registros~1906_combout  & ((\CPU|Reg|Registros~987_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1906_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1019_q ),
	.datac(\CPU|Reg|Registros~987_q ),
	.datad(\CPU|Reg|Registros~1906_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1907_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1907 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1901 (
// Equation(s):
// \CPU|Reg|Registros~1901_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|MI|Mux9~0_combout ) # ((\CPU|Reg|Registros~699_q )))) # (!\CPU|MI|Mux10~1_combout  & (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~667_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~699_q ),
	.datad(\CPU|Reg|Registros~667_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1901_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1901 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1902 (
// Equation(s):
// \CPU|Reg|Registros~1902_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1901_combout  & ((\CPU|Reg|Registros~763_q ))) # (!\CPU|Reg|Registros~1901_combout  & (\CPU|Reg|Registros~731_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1901_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~731_q ),
	.datac(\CPU|Reg|Registros~1901_combout ),
	.datad(\CPU|Reg|Registros~763_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1902_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1902 .lut_mask = 16'hF858;
defparam \CPU|Reg|Registros~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1903 (
// Equation(s):
// \CPU|Reg|Registros~1903_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~891_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~891_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1903_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1903 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1904 (
// Equation(s):
// \CPU|Reg|Registros~1904_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~635_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|Reg|Registros~1404_combout ),
	.datab(\CPU|Reg|Registros~635_q ),
	.datac(gnd),
	.datad(\CPU|MI|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1904_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1904 .lut_mask = 16'h88AA;
defparam \CPU|Reg|Registros~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1905 (
// Equation(s):
// \CPU|Reg|Registros~1905_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout ) # ((\CPU|Reg|Registros~1903_combout )))) # (!\CPU|MI|Mux7~1_combout  & (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1904_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1903_combout ),
	.datad(\CPU|Reg|Registros~1904_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1905_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1905 .lut_mask = 16'hB9A8;
defparam \CPU|Reg|Registros~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1908 (
// Equation(s):
// \CPU|Reg|Registros~1908_combout  = (\CPU|Reg|Registros~1905_combout  & (\CPU|Reg|Registros~1907_combout )) # (!\CPU|Reg|Registros~1905_combout  & ((\CPU|Reg|Registros~1902_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1907_combout ),
	.datac(\CPU|Reg|Registros~1902_combout ),
	.datad(\CPU|Reg|Registros~1905_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1908_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1908 .lut_mask = 16'hCCF0;
defparam \CPU|Reg|Registros~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1909 (
// Equation(s):
// \CPU|Reg|Registros~1909_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1908_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1900_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1900_combout ),
	.datad(\CPU|Reg|Registros~1908_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1909_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1909 .lut_mask = 16'hFC30;
defparam \CPU|Reg|Registros~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \CPU|ULA|Add0~54 (
// Equation(s):
// \CPU|ULA|Add0~54_combout  = (\CPU|Reg|Registros~1919_combout  & (!\CPU|ULA|Add0~53 )) # (!\CPU|Reg|Registros~1919_combout  & ((\CPU|ULA|Add0~53 ) # (GND)))
// \CPU|ULA|Add0~55  = CARRY((!\CPU|ULA|Add0~53 ) # (!\CPU|Reg|Registros~1919_combout ))

	.dataa(\CPU|Reg|Registros~1919_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~53 ),
	.combout(\CPU|ULA|Add0~54_combout ),
	.cout(\CPU|ULA|Add0~55 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~54 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \CPU|ULA|Add1~56 (
// Equation(s):
// \CPU|ULA|Add1~56_combout  = (\CPU|Reg|Registros~1919_combout  & ((GND) # (!\CPU|ULA|Add1~55 ))) # (!\CPU|Reg|Registros~1919_combout  & (\CPU|ULA|Add1~55  $ (GND)))
// \CPU|ULA|Add1~57  = CARRY((\CPU|Reg|Registros~1919_combout ) # (!\CPU|ULA|Add1~55 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1919_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~55 ),
	.combout(\CPU|ULA|Add1~56_combout ),
	.cout(\CPU|ULA|Add1~57 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~56 .lut_mask = 16'h3CCF;
defparam \CPU|ULA|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~219 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~219_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add1~56_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~54_combout )))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|ULA|Add0~54_combout ),
	.datab(\CPU|ULA|Add1~56_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~219 .lut_mask = 16'hCFA0;
defparam \CPU|Mux_4|M2R[28]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~20_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\CPU|ULA|Mult0|auto_generated|op_2~19 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~21  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~19 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10  & !\CPU|ULA|Mult0|auto_generated|op_2~19 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~19 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~20_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~20_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\CPU|ULA|Mult0|auto_generated|op_2~20_combout  $ (!\CPU|ULA|Mult0|auto_generated|op_1~19 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~21  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\CPU|ULA|Mult0|auto_generated|op_2~20_combout ) # (!\CPU|ULA|Mult0|auto_generated|op_1~19 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\CPU|ULA|Mult0|auto_generated|op_2~20_combout  & !\CPU|ULA|Mult0|auto_generated|op_1~19 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~19 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~20_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~218 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~218_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|op_1~20_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[99]~28_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\CPU|ULA|Mult0|auto_generated|op_1~20_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~218 .lut_mask = 16'hDDF0;
defparam \CPU|Mux_4|M2R[28]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~220 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~220_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[28]~219_combout  $ (((\CPU|Mux_4|M2R[28]~218_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[28]~219_combout ),
	.datab(\CPU|Mux_4|M2R[28]~218_combout ),
	.datac(\CPU|ULA|Mux31~7_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~220 .lut_mask = 16'hA060;
defparam \CPU|Mux_4|M2R[28]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~222 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~222_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[28]~221_combout )) # (!\CPU|ULA|Mux27~4_combout  & 
// ((\CPU|Mux_4|M2R[28]~220_combout )))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[28]~221_combout ),
	.datac(\CPU|Mux_4|M2R[28]~220_combout ),
	.datad(\CPU|ULA|Mux27~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~222 .lut_mask = 16'hEE50;
defparam \CPU|Mux_4|M2R[28]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~223 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~223_combout  = (\CPU|Mux_4|M2R[28]~222_combout  & (((\CPU|Reg|Registros~1919_combout ) # (!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[28]~222_combout  & (\CPU|Mux_4|M2R[28]~217_combout  & ((\CPU|ULA|Mux27~5_combout ))))

	.dataa(\CPU|Mux_4|M2R[28]~217_combout ),
	.datab(\CPU|Mux_4|M2R[28]~222_combout ),
	.datac(\CPU|Reg|Registros~1919_combout ),
	.datad(\CPU|ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~223 .lut_mask = 16'hE2CC;
defparam \CPU|Mux_4|M2R[28]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \CPU|ULA|Add2~56 (
// Equation(s):
// \CPU|ULA|Add2~56_combout  = ((\CPU|Reg|Registros~1919_combout  $ (\CPU|MR2A|Saida[28]~4_combout  $ (!\CPU|ULA|Add2~55 )))) # (GND)
// \CPU|ULA|Add2~57  = CARRY((\CPU|Reg|Registros~1919_combout  & ((\CPU|MR2A|Saida[28]~4_combout ) # (!\CPU|ULA|Add2~55 ))) # (!\CPU|Reg|Registros~1919_combout  & (\CPU|MR2A|Saida[28]~4_combout  & !\CPU|ULA|Add2~55 )))

	.dataa(\CPU|Reg|Registros~1919_combout ),
	.datab(\CPU|MR2A|Saida[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~55 ),
	.combout(\CPU|ULA|Add2~56_combout ),
	.cout(\CPU|ULA|Add2~57 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~56 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \CPU|ULA|Add3~56 (
// Equation(s):
// \CPU|ULA|Add3~56_combout  = ((\CPU|MR2A|Saida[28]~4_combout  $ (\CPU|Reg|Registros~1919_combout  $ (\CPU|ULA|Add3~55 )))) # (GND)
// \CPU|ULA|Add3~57  = CARRY((\CPU|MR2A|Saida[28]~4_combout  & (\CPU|Reg|Registros~1919_combout  & !\CPU|ULA|Add3~55 )) # (!\CPU|MR2A|Saida[28]~4_combout  & ((\CPU|Reg|Registros~1919_combout ) # (!\CPU|ULA|Add3~55 ))))

	.dataa(\CPU|MR2A|Saida[28]~4_combout ),
	.datab(\CPU|Reg|Registros~1919_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~55 ),
	.combout(\CPU|ULA|Add3~56_combout ),
	.cout(\CPU|ULA|Add3~57 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~56 .lut_mask = 16'h964D;
defparam \CPU|ULA|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~224 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~224_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a28 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|ULA|Add3~56_combout  & 
// \CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\CPU|ULA|Add3~56_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~224 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[28]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[28]~225 (
// Equation(s):
// \CPU|Mux_4|M2R[28]~225_combout  = (\CPU|Mux_4|M2R[28]~224_combout  & (((\CPU|ULA|Add2~56_combout ) # (!\CPU|Mux_4|M2R[22]~86_combout )))) # (!\CPU|Mux_4|M2R[28]~224_combout  & (\CPU|Mux_4|M2R[28]~223_combout  & ((\CPU|Mux_4|M2R[22]~86_combout ))))

	.dataa(\CPU|Mux_4|M2R[28]~223_combout ),
	.datab(\CPU|ULA|Add2~56_combout ),
	.datac(\CPU|Mux_4|M2R[28]~224_combout ),
	.datad(\CPU|Mux_4|M2R[22]~86_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[28]~225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[28]~225 .lut_mask = 16'hCAF0;
defparam \CPU|Mux_4|M2R[28]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \CPU|Reg|Registros~380feeder (
// Equation(s):
// \CPU|Reg|Registros~380feeder_combout  = \CPU|Mux_4|M2R[28]~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[28]~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~380feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \CPU|Reg|Registros~380 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~380 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1910 (
// Equation(s):
// \CPU|Reg|Registros~1910_combout  = (\CPU|MI|Mux10~1_combout  & (((\CPU|MI|Mux9~0_combout ) # (\CPU|Reg|Registros~316_q )))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~284_q  & (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~284_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~316_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1910_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1910 .lut_mask = 16'hAEA4;
defparam \CPU|Reg|Registros~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1911 (
// Equation(s):
// \CPU|Reg|Registros~1911_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1910_combout  & (\CPU|Reg|Registros~380_q )) # (!\CPU|Reg|Registros~1910_combout  & ((\CPU|Reg|Registros~348_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1910_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~380_q ),
	.datac(\CPU|Reg|Registros~348_q ),
	.datad(\CPU|Reg|Registros~1910_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1911_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1911 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1912 (
// Equation(s):
// \CPU|Reg|Registros~1912_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~60_q ) # ((\CPU|MI|Mux9~0_combout )))) # (!\CPU|MI|Mux10~1_combout  & (((!\CPU|MI|Mux9~0_combout  & \CPU|Reg|Registros~28_q ))))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~60_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~28_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1912_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1912 .lut_mask = 16'hADA8;
defparam \CPU|Reg|Registros~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1913 (
// Equation(s):
// \CPU|Reg|Registros~1913_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1912_combout  & (\CPU|Reg|Registros~124_q )) # (!\CPU|Reg|Registros~1912_combout  & ((\CPU|Reg|Registros~92_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (\CPU|Reg|Registros~1912_combout ))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~1912_combout ),
	.datac(\CPU|Reg|Registros~124_q ),
	.datad(\CPU|Reg|Registros~92_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1913_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1913 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \CPU|Reg|Registros~2487 (
// Equation(s):
// \CPU|Reg|Registros~2487_combout  = (\CPU|MI|Mux7~0_combout  & ((\CPU|PC|Endereco [0] & ((\CPU|Reg|Registros~1913_combout ))) # (!\CPU|PC|Endereco [0] & (\CPU|Reg|Registros~1911_combout )))) # (!\CPU|MI|Mux7~0_combout  & (((\CPU|Reg|Registros~1913_combout 
// ))))

	.dataa(\CPU|MI|Mux7~0_combout ),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|Reg|Registros~1911_combout ),
	.datad(\CPU|Reg|Registros~1913_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2487 .lut_mask = 16'hFD20;
defparam \CPU|Reg|Registros~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1914 (
// Equation(s):
// \CPU|Reg|Registros~1914_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~732_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~668_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~732_q ),
	.datad(\CPU|Reg|Registros~668_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1914_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1914 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1915 (
// Equation(s):
// \CPU|Reg|Registros~1915_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1914_combout  & (\CPU|Reg|Registros~988_q )) # (!\CPU|Reg|Registros~1914_combout  & ((\CPU|Reg|Registros~924_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1914_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1914_combout ),
	.datac(\CPU|Reg|Registros~988_q ),
	.datad(\CPU|Reg|Registros~924_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1915_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1915 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1916 (
// Equation(s):
// \CPU|Reg|Registros~1916_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~764_q ) # ((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~700_q  & !\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~764_q ),
	.datac(\CPU|Reg|Registros~700_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1916_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1916 .lut_mask = 16'hAAD8;
defparam \CPU|Reg|Registros~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1917 (
// Equation(s):
// \CPU|Reg|Registros~1917_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1916_combout  & (\CPU|Reg|Registros~1020_q )) # (!\CPU|Reg|Registros~1916_combout  & ((\CPU|Reg|Registros~956_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1916_combout ))))

	.dataa(\CPU|Reg|Registros~1020_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~956_q ),
	.datad(\CPU|Reg|Registros~1916_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1917_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1917 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1918 (
// Equation(s):
// \CPU|Reg|Registros~1918_combout  = (\CPU|Reg|Registros~2514_combout  & ((\CPU|Reg|Registros~1917_combout ))) # (!\CPU|Reg|Registros~2514_combout  & (\CPU|Reg|Registros~1915_combout ))

	.dataa(\CPU|Reg|Registros~2514_combout ),
	.datab(\CPU|Reg|Registros~1915_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1917_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1918_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1918 .lut_mask = 16'hEE44;
defparam \CPU|Reg|Registros~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1919 (
// Equation(s):
// \CPU|Reg|Registros~1919_combout  = (\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1918_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~2487_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~2487_combout ),
	.datad(\CPU|Reg|Registros~1918_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1919_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1919 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \CPU|ULA|Add2~58 (
// Equation(s):
// \CPU|ULA|Add2~58_combout  = (\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|Reg|Registros~1931_combout  & (\CPU|ULA|Add2~57  & VCC)) # (!\CPU|Reg|Registros~1931_combout  & (!\CPU|ULA|Add2~57 )))) # (!\CPU|MR2A|Saida[29]~3_combout  & 
// ((\CPU|Reg|Registros~1931_combout  & (!\CPU|ULA|Add2~57 )) # (!\CPU|Reg|Registros~1931_combout  & ((\CPU|ULA|Add2~57 ) # (GND)))))
// \CPU|ULA|Add2~59  = CARRY((\CPU|MR2A|Saida[29]~3_combout  & (!\CPU|Reg|Registros~1931_combout  & !\CPU|ULA|Add2~57 )) # (!\CPU|MR2A|Saida[29]~3_combout  & ((!\CPU|ULA|Add2~57 ) # (!\CPU|Reg|Registros~1931_combout ))))

	.dataa(\CPU|MR2A|Saida[29]~3_combout ),
	.datab(\CPU|Reg|Registros~1931_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~57 ),
	.combout(\CPU|ULA|Add2~58_combout ),
	.cout(\CPU|ULA|Add2~59 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~58 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~226 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~226_combout  = (\CPU|Reg|Registros~1931_combout  & ((\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[29]~3_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1931_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[29]~3_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|Reg|Registros~1931_combout ),
	.datac(\CPU|MR2A|Saida[29]~3_combout ),
	.datad(\CPU|MI|Mux30~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~226 .lut_mask = 16'hE839;
defparam \CPU|Mux_4|M2R[29]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~230 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~230_combout  = (\CPU|MI|Mux5~1_combout  & (!\CPU|MI|Mux2~1_combout  & (!\CPU|UC|WideOr2~0_combout  & \CPU|Reg|Registros~2461_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|Reg|Registros~2461_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~230 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[29]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~22_combout  = (\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  & (\CPU|ULA|Mult0|auto_generated|op_2~21  & VCC)) # 
// (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\CPU|ULA|Mult0|auto_generated|op_2~21 )))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\CPU|ULA|Mult0|auto_generated|op_2~21 )) # 
// (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\CPU|ULA|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_2~23  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11  & !\CPU|ULA|Mult0|auto_generated|op_2~21 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_2~21 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~21 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~22_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~22_combout  = (\CPU|ULA|Mult0|auto_generated|op_2~22_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  & (\CPU|ULA|Mult0|auto_generated|op_1~21  & VCC)) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  
// & (!\CPU|ULA|Mult0|auto_generated|op_1~21 )))) # (!\CPU|ULA|Mult0|auto_generated|op_2~22_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\CPU|ULA|Mult0|auto_generated|op_1~21 )) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\CPU|ULA|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \CPU|ULA|Mult0|auto_generated|op_1~23  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~22_combout  & (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29  & !\CPU|ULA|Mult0|auto_generated|op_1~21 )) # (!\CPU|ULA|Mult0|auto_generated|op_2~22_combout  & 
// ((!\CPU|ULA|Mult0|auto_generated|op_1~21 ) # (!\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~22_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~21 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~22_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \CPU|ULA|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~227 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~227_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (\CPU|ULA|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_1~22_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[66]~9_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~227 .lut_mask = 16'hEE4E;
defparam \CPU|Mux_4|M2R[29]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \CPU|ULA|Add0~56 (
// Equation(s):
// \CPU|ULA|Add0~56_combout  = (\CPU|Reg|Registros~1931_combout  & (\CPU|ULA|Add0~55  $ (GND))) # (!\CPU|Reg|Registros~1931_combout  & (!\CPU|ULA|Add0~55  & VCC))
// \CPU|ULA|Add0~57  = CARRY((\CPU|Reg|Registros~1931_combout  & !\CPU|ULA|Add0~55 ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1931_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~55 ),
	.combout(\CPU|ULA|Add0~56_combout ),
	.cout(\CPU|ULA|Add0~57 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~56 .lut_mask = 16'hC30C;
defparam \CPU|ULA|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \CPU|ULA|Add1~58 (
// Equation(s):
// \CPU|ULA|Add1~58_combout  = (\CPU|Reg|Registros~1931_combout  & (\CPU|ULA|Add1~57  & VCC)) # (!\CPU|Reg|Registros~1931_combout  & (!\CPU|ULA|Add1~57 ))
// \CPU|ULA|Add1~59  = CARRY((!\CPU|Reg|Registros~1931_combout  & !\CPU|ULA|Add1~57 ))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~57 ),
	.combout(\CPU|ULA|Add1~58_combout ),
	.cout(\CPU|ULA|Add1~59 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~58 .lut_mask = 16'hA505;
defparam \CPU|ULA|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~228 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~228_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|ULA|Add1~58_combout ) # (!\CPU|MI|Mux29~2_combout )))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add0~56_combout  & ((\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Add0~56_combout ),
	.datac(\CPU|ULA|Add1~58_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~228 .lut_mask = 16'hE4AA;
defparam \CPU|Mux_4|M2R[29]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~229 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~229_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[29]~228_combout  $ (((!\CPU|MI|Mux29~2_combout  & \CPU|Mux_4|M2R[29]~227_combout )))))

	.dataa(\CPU|ULA|Mux31~7_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|Mux_4|M2R[29]~227_combout ),
	.datad(\CPU|Mux_4|M2R[29]~228_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~229 .lut_mask = 16'h8A20;
defparam \CPU|Mux_4|M2R[29]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~231 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~231_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[29]~230_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[29]~229_combout  & !\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[29]~230_combout ),
	.datac(\CPU|Mux_4|M2R[29]~229_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~231 .lut_mask = 16'hAAD8;
defparam \CPU|Mux_4|M2R[29]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~232 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~232_combout  = (\CPU|Mux_4|M2R[29]~231_combout  & ((\CPU|Reg|Registros~1931_combout ) # ((!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[29]~231_combout  & (((\CPU|Mux_4|M2R[29]~226_combout  & \CPU|ULA|Mux27~5_combout ))))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(\CPU|Mux_4|M2R[29]~226_combout ),
	.datac(\CPU|Mux_4|M2R[29]~231_combout ),
	.datad(\CPU|ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~232 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[29]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \CPU|ULA|Add3~58 (
// Equation(s):
// \CPU|ULA|Add3~58_combout  = (\CPU|Reg|Registros~1931_combout  & ((\CPU|MR2A|Saida[29]~3_combout  & (!\CPU|ULA|Add3~57 )) # (!\CPU|MR2A|Saida[29]~3_combout  & (\CPU|ULA|Add3~57  & VCC)))) # (!\CPU|Reg|Registros~1931_combout  & 
// ((\CPU|MR2A|Saida[29]~3_combout  & ((\CPU|ULA|Add3~57 ) # (GND))) # (!\CPU|MR2A|Saida[29]~3_combout  & (!\CPU|ULA|Add3~57 ))))
// \CPU|ULA|Add3~59  = CARRY((\CPU|Reg|Registros~1931_combout  & (\CPU|MR2A|Saida[29]~3_combout  & !\CPU|ULA|Add3~57 )) # (!\CPU|Reg|Registros~1931_combout  & ((\CPU|MR2A|Saida[29]~3_combout ) # (!\CPU|ULA|Add3~57 ))))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(\CPU|MR2A|Saida[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~57 ),
	.combout(\CPU|ULA|Add3~58_combout ),
	.cout(\CPU|ULA|Add3~59 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~58 .lut_mask = 16'h694D;
defparam \CPU|ULA|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~233 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~233_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a29 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|ULA|Add3~58_combout  & 
// \CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\CPU|ULA|Add3~58_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~233 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[29]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[29]~234 (
// Equation(s):
// \CPU|Mux_4|M2R[29]~234_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[29]~233_combout  & (\CPU|ULA|Add2~58_combout )) # (!\CPU|Mux_4|M2R[29]~233_combout  & ((\CPU|Mux_4|M2R[29]~232_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[29]~233_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|ULA|Add2~58_combout ),
	.datac(\CPU|Mux_4|M2R[29]~232_combout ),
	.datad(\CPU|Mux_4|M2R[29]~233_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[29]~234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[29]~234 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[29]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1021feeder (
// Equation(s):
// \CPU|Reg|Registros~1021feeder_combout  = \CPU|Mux_4|M2R[29]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[29]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1021feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1021feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~1021feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \CPU|Reg|Registros~1021 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~1021 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2018 (
// Equation(s):
// \CPU|Reg|Registros~2018_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~989_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~925_q )))))

	.dataa(\CPU|Reg|Registros~989_q ),
	.datab(\CPU|Reg|Registros~925_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2018_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2018 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \CPU|Reg|Registros~2019 (
// Equation(s):
// \CPU|Reg|Registros~2019_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2018_combout  & (\CPU|Reg|Registros~1021_q )) # (!\CPU|Reg|Registros~2018_combout  & ((\CPU|Reg|Registros~957_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2018_combout ))))

	.dataa(\CPU|Reg|Registros~1021_q ),
	.datab(\CPU|Reg|Registros~957_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~2018_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2019_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2019 .lut_mask = 16'hAFC0;
defparam \CPU|Reg|Registros~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \CPU|Reg|Registros~2013 (
// Equation(s):
// \CPU|Reg|Registros~2013_combout  = (\CPU|Reg|Registros~1979_combout  & ((\CPU|Reg|Registros~893_q ) # (!\CPU|MI|Mux15~1_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~893_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1979_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2013_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2013 .lut_mask = 16'hDD00;
defparam \CPU|Reg|Registros~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2016 (
// Equation(s):
// \CPU|Reg|Registros~2016_combout  = (\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~637_q ) # (!\CPU|MI|Mux14~1_combout )))

	.dataa(\CPU|Reg|Registros~637_q ),
	.datab(gnd),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2016_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2016 .lut_mask = 16'hAF00;
defparam \CPU|Reg|Registros~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \CPU|Reg|Registros~2014 (
// Equation(s):
// \CPU|Reg|Registros~2014_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~701_q ) # (\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~669_q  & ((!\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~669_q ),
	.datab(\CPU|Reg|Registros~701_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2014_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2014 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \CPU|Reg|Registros~2015 (
// Equation(s):
// \CPU|Reg|Registros~2015_combout  = (\CPU|Reg|Registros~2014_combout  & (((\CPU|Reg|Registros~765_q ) # (!\CPU|MI|Mux14~1_combout )))) # (!\CPU|Reg|Registros~2014_combout  & (\CPU|Reg|Registros~733_q  & ((\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~733_q ),
	.datab(\CPU|Reg|Registros~2014_combout ),
	.datac(\CPU|Reg|Registros~765_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2015_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2015 .lut_mask = 16'hE2CC;
defparam \CPU|Reg|Registros~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \CPU|Reg|Registros~2017 (
// Equation(s):
// \CPU|Reg|Registros~2017_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|MI|Mux12~1_combout ) # ((\CPU|Reg|Registros~2015_combout )))) # (!\CPU|MI|Mux13~1_combout  & (!\CPU|MI|Mux12~1_combout  & (\CPU|Reg|Registros~2016_combout )))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2016_combout ),
	.datad(\CPU|Reg|Registros~2015_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2017_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2017 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2020 (
// Equation(s):
// \CPU|Reg|Registros~2020_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~2017_combout  & (\CPU|Reg|Registros~2019_combout )) # (!\CPU|Reg|Registros~2017_combout  & ((\CPU|Reg|Registros~2013_combout ))))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~2017_combout ))))

	.dataa(\CPU|Reg|Registros~2019_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~2013_combout ),
	.datad(\CPU|Reg|Registros~2017_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2020_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2020 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \CPU|MR2A|Saida[29]~3 (
// Equation(s):
// \CPU|MR2A|Saida[29]~3_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2020_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2030_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2020_combout ),
	.datad(\CPU|Reg|Registros~2030_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[29]~3 .lut_mask = 16'h5140;
defparam \CPU|MR2A|Saida[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \CPU|ULA|Add2~60 (
// Equation(s):
// \CPU|ULA|Add2~60_combout  = ((\CPU|MR2A|Saida[30]~2_combout  $ (\CPU|Reg|Registros~1948_combout  $ (!\CPU|ULA|Add2~59 )))) # (GND)
// \CPU|ULA|Add2~61  = CARRY((\CPU|MR2A|Saida[30]~2_combout  & ((\CPU|Reg|Registros~1948_combout ) # (!\CPU|ULA|Add2~59 ))) # (!\CPU|MR2A|Saida[30]~2_combout  & (\CPU|Reg|Registros~1948_combout  & !\CPU|ULA|Add2~59 )))

	.dataa(\CPU|MR2A|Saida[30]~2_combout ),
	.datab(\CPU|Reg|Registros~1948_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add2~59 ),
	.combout(\CPU|ULA|Add2~60_combout ),
	.cout(\CPU|ULA|Add2~61 ));
// synopsys translate_off
defparam \CPU|ULA|Add2~60 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~24_combout  = ((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\CPU|ULA|Mult0|auto_generated|op_2~23 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_2~25  = CARRY((\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\CPU|ULA|Mult0|auto_generated|op_2~23 ))) # (!\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12  & !\CPU|ULA|Mult0|auto_generated|op_2~23 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~23 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~24_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~24_combout  = ((\CPU|ULA|Mult0|auto_generated|op_2~24_combout  $ (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\CPU|ULA|Mult0|auto_generated|op_1~23 )))) # (GND)
// \CPU|ULA|Mult0|auto_generated|op_1~25  = CARRY((\CPU|ULA|Mult0|auto_generated|op_2~24_combout  & ((\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\CPU|ULA|Mult0|auto_generated|op_1~23 ))) # (!\CPU|ULA|Mult0|auto_generated|op_2~24_combout  & 
// (\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30  & !\CPU|ULA|Mult0|auto_generated|op_1~23 )))

	.dataa(\CPU|ULA|Mult0|auto_generated|op_2~24_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~23 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~24_combout ),
	.cout(\CPU|ULA|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \CPU|ULA|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~236 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~236_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout ))) # (!\CPU|MI|Mux31~1_combout  & (((!\CPU|MI|Mux29~2_combout  & 
// \CPU|ULA|Mult0|auto_generated|op_1~24_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[33]~8_combout ),
	.datab(\CPU|MI|Mux31~1_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~236 .lut_mask = 16'hC7C4;
defparam \CPU|Mux_4|M2R[30]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \CPU|ULA|Add0~58 (
// Equation(s):
// \CPU|ULA|Add0~58_combout  = (\CPU|Reg|Registros~1948_combout  & (!\CPU|ULA|Add0~57 )) # (!\CPU|Reg|Registros~1948_combout  & ((\CPU|ULA|Add0~57 ) # (GND)))
// \CPU|ULA|Add0~59  = CARRY((!\CPU|ULA|Add0~57 ) # (!\CPU|Reg|Registros~1948_combout ))

	.dataa(\CPU|Reg|Registros~1948_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~57 ),
	.combout(\CPU|ULA|Add0~58_combout ),
	.cout(\CPU|ULA|Add0~59 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~58 .lut_mask = 16'h5A5F;
defparam \CPU|ULA|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \CPU|ULA|Add1~60 (
// Equation(s):
// \CPU|ULA|Add1~60_combout  = (\CPU|Reg|Registros~1948_combout  & ((GND) # (!\CPU|ULA|Add1~59 ))) # (!\CPU|Reg|Registros~1948_combout  & (\CPU|ULA|Add1~59  $ (GND)))
// \CPU|ULA|Add1~61  = CARRY((\CPU|Reg|Registros~1948_combout ) # (!\CPU|ULA|Add1~59 ))

	.dataa(\CPU|Reg|Registros~1948_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add1~59 ),
	.combout(\CPU|ULA|Add1~60_combout ),
	.cout(\CPU|ULA|Add1~61 ));
// synopsys translate_off
defparam \CPU|ULA|Add1~60 .lut_mask = 16'h5AAF;
defparam \CPU|ULA|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~237 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~237_combout  = (\CPU|Mux_4|M2R[30]~236_combout  & (((\CPU|ULA|Add1~60_combout )) # (!\CPU|MI|Mux29~2_combout ))) # (!\CPU|Mux_4|M2R[30]~236_combout  & (\CPU|MI|Mux29~2_combout  & (\CPU|ULA|Add0~58_combout )))

	.dataa(\CPU|Mux_4|M2R[30]~236_combout ),
	.datab(\CPU|MI|Mux29~2_combout ),
	.datac(\CPU|ULA|Add0~58_combout ),
	.datad(\CPU|ULA|Add1~60_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~237 .lut_mask = 16'hEA62;
defparam \CPU|Mux_4|M2R[30]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~238 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~238_combout  = (\CPU|Mux_4|M2R[30]~237_combout  & \CPU|ULA|Mux31~7_combout )

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[30]~237_combout ),
	.datac(gnd),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~238 .lut_mask = 16'hCC00;
defparam \CPU|Mux_4|M2R[30]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~239 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~239_combout  = (\CPU|Reg|Registros~2462_combout  & (!\CPU|UC|WideOr2~0_combout  & (!\CPU|MI|Mux2~1_combout  & \CPU|MI|Mux5~1_combout )))

	.dataa(\CPU|Reg|Registros~2462_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|MI|Mux2~1_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~239 .lut_mask = 16'h0200;
defparam \CPU|Mux_4|M2R[30]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~240 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~240_combout  = (\CPU|ULA|Mux27~21_combout  & (((\CPU|ULA|Mux27~4_combout )))) # (!\CPU|ULA|Mux27~21_combout  & ((\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[30]~239_combout ))) # (!\CPU|ULA|Mux27~4_combout  & 
// (\CPU|Mux_4|M2R[30]~238_combout ))))

	.dataa(\CPU|ULA|Mux27~21_combout ),
	.datab(\CPU|Mux_4|M2R[30]~238_combout ),
	.datac(\CPU|ULA|Mux27~4_combout ),
	.datad(\CPU|Mux_4|M2R[30]~239_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~240 .lut_mask = 16'hF4A4;
defparam \CPU|Mux_4|M2R[30]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~235 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~235_combout  = (\CPU|Reg|Registros~1948_combout  & ((\CPU|MR2A|Saida[30]~2_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[30]~2_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1948_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[30]~2_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[30]~2_combout ),
	.datab(\CPU|MI|Mux30~1_combout ),
	.datac(\CPU|Reg|Registros~1948_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~235 .lut_mask = 16'hDA83;
defparam \CPU|Mux_4|M2R[30]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~241 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~241_combout  = (\CPU|Mux_4|M2R[30]~240_combout  & (((\CPU|Reg|Registros~1948_combout ) # (!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[30]~240_combout  & (\CPU|Mux_4|M2R[30]~235_combout  & ((\CPU|ULA|Mux27~5_combout ))))

	.dataa(\CPU|Mux_4|M2R[30]~240_combout ),
	.datab(\CPU|Mux_4|M2R[30]~235_combout ),
	.datac(\CPU|Reg|Registros~1948_combout ),
	.datad(\CPU|ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~241 .lut_mask = 16'hE4AA;
defparam \CPU|Mux_4|M2R[30]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \CPU|ULA|Add3~60 (
// Equation(s):
// \CPU|ULA|Add3~60_combout  = ((\CPU|Reg|Registros~1948_combout  $ (\CPU|MR2A|Saida[30]~2_combout  $ (\CPU|ULA|Add3~59 )))) # (GND)
// \CPU|ULA|Add3~61  = CARRY((\CPU|Reg|Registros~1948_combout  & ((!\CPU|ULA|Add3~59 ) # (!\CPU|MR2A|Saida[30]~2_combout ))) # (!\CPU|Reg|Registros~1948_combout  & (!\CPU|MR2A|Saida[30]~2_combout  & !\CPU|ULA|Add3~59 )))

	.dataa(\CPU|Reg|Registros~1948_combout ),
	.datab(\CPU|MR2A|Saida[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add3~59 ),
	.combout(\CPU|ULA|Add3~60_combout ),
	.cout(\CPU|ULA|Add3~61 ));
// synopsys translate_off
defparam \CPU|ULA|Add3~60 .lut_mask = 16'h962B;
defparam \CPU|ULA|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~242 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~242_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a30 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|Mux_4|M2R[22]~88_combout  & 
// \CPU|ULA|Add3~60_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~87_combout ),
	.datab(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\CPU|Mux_4|M2R[22]~88_combout ),
	.datad(\CPU|ULA|Add3~60_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~242 .lut_mask = 16'hDA8A;
defparam \CPU|Mux_4|M2R[30]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[30]~243 (
// Equation(s):
// \CPU|Mux_4|M2R[30]~243_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[30]~242_combout  & (\CPU|ULA|Add2~60_combout )) # (!\CPU|Mux_4|M2R[30]~242_combout  & ((\CPU|Mux_4|M2R[30]~241_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[30]~242_combout ))))

	.dataa(\CPU|Mux_4|M2R[22]~86_combout ),
	.datab(\CPU|ULA|Add2~60_combout ),
	.datac(\CPU|Mux_4|M2R[30]~241_combout ),
	.datad(\CPU|Mux_4|M2R[30]~242_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[30]~243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[30]~243 .lut_mask = 16'hDDA0;
defparam \CPU|Mux_4|M2R[30]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \CPU|Reg|Registros~990 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[30]~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~990 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \CPU|Reg|Registros~2000 (
// Equation(s):
// \CPU|Reg|Registros~2000_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~958_q ) # ((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & (((\CPU|Reg|Registros~926_q  & !\CPU|MI|Mux14~1_combout ))))

	.dataa(\CPU|Reg|Registros~958_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~926_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2000_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2000 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \CPU|Reg|Registros~2001 (
// Equation(s):
// \CPU|Reg|Registros~2001_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2000_combout  & ((\CPU|Reg|Registros~1022_q ))) # (!\CPU|Reg|Registros~2000_combout  & (\CPU|Reg|Registros~990_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2000_combout ))))

	.dataa(\CPU|Reg|Registros~990_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1022_q ),
	.datad(\CPU|Reg|Registros~2000_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2001_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2001 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1998 (
// Equation(s):
// \CPU|Reg|Registros~1998_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~734_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~670_q ))))

	.dataa(\CPU|Reg|Registros~670_q ),
	.datab(\CPU|Reg|Registros~734_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1998_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1998 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1999 (
// Equation(s):
// \CPU|Reg|Registros~1999_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1998_combout  & (\CPU|Reg|Registros~766_q )) # (!\CPU|Reg|Registros~1998_combout  & ((\CPU|Reg|Registros~702_q ))))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~1998_combout ))))

	.dataa(\CPU|Reg|Registros~766_q ),
	.datab(\CPU|MI|Mux15~1_combout ),
	.datac(\CPU|Reg|Registros~702_q ),
	.datad(\CPU|Reg|Registros~1998_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1999_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1999 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~2002 (
// Equation(s):
// \CPU|Reg|Registros~2002_combout  = (\CPU|Reg|Registros~2507_combout  & (((\CPU|Reg|Registros~2001_combout )) # (!\CPU|MI|Mux13~1_combout ))) # (!\CPU|Reg|Registros~2507_combout  & (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1999_combout ))))

	.dataa(\CPU|Reg|Registros~2507_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2001_combout ),
	.datad(\CPU|Reg|Registros~1999_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2002_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2002 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \CPU|MR2A|Saida[30]~2 (
// Equation(s):
// \CPU|MR2A|Saida[30]~2_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2002_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2012_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2002_combout ),
	.datac(\CPU|MI|Mux13~1_combout ),
	.datad(\CPU|Reg|Registros~2012_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[30]~2 .lut_mask = 16'h4540;
defparam \CPU|MR2A|Saida[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \CPU|ULA|Add2~62 (
// Equation(s):
// \CPU|ULA|Add2~62_combout  = \CPU|MR2A|Saida[31]~1_combout  $ (\CPU|ULA|Add2~61  $ (\CPU|Reg|Registros~1962_combout ))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1962_combout ),
	.cin(\CPU|ULA|Add2~61 ),
	.combout(\CPU|ULA|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Add2~62 .lut_mask = 16'hA55A;
defparam \CPU|ULA|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \CPU|ULA|Add3~62 (
// Equation(s):
// \CPU|ULA|Add3~62_combout  = \CPU|MR2A|Saida[31]~1_combout  $ (\CPU|ULA|Add3~61  $ (!\CPU|Reg|Registros~1962_combout ))

	.dataa(gnd),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1962_combout ),
	.cin(\CPU|ULA|Add3~61 ),
	.combout(\CPU|ULA|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Add3~62 .lut_mask = 16'h3CC3;
defparam \CPU|ULA|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~251 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~251_combout  = (\CPU|Mux_4|M2R[22]~87_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a31 ) # ((!\CPU|Mux_4|M2R[22]~88_combout )))) # (!\CPU|Mux_4|M2R[22]~87_combout  & (((\CPU|ULA|Add3~62_combout  & 
// \CPU|Mux_4|M2R[22]~88_combout ))))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\CPU|ULA|Add3~62_combout ),
	.datac(\CPU|Mux_4|M2R[22]~87_combout ),
	.datad(\CPU|Mux_4|M2R[22]~88_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~251 .lut_mask = 16'hACF0;
defparam \CPU|Mux_4|M2R[31]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~248 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~248_combout  = (\CPU|MI|Mux5~1_combout  & (\CPU|Reg|Registros~2463_combout  & (!\CPU|UC|WideOr2~0_combout  & !\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|Reg|Registros~2463_combout ),
	.datac(\CPU|UC|WideOr2~0_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~248 .lut_mask = 16'h0008;
defparam \CPU|Mux_4|M2R[31]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \CPU|ULA|Add0~60 (
// Equation(s):
// \CPU|ULA|Add0~60_combout  = \CPU|Reg|Registros~1962_combout  $ (!\CPU|ULA|Add0~59 )

	.dataa(\CPU|Reg|Registros~1962_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Add0~59 ),
	.combout(\CPU|ULA|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Add0~60 .lut_mask = 16'hA5A5;
defparam \CPU|ULA|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \CPU|ULA|Add1~62 (
// Equation(s):
// \CPU|ULA|Add1~62_combout  = \CPU|ULA|Add1~61  $ (!\CPU|Reg|Registros~1962_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1962_combout ),
	.cin(\CPU|ULA|Add1~61 ),
	.combout(\CPU|ULA|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Add1~62 .lut_mask = 16'hF00F;
defparam \CPU|ULA|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_2~26_combout  = \CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT13  $ (\CPU|ULA|Mult0|auto_generated|op_2~25  $ (\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT13 ))

	.dataa(\CPU|ULA|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ULA|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.cin(\CPU|ULA|Mult0|auto_generated|op_2~25 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_2~26 .lut_mask = 16'hA55A;
defparam \CPU|ULA|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneive_lcell_comb \CPU|ULA|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \CPU|ULA|Mult0|auto_generated|op_1~26_combout  = \CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\CPU|ULA|Mult0|auto_generated|op_1~25  $ (\CPU|ULA|Mult0|auto_generated|op_2~26_combout ))

	.dataa(gnd),
	.datab(\CPU|ULA|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(\CPU|ULA|Mult0|auto_generated|op_2~26_combout ),
	.cin(\CPU|ULA|Mult0|auto_generated|op_1~25 ),
	.combout(\CPU|ULA|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mult0|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \CPU|ULA|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|selnose [0] = ((\CPU|MR2A|Saida[1]~31_combout ) # ((\CPU|MR2A|Saida[0]~0_combout  & !\CPU|Reg|Registros~1962_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout )

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.datac(\CPU|Reg|Registros~1962_combout ),
	.datad(\CPU|MR2A|Saida[1]~31_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hFF3B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~245 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~245_combout  = (\CPU|MI|Mux31~1_combout  & (((\CPU|MI|Mux29~2_combout ) # (!\CPU|ULA|Div0|auto_generated|divider|divider|selnose [0])))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Mult0|auto_generated|op_1~26_combout  & 
// ((!\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|op_1~26_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose [0]),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~245 .lut_mask = 16'hAA4E;
defparam \CPU|Mux_4|M2R[31]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~246 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~246_combout  = (\CPU|Mux_4|M2R[31]~245_combout  & (((\CPU|ULA|Add1~62_combout ) # (!\CPU|MI|Mux29~2_combout )))) # (!\CPU|Mux_4|M2R[31]~245_combout  & (\CPU|ULA|Add0~60_combout  & ((\CPU|MI|Mux29~2_combout ))))

	.dataa(\CPU|ULA|Add0~60_combout ),
	.datab(\CPU|ULA|Add1~62_combout ),
	.datac(\CPU|Mux_4|M2R[31]~245_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~246 .lut_mask = 16'hCAF0;
defparam \CPU|Mux_4|M2R[31]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~247 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~247_combout  = (\CPU|ULA|Mux31~7_combout  & \CPU|Mux_4|M2R[31]~246_combout )

	.dataa(gnd),
	.datab(\CPU|ULA|Mux31~7_combout ),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[31]~246_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~247 .lut_mask = 16'hCC00;
defparam \CPU|Mux_4|M2R[31]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~249 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~249_combout  = (\CPU|ULA|Mux27~4_combout  & ((\CPU|Mux_4|M2R[31]~248_combout ) # ((\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[31]~247_combout  & !\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|Mux_4|M2R[31]~248_combout ),
	.datab(\CPU|ULA|Mux27~4_combout ),
	.datac(\CPU|Mux_4|M2R[31]~247_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~249 .lut_mask = 16'hCCB8;
defparam \CPU|Mux_4|M2R[31]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~244 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~244_combout  = (\CPU|Reg|Registros~1962_combout  & ((\CPU|MR2A|Saida[31]~1_combout  & (\CPU|MI|Mux30~1_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & ((\CPU|MI|Mux31~1_combout ))))) # (!\CPU|Reg|Registros~1962_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[31]~1_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|Reg|Registros~1962_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~244 .lut_mask = 16'hE685;
defparam \CPU|Mux_4|M2R[31]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~250 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~250_combout  = (\CPU|ULA|Mux27~5_combout  & ((\CPU|Mux_4|M2R[31]~249_combout  & (\CPU|Reg|Registros~1962_combout )) # (!\CPU|Mux_4|M2R[31]~249_combout  & ((\CPU|Mux_4|M2R[31]~244_combout ))))) # (!\CPU|ULA|Mux27~5_combout  & 
// (\CPU|Mux_4|M2R[31]~249_combout ))

	.dataa(\CPU|ULA|Mux27~5_combout ),
	.datab(\CPU|Mux_4|M2R[31]~249_combout ),
	.datac(\CPU|Reg|Registros~1962_combout ),
	.datad(\CPU|Mux_4|M2R[31]~244_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~250 .lut_mask = 16'hE6C4;
defparam \CPU|Mux_4|M2R[31]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[31]~252 (
// Equation(s):
// \CPU|Mux_4|M2R[31]~252_combout  = (\CPU|Mux_4|M2R[22]~86_combout  & ((\CPU|Mux_4|M2R[31]~251_combout  & (\CPU|ULA|Add2~62_combout )) # (!\CPU|Mux_4|M2R[31]~251_combout  & ((\CPU|Mux_4|M2R[31]~250_combout ))))) # (!\CPU|Mux_4|M2R[22]~86_combout  & 
// (((\CPU|Mux_4|M2R[31]~251_combout ))))

	.dataa(\CPU|ULA|Add2~62_combout ),
	.datab(\CPU|Mux_4|M2R[22]~86_combout ),
	.datac(\CPU|Mux_4|M2R[31]~251_combout ),
	.datad(\CPU|Mux_4|M2R[31]~250_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[31]~252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[31]~252 .lut_mask = 16'hBCB0;
defparam \CPU|Mux_4|M2R[31]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \CPU|Reg|Registros~959 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[31]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~959 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1951 (
// Equation(s):
// \CPU|Reg|Registros~1951_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~767_q ))) # (!\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~703_q ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~703_q ),
	.datad(\CPU|Reg|Registros~767_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1951_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1951 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1952 (
// Equation(s):
// \CPU|Reg|Registros~1952_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1951_combout  & ((\CPU|Reg|Registros~1023_q ))) # (!\CPU|Reg|Registros~1951_combout  & (\CPU|Reg|Registros~959_q )))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1951_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~959_q ),
	.datac(\CPU|Reg|Registros~1023_q ),
	.datad(\CPU|Reg|Registros~1951_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1952_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1952 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1949 (
// Equation(s):
// \CPU|Reg|Registros~1949_combout  = (\CPU|MI|Mux7~1_combout  & (\CPU|MI|Mux9~0_combout )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux9~0_combout  & (\CPU|Reg|Registros~735_q )) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~671_q )))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~735_q ),
	.datad(\CPU|Reg|Registros~671_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1949_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1949 .lut_mask = 16'hD9C8;
defparam \CPU|Reg|Registros~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1950 (
// Equation(s):
// \CPU|Reg|Registros~1950_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1949_combout  & (\CPU|Reg|Registros~991_q )) # (!\CPU|Reg|Registros~1949_combout  & ((\CPU|Reg|Registros~927_q ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (\CPU|Reg|Registros~1949_combout ))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1949_combout ),
	.datac(\CPU|Reg|Registros~991_q ),
	.datad(\CPU|Reg|Registros~927_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1950_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1950 .lut_mask = 16'hE6C4;
defparam \CPU|Reg|Registros~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~2489 (
// Equation(s):
// \CPU|Reg|Registros~2489_combout  = (\CPU|PC|Endereco [1] & ((\CPU|MI|Mux10~0_combout  & (\CPU|Reg|Registros~1952_combout )) # (!\CPU|MI|Mux10~0_combout  & ((\CPU|Reg|Registros~1950_combout ))))) # (!\CPU|PC|Endereco [1] & 
// (((\CPU|Reg|Registros~1950_combout ))))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|Reg|Registros~1952_combout ),
	.datac(\CPU|MI|Mux10~0_combout ),
	.datad(\CPU|Reg|Registros~1950_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2489 .lut_mask = 16'hDF80;
defparam \CPU|Reg|Registros~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1959 (
// Equation(s):
// \CPU|Reg|Registros~1959_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~479_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((!\CPU|MI|Mux10~1_combout  & \CPU|Reg|Registros~415_q ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~479_q ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~415_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1959_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1959 .lut_mask = 16'hADA8;
defparam \CPU|Reg|Registros~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1960 (
// Equation(s):
// \CPU|Reg|Registros~1960_combout  = (\CPU|Reg|Registros~1959_combout  & ((!\CPU|MI|Mux10~1_combout ))) # (!\CPU|Reg|Registros~1959_combout  & (\CPU|Reg|Registros~447_q  & \CPU|MI|Mux10~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~447_q ),
	.datac(\CPU|Reg|Registros~1959_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1960_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1960 .lut_mask = 16'h0CF0;
defparam \CPU|Reg|Registros~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1953 (
// Equation(s):
// \CPU|Reg|Registros~1953_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~351_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~287_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~351_q ),
	.datab(\CPU|Reg|Registros~287_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1953_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1953 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \CPU|Reg|Registros~1954 (
// Equation(s):
// \CPU|Reg|Registros~1954_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1953_combout  & ((\CPU|Reg|Registros~383_q ))) # (!\CPU|Reg|Registros~1953_combout  & (\CPU|Reg|Registros~319_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1953_combout ))))

	.dataa(\CPU|Reg|Registros~319_q ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~383_q ),
	.datad(\CPU|Reg|Registros~1953_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1954_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1954 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1956 (
// Equation(s):
// \CPU|Reg|Registros~1956_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~63_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~31_q ))))

	.dataa(\CPU|Reg|Registros~31_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|MI|Mux10~1_combout ),
	.datad(\CPU|Reg|Registros~63_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1956_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1956 .lut_mask = 16'hF2C2;
defparam \CPU|Reg|Registros~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1957 (
// Equation(s):
// \CPU|Reg|Registros~1957_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1956_combout  & (\CPU|Reg|Registros~127_q )) # (!\CPU|Reg|Registros~1956_combout  & ((\CPU|Reg|Registros~95_q ))))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1956_combout ))))

	.dataa(\CPU|Reg|Registros~127_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~95_q ),
	.datad(\CPU|Reg|Registros~1956_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1957_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1957 .lut_mask = 16'hBBC0;
defparam \CPU|Reg|Registros~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1955 (
// Equation(s):
// \CPU|Reg|Registros~1955_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~255_q ))) # (!\CPU|Reg|Registros~1404_combout  & (\CPU|Reg|Registros~223_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1404_combout ))))

	.dataa(\CPU|Reg|Registros~223_q ),
	.datab(\CPU|Reg|Registros~255_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1955_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1955 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1958 (
// Equation(s):
// \CPU|Reg|Registros~1958_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1955_combout ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1957_combout 
// ))))

	.dataa(\CPU|Reg|Registros~1957_combout ),
	.datab(\CPU|Reg|Registros~1955_combout ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1958_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1958 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1961 (
// Equation(s):
// \CPU|Reg|Registros~1961_combout  = (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1958_combout  & (\CPU|Reg|Registros~1960_combout )) # (!\CPU|Reg|Registros~1958_combout  & ((\CPU|Reg|Registros~1954_combout ))))) # (!\CPU|MI|Mux7~1_combout  & 
// (((\CPU|Reg|Registros~1958_combout ))))

	.dataa(\CPU|MI|Mux7~1_combout ),
	.datab(\CPU|Reg|Registros~1960_combout ),
	.datac(\CPU|Reg|Registros~1954_combout ),
	.datad(\CPU|Reg|Registros~1958_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1961_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1961 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1962 (
// Equation(s):
// \CPU|Reg|Registros~1962_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~2489_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1961_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~2489_combout ),
	.datad(\CPU|Reg|Registros~1961_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1962_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1962 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \CPU|ULA|LessThan1~1 (
// Equation(s):
// \CPU|ULA|LessThan1~1_cout  = CARRY((!\CPU|MR2A|Saida[0]~0_combout  & \CPU|Reg|Registros~1420_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|ULA|LessThan1~1_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~1 .lut_mask = 16'h0044;
defparam \CPU|ULA|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \CPU|ULA|LessThan1~3 (
// Equation(s):
// \CPU|ULA|LessThan1~3_cout  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & ((!\CPU|ULA|LessThan1~1_cout ) # (!\CPU|Reg|Registros~1439_combout ))) # (!\CPU|MR2A|Saida[1]~31_combout  & (!\CPU|Reg|Registros~1439_combout  & !\CPU|ULA|LessThan1~1_cout )))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|Reg|Registros~1439_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~1_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~3_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~3 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \CPU|ULA|LessThan1~5 (
// Equation(s):
// \CPU|ULA|LessThan1~5_cout  = CARRY((\CPU|Reg|Registros~1458_combout  & ((!\CPU|ULA|LessThan1~3_cout ) # (!\CPU|MR2A|Saida[2]~30_combout ))) # (!\CPU|Reg|Registros~1458_combout  & (!\CPU|MR2A|Saida[2]~30_combout  & !\CPU|ULA|LessThan1~3_cout )))

	.dataa(\CPU|Reg|Registros~1458_combout ),
	.datab(\CPU|MR2A|Saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~3_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~5_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~5 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \CPU|ULA|LessThan1~7 (
// Equation(s):
// \CPU|ULA|LessThan1~7_cout  = CARRY((\CPU|Reg|Registros~1477_combout  & (\CPU|MR2A|Saida[3]~29_combout  & !\CPU|ULA|LessThan1~5_cout )) # (!\CPU|Reg|Registros~1477_combout  & ((\CPU|MR2A|Saida[3]~29_combout ) # (!\CPU|ULA|LessThan1~5_cout ))))

	.dataa(\CPU|Reg|Registros~1477_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~5_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~7_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~7 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \CPU|ULA|LessThan1~9 (
// Equation(s):
// \CPU|ULA|LessThan1~9_cout  = CARRY((\CPU|Reg|Registros~1496_combout  & ((!\CPU|ULA|LessThan1~7_cout ) # (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|Reg|Registros~1496_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|LessThan1~7_cout )))

	.dataa(\CPU|Reg|Registros~1496_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~7_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~9_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~9 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \CPU|ULA|LessThan1~11 (
// Equation(s):
// \CPU|ULA|LessThan1~11_cout  = CARRY((\CPU|Reg|Registros~1515_combout  & (\CPU|MR2A|Saida[5]~27_combout  & !\CPU|ULA|LessThan1~9_cout )) # (!\CPU|Reg|Registros~1515_combout  & ((\CPU|MR2A|Saida[5]~27_combout ) # (!\CPU|ULA|LessThan1~9_cout ))))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(\CPU|MR2A|Saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~9_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~11_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~11 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \CPU|ULA|LessThan1~13 (
// Equation(s):
// \CPU|ULA|LessThan1~13_cout  = CARRY((\CPU|Reg|Registros~1534_combout  & ((!\CPU|ULA|LessThan1~11_cout ) # (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|Reg|Registros~1534_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|LessThan1~11_cout )))

	.dataa(\CPU|Reg|Registros~1534_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~11_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~13_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~13 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \CPU|ULA|LessThan1~15 (
// Equation(s):
// \CPU|ULA|LessThan1~15_cout  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & ((!\CPU|ULA|LessThan1~13_cout ) # (!\CPU|Reg|Registros~1553_combout ))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|Reg|Registros~1553_combout  & !\CPU|ULA|LessThan1~13_cout )))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|Reg|Registros~1553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~13_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~15_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~15 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \CPU|ULA|LessThan1~17 (
// Equation(s):
// \CPU|ULA|LessThan1~17_cout  = CARRY((\CPU|Reg|Registros~1572_combout  & ((!\CPU|ULA|LessThan1~15_cout ) # (!\CPU|MR2A|Saida[8]~24_combout ))) # (!\CPU|Reg|Registros~1572_combout  & (!\CPU|MR2A|Saida[8]~24_combout  & !\CPU|ULA|LessThan1~15_cout )))

	.dataa(\CPU|Reg|Registros~1572_combout ),
	.datab(\CPU|MR2A|Saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~15_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~17_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~17 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \CPU|ULA|LessThan1~19 (
// Equation(s):
// \CPU|ULA|LessThan1~19_cout  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|LessThan1~17_cout ) # (!\CPU|Reg|Registros~1591_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|Reg|Registros~1591_combout  & !\CPU|ULA|LessThan1~17_cout )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~17_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~19_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~19 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \CPU|ULA|LessThan1~21 (
// Equation(s):
// \CPU|ULA|LessThan1~21_cout  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & (\CPU|Reg|Registros~1610_combout  & !\CPU|ULA|LessThan1~19_cout )) # (!\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|Reg|Registros~1610_combout ) # (!\CPU|ULA|LessThan1~19_cout ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~19_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~21_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~21 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \CPU|ULA|LessThan1~23 (
// Equation(s):
// \CPU|ULA|LessThan1~23_cout  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|LessThan1~21_cout ) # (!\CPU|Reg|Registros~1629_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|Reg|Registros~1629_combout  & !\CPU|ULA|LessThan1~21_cout )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~21_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~23_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~23 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \CPU|ULA|LessThan1~25 (
// Equation(s):
// \CPU|ULA|LessThan1~25_cout  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|Reg|Registros~1648_combout  & !\CPU|ULA|LessThan1~23_cout )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|Reg|Registros~1648_combout ) # (!\CPU|ULA|LessThan1~23_cout ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~23_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~25_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~25 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \CPU|ULA|LessThan1~27 (
// Equation(s):
// \CPU|ULA|LessThan1~27_cout  = CARRY((\CPU|Reg|Registros~1667_combout  & (\CPU|MR2A|Saida[13]~19_combout  & !\CPU|ULA|LessThan1~25_cout )) # (!\CPU|Reg|Registros~1667_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # (!\CPU|ULA|LessThan1~25_cout ))))

	.dataa(\CPU|Reg|Registros~1667_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~25_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~27_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~27 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \CPU|ULA|LessThan1~29 (
// Equation(s):
// \CPU|ULA|LessThan1~29_cout  = CARRY((\CPU|Reg|Registros~1686_combout  & ((!\CPU|ULA|LessThan1~27_cout ) # (!\CPU|MR2A|Saida[14]~18_combout ))) # (!\CPU|Reg|Registros~1686_combout  & (!\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|LessThan1~27_cout )))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~27_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~29_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~29 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \CPU|ULA|LessThan1~31 (
// Equation(s):
// \CPU|ULA|LessThan1~31_cout  = CARRY((\CPU|Reg|Registros~1705_combout  & (\CPU|MR2A|Saida[15]~17_combout  & !\CPU|ULA|LessThan1~29_cout )) # (!\CPU|Reg|Registros~1705_combout  & ((\CPU|MR2A|Saida[15]~17_combout ) # (!\CPU|ULA|LessThan1~29_cout ))))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~29_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~31_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~31 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \CPU|ULA|LessThan1~33 (
// Equation(s):
// \CPU|ULA|LessThan1~33_cout  = CARRY((\CPU|Reg|Registros~1724_combout  & ((!\CPU|ULA|LessThan1~31_cout ) # (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|Reg|Registros~1724_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|LessThan1~31_cout )))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~31_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~33_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~33 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \CPU|ULA|LessThan1~35 (
// Equation(s):
// \CPU|ULA|LessThan1~35_cout  = CARRY((\CPU|Reg|Registros~1743_combout  & (\CPU|MR2A|Saida[17]~15_combout  & !\CPU|ULA|LessThan1~33_cout )) # (!\CPU|Reg|Registros~1743_combout  & ((\CPU|MR2A|Saida[17]~15_combout ) # (!\CPU|ULA|LessThan1~33_cout ))))

	.dataa(\CPU|Reg|Registros~1743_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~33_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~35_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~35 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \CPU|ULA|LessThan1~37 (
// Equation(s):
// \CPU|ULA|LessThan1~37_cout  = CARRY((\CPU|Reg|Registros~1762_combout  & ((!\CPU|ULA|LessThan1~35_cout ) # (!\CPU|MR2A|Saida[18]~14_combout ))) # (!\CPU|Reg|Registros~1762_combout  & (!\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|LessThan1~35_cout )))

	.dataa(\CPU|Reg|Registros~1762_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~35_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~37_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~37 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \CPU|ULA|LessThan1~39 (
// Equation(s):
// \CPU|ULA|LessThan1~39_cout  = CARRY((\CPU|Reg|Registros~1781_combout  & (\CPU|MR2A|Saida[19]~13_combout  & !\CPU|ULA|LessThan1~37_cout )) # (!\CPU|Reg|Registros~1781_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # (!\CPU|ULA|LessThan1~37_cout ))))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~37_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~39_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~39 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \CPU|ULA|LessThan1~41 (
// Equation(s):
// \CPU|ULA|LessThan1~41_cout  = CARRY((\CPU|Reg|Registros~1800_combout  & ((!\CPU|ULA|LessThan1~39_cout ) # (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|Reg|Registros~1800_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|LessThan1~39_cout )))

	.dataa(\CPU|Reg|Registros~1800_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~39_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~41_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~41 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \CPU|ULA|LessThan1~43 (
// Equation(s):
// \CPU|ULA|LessThan1~43_cout  = CARRY((\CPU|Reg|Registros~1819_combout  & (\CPU|MR2A|Saida[21]~11_combout  & !\CPU|ULA|LessThan1~41_cout )) # (!\CPU|Reg|Registros~1819_combout  & ((\CPU|MR2A|Saida[21]~11_combout ) # (!\CPU|ULA|LessThan1~41_cout ))))

	.dataa(\CPU|Reg|Registros~1819_combout ),
	.datab(\CPU|MR2A|Saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~41_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~43_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~43 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneive_lcell_comb \CPU|ULA|LessThan1~45 (
// Equation(s):
// \CPU|ULA|LessThan1~45_cout  = CARRY((\CPU|Reg|Registros~1838_combout  & ((!\CPU|ULA|LessThan1~43_cout ) # (!\CPU|MR2A|Saida[22]~10_combout ))) # (!\CPU|Reg|Registros~1838_combout  & (!\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|LessThan1~43_cout )))

	.dataa(\CPU|Reg|Registros~1838_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~43_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~45_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~45 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \CPU|ULA|LessThan1~47 (
// Equation(s):
// \CPU|ULA|LessThan1~47_cout  = CARRY((\CPU|MR2A|Saida[23]~9_combout  & ((!\CPU|ULA|LessThan1~45_cout ) # (!\CPU|Reg|Registros~1857_combout ))) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|Reg|Registros~1857_combout  & !\CPU|ULA|LessThan1~45_cout )))

	.dataa(\CPU|MR2A|Saida[23]~9_combout ),
	.datab(\CPU|Reg|Registros~1857_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~45_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~47_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~47 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \CPU|ULA|LessThan1~49 (
// Equation(s):
// \CPU|ULA|LessThan1~49_cout  = CARRY((\CPU|Reg|Registros~1871_combout  & ((!\CPU|ULA|LessThan1~47_cout ) # (!\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|Reg|Registros~1871_combout  & (!\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|LessThan1~47_cout )))

	.dataa(\CPU|Reg|Registros~1871_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~47_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~49_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~49 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \CPU|ULA|LessThan1~51 (
// Equation(s):
// \CPU|ULA|LessThan1~51_cout  = CARRY((\CPU|Reg|Registros~1881_combout  & (\CPU|MR2A|Saida[25]~7_combout  & !\CPU|ULA|LessThan1~49_cout )) # (!\CPU|Reg|Registros~1881_combout  & ((\CPU|MR2A|Saida[25]~7_combout ) # (!\CPU|ULA|LessThan1~49_cout ))))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(\CPU|MR2A|Saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~49_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~51_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~51 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \CPU|ULA|LessThan1~53 (
// Equation(s):
// \CPU|ULA|LessThan1~53_cout  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & (\CPU|Reg|Registros~1895_combout  & !\CPU|ULA|LessThan1~51_cout )) # (!\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|Reg|Registros~1895_combout ) # (!\CPU|ULA|LessThan1~51_cout ))))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|Reg|Registros~1895_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~51_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~53_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~53 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \CPU|ULA|LessThan1~55 (
// Equation(s):
// \CPU|ULA|LessThan1~55_cout  = CARRY((\CPU|Reg|Registros~1909_combout  & (\CPU|MR2A|Saida[27]~5_combout  & !\CPU|ULA|LessThan1~53_cout )) # (!\CPU|Reg|Registros~1909_combout  & ((\CPU|MR2A|Saida[27]~5_combout ) # (!\CPU|ULA|LessThan1~53_cout ))))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(\CPU|MR2A|Saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~53_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~55_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~55 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \CPU|ULA|LessThan1~57 (
// Equation(s):
// \CPU|ULA|LessThan1~57_cout  = CARRY((\CPU|Reg|Registros~1919_combout  & ((!\CPU|ULA|LessThan1~55_cout ) # (!\CPU|MR2A|Saida[28]~4_combout ))) # (!\CPU|Reg|Registros~1919_combout  & (!\CPU|MR2A|Saida[28]~4_combout  & !\CPU|ULA|LessThan1~55_cout )))

	.dataa(\CPU|Reg|Registros~1919_combout ),
	.datab(\CPU|MR2A|Saida[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~55_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~57_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~57 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \CPU|ULA|LessThan1~59 (
// Equation(s):
// \CPU|ULA|LessThan1~59_cout  = CARRY((\CPU|MR2A|Saida[29]~3_combout  & ((!\CPU|ULA|LessThan1~57_cout ) # (!\CPU|Reg|Registros~1931_combout ))) # (!\CPU|MR2A|Saida[29]~3_combout  & (!\CPU|Reg|Registros~1931_combout  & !\CPU|ULA|LessThan1~57_cout )))

	.dataa(\CPU|MR2A|Saida[29]~3_combout ),
	.datab(\CPU|Reg|Registros~1931_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~57_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~59_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~59 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \CPU|ULA|LessThan1~61 (
// Equation(s):
// \CPU|ULA|LessThan1~61_cout  = CARRY((\CPU|MR2A|Saida[30]~2_combout  & (\CPU|Reg|Registros~1948_combout  & !\CPU|ULA|LessThan1~59_cout )) # (!\CPU|MR2A|Saida[30]~2_combout  & ((\CPU|Reg|Registros~1948_combout ) # (!\CPU|ULA|LessThan1~59_cout ))))

	.dataa(\CPU|MR2A|Saida[30]~2_combout ),
	.datab(\CPU|Reg|Registros~1948_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan1~59_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan1~61_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan1~61 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \CPU|ULA|LessThan1~62 (
// Equation(s):
// \CPU|ULA|LessThan1~62_combout  = (\CPU|Reg|Registros~1962_combout  & ((\CPU|ULA|LessThan1~61_cout ) # (!\CPU|MR2A|Saida[31]~1_combout ))) # (!\CPU|Reg|Registros~1962_combout  & (\CPU|ULA|LessThan1~61_cout  & !\CPU|MR2A|Saida[31]~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1962_combout ),
	.datac(gnd),
	.datad(\CPU|MR2A|Saida[31]~1_combout ),
	.cin(\CPU|ULA|LessThan1~61_cout ),
	.combout(\CPU|ULA|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \CPU|ULA|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \CPU|ULA|Mux31~3 (
// Equation(s):
// \CPU|ULA|Mux31~3_combout  = (\CPU|MI|Mux4~2_combout  & (((!\CPU|MI|Mux2~1_combout )) # (!\CPU|ULA|Equal0~20_combout ))) # (!\CPU|MI|Mux4~2_combout  & (((\CPU|ULA|LessThan1~62_combout  & \CPU|MI|Mux2~1_combout ))))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(\CPU|ULA|Equal0~20_combout ),
	.datac(\CPU|ULA|LessThan1~62_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~3 .lut_mask = 16'h72AA;
defparam \CPU|ULA|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \CPU|ULA|LessThan0~1 (
// Equation(s):
// \CPU|ULA|LessThan0~1_cout  = CARRY((!\CPU|Reg|Registros~1420_combout  & \CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|Reg|Registros~1420_combout ),
	.datab(\CPU|MR2A|Saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|ULA|LessThan0~1_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~1 .lut_mask = 16'h0044;
defparam \CPU|ULA|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneive_lcell_comb \CPU|ULA|LessThan0~3 (
// Equation(s):
// \CPU|ULA|LessThan0~3_cout  = CARRY((\CPU|MR2A|Saida[1]~31_combout  & (\CPU|Reg|Registros~1439_combout  & !\CPU|ULA|LessThan0~1_cout )) # (!\CPU|MR2A|Saida[1]~31_combout  & ((\CPU|Reg|Registros~1439_combout ) # (!\CPU|ULA|LessThan0~1_cout ))))

	.dataa(\CPU|MR2A|Saida[1]~31_combout ),
	.datab(\CPU|Reg|Registros~1439_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~1_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~3_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~3 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \CPU|ULA|LessThan0~5 (
// Equation(s):
// \CPU|ULA|LessThan0~5_cout  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & ((!\CPU|ULA|LessThan0~3_cout ) # (!\CPU|Reg|Registros~1458_combout ))) # (!\CPU|MR2A|Saida[2]~30_combout  & (!\CPU|Reg|Registros~1458_combout  & !\CPU|ULA|LessThan0~3_cout )))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~3_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~5_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~5 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \CPU|ULA|LessThan0~7 (
// Equation(s):
// \CPU|ULA|LessThan0~7_cout  = CARRY((\CPU|Reg|Registros~1477_combout  & ((!\CPU|ULA|LessThan0~5_cout ) # (!\CPU|MR2A|Saida[3]~29_combout ))) # (!\CPU|Reg|Registros~1477_combout  & (!\CPU|MR2A|Saida[3]~29_combout  & !\CPU|ULA|LessThan0~5_cout )))

	.dataa(\CPU|Reg|Registros~1477_combout ),
	.datab(\CPU|MR2A|Saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~5_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~7_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~7 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \CPU|ULA|LessThan0~9 (
// Equation(s):
// \CPU|ULA|LessThan0~9_cout  = CARRY((\CPU|MR2A|Saida[4]~28_combout  & ((!\CPU|ULA|LessThan0~7_cout ) # (!\CPU|Reg|Registros~1496_combout ))) # (!\CPU|MR2A|Saida[4]~28_combout  & (!\CPU|Reg|Registros~1496_combout  & !\CPU|ULA|LessThan0~7_cout )))

	.dataa(\CPU|MR2A|Saida[4]~28_combout ),
	.datab(\CPU|Reg|Registros~1496_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~7_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~9_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~9 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \CPU|ULA|LessThan0~11 (
// Equation(s):
// \CPU|ULA|LessThan0~11_cout  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & (\CPU|Reg|Registros~1515_combout  & !\CPU|ULA|LessThan0~9_cout )) # (!\CPU|MR2A|Saida[5]~27_combout  & ((\CPU|Reg|Registros~1515_combout ) # (!\CPU|ULA|LessThan0~9_cout ))))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|Reg|Registros~1515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~9_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~11_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~11 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \CPU|ULA|LessThan0~13 (
// Equation(s):
// \CPU|ULA|LessThan0~13_cout  = CARRY((\CPU|MR2A|Saida[6]~26_combout  & ((!\CPU|ULA|LessThan0~11_cout ) # (!\CPU|Reg|Registros~1534_combout ))) # (!\CPU|MR2A|Saida[6]~26_combout  & (!\CPU|Reg|Registros~1534_combout  & !\CPU|ULA|LessThan0~11_cout )))

	.dataa(\CPU|MR2A|Saida[6]~26_combout ),
	.datab(\CPU|Reg|Registros~1534_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~11_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~13_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~13 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \CPU|ULA|LessThan0~15 (
// Equation(s):
// \CPU|ULA|LessThan0~15_cout  = CARRY((\CPU|MR2A|Saida[7]~25_combout  & (\CPU|Reg|Registros~1553_combout  & !\CPU|ULA|LessThan0~13_cout )) # (!\CPU|MR2A|Saida[7]~25_combout  & ((\CPU|Reg|Registros~1553_combout ) # (!\CPU|ULA|LessThan0~13_cout ))))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|Reg|Registros~1553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~13_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~15_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~15 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \CPU|ULA|LessThan0~17 (
// Equation(s):
// \CPU|ULA|LessThan0~17_cout  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & ((!\CPU|ULA|LessThan0~15_cout ) # (!\CPU|Reg|Registros~1572_combout ))) # (!\CPU|MR2A|Saida[8]~24_combout  & (!\CPU|Reg|Registros~1572_combout  & !\CPU|ULA|LessThan0~15_cout )))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|Reg|Registros~1572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~15_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~17_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~17 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \CPU|ULA|LessThan0~19 (
// Equation(s):
// \CPU|ULA|LessThan0~19_cout  = CARRY((\CPU|Reg|Registros~1591_combout  & ((!\CPU|ULA|LessThan0~17_cout ) # (!\CPU|MR2A|Saida[9]~23_combout ))) # (!\CPU|Reg|Registros~1591_combout  & (!\CPU|MR2A|Saida[9]~23_combout  & !\CPU|ULA|LessThan0~17_cout )))

	.dataa(\CPU|Reg|Registros~1591_combout ),
	.datab(\CPU|MR2A|Saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~17_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~19_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~19 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \CPU|ULA|LessThan0~21 (
// Equation(s):
// \CPU|ULA|LessThan0~21_cout  = CARRY((\CPU|MR2A|Saida[10]~22_combout  & ((!\CPU|ULA|LessThan0~19_cout ) # (!\CPU|Reg|Registros~1610_combout ))) # (!\CPU|MR2A|Saida[10]~22_combout  & (!\CPU|Reg|Registros~1610_combout  & !\CPU|ULA|LessThan0~19_cout )))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~19_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~21_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~21 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneive_lcell_comb \CPU|ULA|LessThan0~23 (
// Equation(s):
// \CPU|ULA|LessThan0~23_cout  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & (\CPU|Reg|Registros~1629_combout  & !\CPU|ULA|LessThan0~21_cout )) # (!\CPU|MR2A|Saida[11]~21_combout  & ((\CPU|Reg|Registros~1629_combout ) # (!\CPU|ULA|LessThan0~21_cout ))))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|Reg|Registros~1629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~21_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~23_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~23 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \CPU|ULA|LessThan0~25 (
// Equation(s):
// \CPU|ULA|LessThan0~25_cout  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & ((!\CPU|ULA|LessThan0~23_cout ) # (!\CPU|Reg|Registros~1648_combout ))) # (!\CPU|MR2A|Saida[12]~20_combout  & (!\CPU|Reg|Registros~1648_combout  & !\CPU|ULA|LessThan0~23_cout )))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|Reg|Registros~1648_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~23_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~25_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~25 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \CPU|ULA|LessThan0~27 (
// Equation(s):
// \CPU|ULA|LessThan0~27_cout  = CARRY((\CPU|MR2A|Saida[13]~19_combout  & (\CPU|Reg|Registros~1667_combout  & !\CPU|ULA|LessThan0~25_cout )) # (!\CPU|MR2A|Saida[13]~19_combout  & ((\CPU|Reg|Registros~1667_combout ) # (!\CPU|ULA|LessThan0~25_cout ))))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|Reg|Registros~1667_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~25_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~27_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~27 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \CPU|ULA|LessThan0~29 (
// Equation(s):
// \CPU|ULA|LessThan0~29_cout  = CARRY((\CPU|Reg|Registros~1686_combout  & (\CPU|MR2A|Saida[14]~18_combout  & !\CPU|ULA|LessThan0~27_cout )) # (!\CPU|Reg|Registros~1686_combout  & ((\CPU|MR2A|Saida[14]~18_combout ) # (!\CPU|ULA|LessThan0~27_cout ))))

	.dataa(\CPU|Reg|Registros~1686_combout ),
	.datab(\CPU|MR2A|Saida[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~27_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~29_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~29 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \CPU|ULA|LessThan0~31 (
// Equation(s):
// \CPU|ULA|LessThan0~31_cout  = CARRY((\CPU|Reg|Registros~1705_combout  & ((!\CPU|ULA|LessThan0~29_cout ) # (!\CPU|MR2A|Saida[15]~17_combout ))) # (!\CPU|Reg|Registros~1705_combout  & (!\CPU|MR2A|Saida[15]~17_combout  & !\CPU|ULA|LessThan0~29_cout )))

	.dataa(\CPU|Reg|Registros~1705_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~29_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~31_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~31 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \CPU|ULA|LessThan0~33 (
// Equation(s):
// \CPU|ULA|LessThan0~33_cout  = CARRY((\CPU|Reg|Registros~1724_combout  & (\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|LessThan0~31_cout )) # (!\CPU|Reg|Registros~1724_combout  & ((\CPU|MR2A|Saida[16]~16_combout ) # (!\CPU|ULA|LessThan0~31_cout ))))

	.dataa(\CPU|Reg|Registros~1724_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~31_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~33_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~33 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneive_lcell_comb \CPU|ULA|LessThan0~35 (
// Equation(s):
// \CPU|ULA|LessThan0~35_cout  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & (\CPU|Reg|Registros~1743_combout  & !\CPU|ULA|LessThan0~33_cout )) # (!\CPU|MR2A|Saida[17]~15_combout  & ((\CPU|Reg|Registros~1743_combout ) # (!\CPU|ULA|LessThan0~33_cout ))))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|Reg|Registros~1743_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~33_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~35_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~35 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneive_lcell_comb \CPU|ULA|LessThan0~37 (
// Equation(s):
// \CPU|ULA|LessThan0~37_cout  = CARRY((\CPU|Reg|Registros~1762_combout  & (\CPU|MR2A|Saida[18]~14_combout  & !\CPU|ULA|LessThan0~35_cout )) # (!\CPU|Reg|Registros~1762_combout  & ((\CPU|MR2A|Saida[18]~14_combout ) # (!\CPU|ULA|LessThan0~35_cout ))))

	.dataa(\CPU|Reg|Registros~1762_combout ),
	.datab(\CPU|MR2A|Saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~35_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~37_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~37 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneive_lcell_comb \CPU|ULA|LessThan0~39 (
// Equation(s):
// \CPU|ULA|LessThan0~39_cout  = CARRY((\CPU|Reg|Registros~1781_combout  & ((!\CPU|ULA|LessThan0~37_cout ) # (!\CPU|MR2A|Saida[19]~13_combout ))) # (!\CPU|Reg|Registros~1781_combout  & (!\CPU|MR2A|Saida[19]~13_combout  & !\CPU|ULA|LessThan0~37_cout )))

	.dataa(\CPU|Reg|Registros~1781_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~37_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~39_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~39 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneive_lcell_comb \CPU|ULA|LessThan0~41 (
// Equation(s):
// \CPU|ULA|LessThan0~41_cout  = CARRY((\CPU|MR2A|Saida[20]~12_combout  & ((!\CPU|ULA|LessThan0~39_cout ) # (!\CPU|Reg|Registros~1800_combout ))) # (!\CPU|MR2A|Saida[20]~12_combout  & (!\CPU|Reg|Registros~1800_combout  & !\CPU|ULA|LessThan0~39_cout )))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~39_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~41_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~41 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneive_lcell_comb \CPU|ULA|LessThan0~43 (
// Equation(s):
// \CPU|ULA|LessThan0~43_cout  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & (\CPU|Reg|Registros~1819_combout  & !\CPU|ULA|LessThan0~41_cout )) # (!\CPU|MR2A|Saida[21]~11_combout  & ((\CPU|Reg|Registros~1819_combout ) # (!\CPU|ULA|LessThan0~41_cout ))))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|Reg|Registros~1819_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~41_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~43_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~43 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneive_lcell_comb \CPU|ULA|LessThan0~45 (
// Equation(s):
// \CPU|ULA|LessThan0~45_cout  = CARRY((\CPU|Reg|Registros~1838_combout  & (\CPU|MR2A|Saida[22]~10_combout  & !\CPU|ULA|LessThan0~43_cout )) # (!\CPU|Reg|Registros~1838_combout  & ((\CPU|MR2A|Saida[22]~10_combout ) # (!\CPU|ULA|LessThan0~43_cout ))))

	.dataa(\CPU|Reg|Registros~1838_combout ),
	.datab(\CPU|MR2A|Saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~43_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~45_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~45 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \CPU|ULA|LessThan0~47 (
// Equation(s):
// \CPU|ULA|LessThan0~47_cout  = CARRY((\CPU|MR2A|Saida[23]~9_combout  & (\CPU|Reg|Registros~1857_combout  & !\CPU|ULA|LessThan0~45_cout )) # (!\CPU|MR2A|Saida[23]~9_combout  & ((\CPU|Reg|Registros~1857_combout ) # (!\CPU|ULA|LessThan0~45_cout ))))

	.dataa(\CPU|MR2A|Saida[23]~9_combout ),
	.datab(\CPU|Reg|Registros~1857_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~45_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~47_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~47 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneive_lcell_comb \CPU|ULA|LessThan0~49 (
// Equation(s):
// \CPU|ULA|LessThan0~49_cout  = CARRY((\CPU|Reg|Registros~1871_combout  & (\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|LessThan0~47_cout )) # (!\CPU|Reg|Registros~1871_combout  & ((\CPU|MR2A|Saida[24]~8_combout ) # (!\CPU|ULA|LessThan0~47_cout ))))

	.dataa(\CPU|Reg|Registros~1871_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~47_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~49_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~49 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \CPU|ULA|LessThan0~51 (
// Equation(s):
// \CPU|ULA|LessThan0~51_cout  = CARRY((\CPU|MR2A|Saida[25]~7_combout  & (\CPU|Reg|Registros~1881_combout  & !\CPU|ULA|LessThan0~49_cout )) # (!\CPU|MR2A|Saida[25]~7_combout  & ((\CPU|Reg|Registros~1881_combout ) # (!\CPU|ULA|LessThan0~49_cout ))))

	.dataa(\CPU|MR2A|Saida[25]~7_combout ),
	.datab(\CPU|Reg|Registros~1881_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~49_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~51_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~51 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \CPU|ULA|LessThan0~53 (
// Equation(s):
// \CPU|ULA|LessThan0~53_cout  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & ((!\CPU|ULA|LessThan0~51_cout ) # (!\CPU|Reg|Registros~1895_combout ))) # (!\CPU|MR2A|Saida[26]~6_combout  & (!\CPU|Reg|Registros~1895_combout  & !\CPU|ULA|LessThan0~51_cout )))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|Reg|Registros~1895_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~51_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~53_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~53 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \CPU|ULA|LessThan0~55 (
// Equation(s):
// \CPU|ULA|LessThan0~55_cout  = CARRY((\CPU|MR2A|Saida[27]~5_combout  & (\CPU|Reg|Registros~1909_combout  & !\CPU|ULA|LessThan0~53_cout )) # (!\CPU|MR2A|Saida[27]~5_combout  & ((\CPU|Reg|Registros~1909_combout ) # (!\CPU|ULA|LessThan0~53_cout ))))

	.dataa(\CPU|MR2A|Saida[27]~5_combout ),
	.datab(\CPU|Reg|Registros~1909_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~53_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~55_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~55 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \CPU|ULA|LessThan0~57 (
// Equation(s):
// \CPU|ULA|LessThan0~57_cout  = CARRY((\CPU|Reg|Registros~1919_combout  & (\CPU|MR2A|Saida[28]~4_combout  & !\CPU|ULA|LessThan0~55_cout )) # (!\CPU|Reg|Registros~1919_combout  & ((\CPU|MR2A|Saida[28]~4_combout ) # (!\CPU|ULA|LessThan0~55_cout ))))

	.dataa(\CPU|Reg|Registros~1919_combout ),
	.datab(\CPU|MR2A|Saida[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~55_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~57_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~57 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneive_lcell_comb \CPU|ULA|LessThan0~59 (
// Equation(s):
// \CPU|ULA|LessThan0~59_cout  = CARRY((\CPU|Reg|Registros~1931_combout  & ((!\CPU|ULA|LessThan0~57_cout ) # (!\CPU|MR2A|Saida[29]~3_combout ))) # (!\CPU|Reg|Registros~1931_combout  & (!\CPU|MR2A|Saida[29]~3_combout  & !\CPU|ULA|LessThan0~57_cout )))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(\CPU|MR2A|Saida[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~57_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~59_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~59 .lut_mask = 16'h002B;
defparam \CPU|ULA|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneive_lcell_comb \CPU|ULA|LessThan0~61 (
// Equation(s):
// \CPU|ULA|LessThan0~61_cout  = CARRY((\CPU|Reg|Registros~1948_combout  & (\CPU|MR2A|Saida[30]~2_combout  & !\CPU|ULA|LessThan0~59_cout )) # (!\CPU|Reg|Registros~1948_combout  & ((\CPU|MR2A|Saida[30]~2_combout ) # (!\CPU|ULA|LessThan0~59_cout ))))

	.dataa(\CPU|Reg|Registros~1948_combout ),
	.datab(\CPU|MR2A|Saida[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|LessThan0~59_cout ),
	.combout(),
	.cout(\CPU|ULA|LessThan0~61_cout ));
// synopsys translate_off
defparam \CPU|ULA|LessThan0~61 .lut_mask = 16'h004D;
defparam \CPU|ULA|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneive_lcell_comb \CPU|ULA|LessThan0~62 (
// Equation(s):
// \CPU|ULA|LessThan0~62_combout  = (\CPU|MR2A|Saida[31]~1_combout  & ((\CPU|ULA|LessThan0~61_cout ) # (!\CPU|Reg|Registros~1962_combout ))) # (!\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|LessThan0~61_cout  & !\CPU|Reg|Registros~1962_combout ))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1962_combout ),
	.cin(\CPU|ULA|LessThan0~61_cout ),
	.combout(\CPU|ULA|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|LessThan0~62 .lut_mask = 16'hA0FA;
defparam \CPU|ULA|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \CPU|ULA|Mux31~2 (
// Equation(s):
// \CPU|ULA|Mux31~2_combout  = (\CPU|MI|Mux2~1_combout  & (((\CPU|MI|Mux5~1_combout )))) # (!\CPU|MI|Mux2~1_combout  & ((\CPU|MI|Mux5~1_combout  & ((\CPU|MR2A|Saida[0]~0_combout ))) # (!\CPU|MI|Mux5~1_combout  & (\CPU|ULA|LessThan0~62_combout ))))

	.dataa(\CPU|ULA|LessThan0~62_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MR2A|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~2 .lut_mask = 16'hF2C2;
defparam \CPU|ULA|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \CPU|ULA|Mux31~4 (
// Equation(s):
// \CPU|ULA|Mux31~4_combout  = (\CPU|ULA|Mux31~3_combout  & (((\CPU|ULA|Mux31~2_combout )))) # (!\CPU|ULA|Mux31~3_combout  & (!\CPU|MI|Mux2~1_combout  & ((\CPU|ULA|Add2~0_combout ))))

	.dataa(\CPU|ULA|Mux31~3_combout ),
	.datab(\CPU|MI|Mux2~1_combout ),
	.datac(\CPU|ULA|Mux31~2_combout ),
	.datad(\CPU|ULA|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~4 .lut_mask = 16'hB1A0;
defparam \CPU|ULA|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \CPU|MI|Mux4~0 (
// Equation(s):
// \CPU|MI|Mux4~0_combout  = (\CPU|PC|Endereco [2]) # ((\CPU|PC|Endereco [3]) # ((!\CPU|PC|Endereco [0] & \CPU|PC|Endereco [1])))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux4~0 .lut_mask = 16'hFDFC;
defparam \CPU|MI|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Mux31~10 (
// Equation(s):
// \CPU|ULA|Mux31~10_combout  = \CPU|MI|Mux2~1_combout  $ (((\CPU|PC|Endereco [4] & ((\CPU|MI|Mux4~0_combout ))) # (!\CPU|PC|Endereco [4] & (\CPU|MI|Mux4~1_combout ))))

	.dataa(\CPU|MI|Mux2~1_combout ),
	.datab(\CPU|MI|Mux4~1_combout ),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|MI|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~10 .lut_mask = 16'h56A6;
defparam \CPU|ULA|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \CPU|ULA|Mux31~6 (
// Equation(s):
// \CPU|ULA|Mux31~6_combout  = (\CPU|ULA|Mux31~5_combout  & (((\CPU|ULA|Mux31~4_combout  & \CPU|MI|Mux3~2_combout )) # (!\CPU|ULA|Mux31~10_combout ))) # (!\CPU|ULA|Mux31~5_combout  & (\CPU|ULA|Mux31~4_combout  & (\CPU|MI|Mux3~2_combout )))

	.dataa(\CPU|ULA|Mux31~5_combout ),
	.datab(\CPU|ULA|Mux31~4_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|ULA|Mux31~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~6 .lut_mask = 16'hC0EA;
defparam \CPU|ULA|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \CPU|ULA|Selector31~2 (
// Equation(s):
// \CPU|ULA|Selector31~2_combout  = (\CPU|Reg|Registros~1420_combout  & ((\CPU|MI|Mux31~1_combout ) # ((!\CPU|UC|WideOr2~0_combout  & \CPU|Reg|Registros~1978_combout )))) # (!\CPU|Reg|Registros~1420_combout  & (\CPU|MI|Mux31~1_combout  & 
// ((\CPU|UC|WideOr2~0_combout ) # (\CPU|Reg|Registros~1978_combout ))))

	.dataa(\CPU|Reg|Registros~1420_combout ),
	.datab(\CPU|UC|WideOr2~0_combout ),
	.datac(\CPU|Reg|Registros~1978_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~2 .lut_mask = 16'hFE20;
defparam \CPU|ULA|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \CPU|ULA|Selector31~0 (
// Equation(s):
// \CPU|ULA|Selector31~0_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add2~0_combout ))) # (!\CPU|MI|Mux31~1_combout  & (!\CPU|Reg|Registros~1420_combout ))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~0 .lut_mask = 16'hF303;
defparam \CPU|ULA|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \CPU|ULA|Selector31~1 (
// Equation(s):
// \CPU|ULA|Selector31~1_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add3~0_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add2~0_combout ))

	.dataa(\CPU|ULA|Add2~0_combout ),
	.datab(gnd),
	.datac(\CPU|ULA|Add3~0_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~1 .lut_mask = 16'hF0AA;
defparam \CPU|ULA|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[957]~435_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[956]~436_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[955]~437_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[954]~438_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[953]~439_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[952]~440_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[951]~441_combout ),
	.datac(\CPU|MR2A|Saida[31]~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471 .lut_mask = 16'hCCCA;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout  = (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout )) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[950]~442_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ),
	.datad(\CPU|MR2A|Saida[31]~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[949]~443_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[948]~444_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[947]~445_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[946]~446_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[945]~447_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[944]~448_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[943]~449_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479 .lut_mask = 16'hABA8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[942]~450_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480 .lut_mask = 16'hF0E4;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[941]~451_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481 .lut_mask = 16'hFE04;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[940]~452_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[939]~453_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[938]~454_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484 .lut_mask = 16'hCDC8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[937]~455_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[936]~456_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[935]~457_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[934]~458_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[933]~459_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[932]~460_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout )))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[931]~461_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[930]~462_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout )))) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[929]~463_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493 .lut_mask = 16'hF0E2;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout )))))

	.dataa(\CPU|MR2A|Saida[31]~1_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[928]~464_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494 .lut_mask = 16'hCCD8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout  = (\CPU|MR2A|Saida[31]~1_combout  & (\CPU|Reg|Registros~1439_combout )) # (!\CPU|MR2A|Saida[31]~1_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\CPU|Reg|Registros~1439_combout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout )))))

	.dataa(\CPU|Reg|Registros~1439_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495 .lut_mask = 16'hAAB8;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout  = CARRY((\CPU|Reg|Registros~1420_combout ) # (!\CPU|MR2A|Saida[0]~0_combout ))

	.dataa(\CPU|MR2A|Saida[0]~0_combout ),
	.datab(\CPU|Reg|Registros~1420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 .lut_mask = 16'h00DD;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout  & (\CPU|MR2A|Saida[1]~31_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout  & ((\CPU|MR2A|Saida[1]~31_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[960]~495_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout  = CARRY((\CPU|MR2A|Saida[2]~30_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout )) # (!\CPU|MR2A|Saida[2]~30_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[961]~494_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout  = CARRY((\CPU|MR2A|Saida[3]~29_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout ))) # (!\CPU|MR2A|Saida[3]~29_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout )))

	.dataa(\CPU|MR2A|Saida[3]~29_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[962]~493_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ) # 
// (!\CPU|MR2A|Saida[4]~28_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout  & (!\CPU|MR2A|Saida[4]~28_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[963]~492_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout  = CARRY((\CPU|MR2A|Saida[5]~27_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout ))) # (!\CPU|MR2A|Saida[5]~27_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout )))

	.dataa(\CPU|MR2A|Saida[5]~27_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[964]~491_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ) # 
// (!\CPU|MR2A|Saida[6]~26_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout  & (!\CPU|MR2A|Saida[6]~26_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[965]~490_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout  & (\CPU|MR2A|Saida[7]~25_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout  & ((\CPU|MR2A|Saida[7]~25_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[966]~489_combout ),
	.datab(\CPU|MR2A|Saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout  = CARRY((\CPU|MR2A|Saida[8]~24_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout )) # (!\CPU|MR2A|Saida[8]~24_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[967]~488_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout  = CARRY((\CPU|MR2A|Saida[9]~23_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout ))) # (!\CPU|MR2A|Saida[9]~23_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout )))

	.dataa(\CPU|MR2A|Saida[9]~23_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[968]~487_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ) # 
// (!\CPU|MR2A|Saida[10]~22_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout  & (!\CPU|MR2A|Saida[10]~22_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[969]~486_combout ),
	.datab(\CPU|MR2A|Saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout  = CARRY((\CPU|MR2A|Saida[11]~21_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout ))) # (!\CPU|MR2A|Saida[11]~21_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout )))

	.dataa(\CPU|MR2A|Saida[11]~21_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[970]~485_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout  = CARRY((\CPU|MR2A|Saida[12]~20_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout )) # (!\CPU|MR2A|Saida[12]~20_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ))))

	.dataa(\CPU|MR2A|Saida[12]~20_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[971]~484_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout  & (\CPU|MR2A|Saida[13]~19_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout  & ((\CPU|MR2A|Saida[13]~19_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[972]~483_combout ),
	.datab(\CPU|MR2A|Saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout  = CARRY((\CPU|MR2A|Saida[14]~18_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout )) # (!\CPU|MR2A|Saida[14]~18_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[973]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout  = CARRY((\CPU|MR2A|Saida[15]~17_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout ))) # (!\CPU|MR2A|Saida[15]~17_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout )))

	.dataa(\CPU|MR2A|Saida[15]~17_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[974]~481_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ) # 
// (!\CPU|MR2A|Saida[16]~16_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout  & (!\CPU|MR2A|Saida[16]~16_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[975]~480_combout ),
	.datab(\CPU|MR2A|Saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout  = CARRY((\CPU|MR2A|Saida[17]~15_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout ))) # (!\CPU|MR2A|Saida[17]~15_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout )))

	.dataa(\CPU|MR2A|Saida[17]~15_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[976]~479_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout  = CARRY((\CPU|MR2A|Saida[18]~14_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout )) # (!\CPU|MR2A|Saida[18]~14_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[977]~478_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout  & (\CPU|MR2A|Saida[19]~13_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout  & ((\CPU|MR2A|Saida[19]~13_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[978]~477_combout ),
	.datab(\CPU|MR2A|Saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ) # 
// (!\CPU|MR2A|Saida[20]~12_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout  & (!\CPU|MR2A|Saida[20]~12_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[979]~476_combout ),
	.datab(\CPU|MR2A|Saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout  = CARRY((\CPU|MR2A|Saida[21]~11_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout ))) # (!\CPU|MR2A|Saida[21]~11_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout )))

	.dataa(\CPU|MR2A|Saida[21]~11_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[980]~475_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout  = CARRY((\CPU|MR2A|Saida[22]~10_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout )) # (!\CPU|MR2A|Saida[22]~10_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ))))

	.dataa(\CPU|MR2A|Saida[22]~10_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[981]~474_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout  = CARRY((\CPU|MR2A|Saida[23]~9_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout ))) # (!\CPU|MR2A|Saida[23]~9_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout )))

	.dataa(\CPU|MR2A|Saida[23]~9_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[982]~473_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ) # 
// (!\CPU|MR2A|Saida[24]~8_combout ))) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout  & (!\CPU|MR2A|Saida[24]~8_combout  & !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout )))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[983]~472_combout ),
	.datab(\CPU|MR2A|Saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout  & (\CPU|MR2A|Saida[25]~7_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout  & ((\CPU|MR2A|Saida[25]~7_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[984]~471_combout ),
	.datab(\CPU|MR2A|Saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout  = CARRY((\CPU|MR2A|Saida[26]~6_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout )) # (!\CPU|MR2A|Saida[26]~6_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ))))

	.dataa(\CPU|MR2A|Saida[26]~6_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[985]~470_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout  = CARRY((\CPU|MR2A|Saida[27]~5_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout ))) # (!\CPU|MR2A|Saida[27]~5_combout  & (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout )))

	.dataa(\CPU|MR2A|Saida[27]~5_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[986]~469_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 .lut_mask = 16'h002B;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout  = CARRY((\CPU|MR2A|Saida[28]~4_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout )) # (!\CPU|MR2A|Saida[28]~4_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ))))

	.dataa(\CPU|MR2A|Saida[28]~4_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[987]~468_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout  & (\CPU|MR2A|Saida[29]~3_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout  & ((\CPU|MR2A|Saida[29]~3_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[988]~467_combout ),
	.datab(\CPU|MR2A|Saida[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout  = CARRY((\CPU|MR2A|Saida[30]~2_combout  & (\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout )) # (!\CPU|MR2A|Saida[30]~2_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ))))

	.dataa(\CPU|MR2A|Saida[30]~2_combout ),
	.datab(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[989]~466_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout  = CARRY((\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout  & (\CPU|MR2A|Saida[31]~1_combout  & 
// !\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout )) # (!\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout  & ((\CPU|MR2A|Saida[31]~1_combout ) # 
// (!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|StageOut[990]~465_combout ),
	.datab(\CPU|MR2A|Saida[31]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ),
	.combout(),
	.cout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ));
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 .lut_mask = 16'h004D;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 (
// Equation(s):
// \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout  = \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ),
	.combout(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 .lut_mask = 16'hF0F0;
defparam \CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \CPU|ULA|Selector31~4 (
// Equation(s):
// \CPU|ULA|Selector31~4_combout  = (\CPU|MI|Mux30~1_combout ) # ((\CPU|MI|Mux31~1_combout  & ((!\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ))) # (!\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Mult0|auto_generated|w513w [0])))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|w513w [0]),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~4 .lut_mask = 16'hF4FE;
defparam \CPU|ULA|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \CPU|ULA|Selector31~5 (
// Equation(s):
// \CPU|ULA|Selector31~5_combout  = (\CPU|ULA|Selector31~4_combout  & ((\CPU|MI|Mux5~1_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MI|Mux5~1_combout  & ((\CPU|ULA|Selector31~1_combout ) # (!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|ULA|Selector31~1_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|ULA|Selector31~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~5 .lut_mask = 16'hE300;
defparam \CPU|ULA|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \CPU|ULA|Selector31~3 (
// Equation(s):
// \CPU|ULA|Selector31~3_combout  = (\CPU|MI|Mux5~1_combout  & ((\CPU|ULA|Selector31~5_combout  & (\CPU|ULA|Selector31~2_combout )) # (!\CPU|ULA|Selector31~5_combout  & ((\CPU|ULA|Selector31~0_combout ))))) # (!\CPU|MI|Mux5~1_combout  & 
// (((\CPU|ULA|Selector31~5_combout ))))

	.dataa(\CPU|ULA|Selector31~2_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|ULA|Selector31~0_combout ),
	.datad(\CPU|ULA|Selector31~5_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector31~3 .lut_mask = 16'hBBC0;
defparam \CPU|ULA|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \CPU|ULA|Mux31~9 (
// Equation(s):
// \CPU|ULA|Mux31~9_combout  = (\CPU|ULA|Mux31~6_combout ) # ((!\CPU|MI|Mux3~2_combout  & (\CPU|ULA|Mux31~8_combout  & \CPU|ULA|Selector31~3_combout )))

	.dataa(\CPU|MI|Mux3~2_combout ),
	.datab(\CPU|ULA|Mux31~8_combout ),
	.datac(\CPU|ULA|Mux31~6_combout ),
	.datad(\CPU|ULA|Selector31~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Mux31~9 .lut_mask = 16'hF4F0;
defparam \CPU|ULA|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \Switches[0]~input (
	.i(Switches[0]),
	.ibar(gnd),
	.o(\Switches[0]~input_o ));
// synopsys translate_off
defparam \Switches[0]~input .bus_hold = "false";
defparam \Switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \CPU|Mux_4|M2R[0]~2 (
// Equation(s):
// \CPU|Mux_4|M2R[0]~2_combout  = (\CPU|Mux_4|Equal1~4_combout  & (((\Switches[0]~input_o )))) # (!\CPU|Mux_4|Equal1~4_combout  & (\CPU|UC|Decoder0~1_combout  & ((\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\CPU|Mux_4|Equal1~4_combout ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(\Switches[0]~input_o ),
	.datad(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[0]~2 .lut_mask = 16'hE4A0;
defparam \CPU|Mux_4|M2R[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[0]~4 (
// Equation(s):
// \CPU|Mux_4|M2R[0]~4_combout  = (\CPU|Mux_4|M2R[0]~2_combout ) # ((\CPU|Mux_4|M2R[6]~3_combout  & \CPU|ULA|Mux31~9_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux_4|M2R[6]~3_combout ),
	.datac(\CPU|ULA|Mux31~9_combout ),
	.datad(\CPU|Mux_4|M2R[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[0]~4 .lut_mask = 16'hFFC0;
defparam \CPU|Mux_4|M2R[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \CPU|Reg|Registros~896 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~896 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \CPU|Reg|Registros~960 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~960 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \CPU|Reg|Registros~704feeder (
// Equation(s):
// \CPU|Reg|Registros~704feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~704feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \CPU|Reg|Registros~704 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~704 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \CPU|Reg|Registros~640 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~640 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1963 (
// Equation(s):
// \CPU|Reg|Registros~1963_combout  = (\CPU|MI|Mux12~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~704_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~640_q )))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~704_q ),
	.datac(\CPU|Reg|Registros~640_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1963_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1963 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1964 (
// Equation(s):
// \CPU|Reg|Registros~1964_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1963_combout  & ((\CPU|Reg|Registros~960_q ))) # (!\CPU|Reg|Registros~1963_combout  & (\CPU|Reg|Registros~896_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1963_combout ))))

	.dataa(\CPU|Reg|Registros~896_q ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~960_q ),
	.datad(\CPU|Reg|Registros~1963_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1964_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1964 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \CPU|Reg|Registros~928 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~928 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \CPU|Reg|Registros~992 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~992 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \CPU|Reg|Registros~736 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~736 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \CPU|Reg|Registros~672 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~672 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1965 (
// Equation(s):
// \CPU|Reg|Registros~1965_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~736_q ) # ((\CPU|MI|Mux12~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~672_q  & !\CPU|MI|Mux12~1_combout ))))

	.dataa(\CPU|Reg|Registros~736_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~672_q ),
	.datad(\CPU|MI|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1965_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1965 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \CPU|Reg|Registros~1966 (
// Equation(s):
// \CPU|Reg|Registros~1966_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1965_combout  & ((\CPU|Reg|Registros~992_q ))) # (!\CPU|Reg|Registros~1965_combout  & (\CPU|Reg|Registros~928_q )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1965_combout ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|Reg|Registros~928_q ),
	.datac(\CPU|Reg|Registros~992_q ),
	.datad(\CPU|Reg|Registros~1965_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1966_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1966 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1967 (
// Equation(s):
// \CPU|Reg|Registros~1967_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1966_combout ))) # (!\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~1964_combout ))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~1964_combout ),
	.datad(\CPU|Reg|Registros~1966_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1967_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1967 .lut_mask = 16'hFA50;
defparam \CPU|Reg|Registros~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~288feeder (
// Equation(s):
// \CPU|Reg|Registros~288feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~288feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \CPU|Reg|Registros~288 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~288 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~352feeder (
// Equation(s):
// \CPU|Reg|Registros~352feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~352feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \CPU|Reg|Registros~352 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~352 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \CPU|Reg|Registros~256feeder (
// Equation(s):
// \CPU|Reg|Registros~256feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~256feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \CPU|Reg|Registros~256 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~256 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \CPU|Reg|Registros~320feeder (
// Equation(s):
// \CPU|Reg|Registros~320feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~320feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \CPU|Reg|Registros~320 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~320 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1968 (
// Equation(s):
// \CPU|Reg|Registros~1968_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|Reg|Registros~320_q ) # (\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~256_q  & ((!\CPU|MI|Mux15~1_combout ))))

	.dataa(\CPU|Reg|Registros~256_q ),
	.datab(\CPU|Reg|Registros~320_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1968_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1968 .lut_mask = 16'hF0CA;
defparam \CPU|Reg|Registros~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1969 (
// Equation(s):
// \CPU|Reg|Registros~1969_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1968_combout  & ((\CPU|Reg|Registros~352_q ))) # (!\CPU|Reg|Registros~1968_combout  & (\CPU|Reg|Registros~288_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~1968_combout ))))

	.dataa(\CPU|Reg|Registros~288_q ),
	.datab(\CPU|Reg|Registros~352_q ),
	.datac(\CPU|MI|Mux15~1_combout ),
	.datad(\CPU|Reg|Registros~1968_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1969_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1969 .lut_mask = 16'hCFA0;
defparam \CPU|Reg|Registros~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \CPU|Reg|Registros~416feeder (
// Equation(s):
// \CPU|Reg|Registros~416feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Mux_4|M2R[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~416feeder .lut_mask = 16'hF0F0;
defparam \CPU|Reg|Registros~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \CPU|Reg|Registros~416 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~416 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \CPU|Reg|Registros~448 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~448 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \CPU|Reg|Registros~384 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~384 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1975 (
// Equation(s):
// \CPU|Reg|Registros~1975_combout  = (\CPU|MI|Mux15~1_combout  & (((\CPU|MI|Mux14~1_combout )))) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~448_q )) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~384_q )))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~448_q ),
	.datac(\CPU|Reg|Registros~384_q ),
	.datad(\CPU|MI|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1975_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1975 .lut_mask = 16'hEE50;
defparam \CPU|Reg|Registros~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1976 (
// Equation(s):
// \CPU|Reg|Registros~1976_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~416_q  & !\CPU|Reg|Registros~1975_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~1975_combout )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~416_q ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1975_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1976_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1976 .lut_mask = 16'h5588;
defparam \CPU|Reg|Registros~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~32feeder (
// Equation(s):
// \CPU|Reg|Registros~32feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~32feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \CPU|Reg|Registros~32 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~32 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \CPU|Reg|Registros~0 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~0 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \CPU|Reg|Registros~1972 (
// Equation(s):
// \CPU|Reg|Registros~1972_combout  = (\CPU|MI|Mux14~1_combout  & (((\CPU|MI|Mux15~1_combout )))) # (!\CPU|MI|Mux14~1_combout  & ((\CPU|MI|Mux15~1_combout  & (\CPU|Reg|Registros~32_q )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~0_q )))))

	.dataa(\CPU|Reg|Registros~32_q ),
	.datab(\CPU|Reg|Registros~0_q ),
	.datac(\CPU|MI|Mux14~1_combout ),
	.datad(\CPU|MI|Mux15~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1972_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1972 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \CPU|Reg|Registros~64 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~64 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \CPU|Reg|Registros~96feeder (
// Equation(s):
// \CPU|Reg|Registros~96feeder_combout  = \CPU|Mux_4|M2R[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~96feeder .lut_mask = 16'hFF00;
defparam \CPU|Reg|Registros~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \CPU|Reg|Registros~96 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg|Registros~2504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~96 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1973 (
// Equation(s):
// \CPU|Reg|Registros~1973_combout  = (\CPU|Reg|Registros~1972_combout  & (((\CPU|Reg|Registros~96_q )) # (!\CPU|MI|Mux14~1_combout ))) # (!\CPU|Reg|Registros~1972_combout  & (\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~64_q )))

	.dataa(\CPU|Reg|Registros~1972_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~64_q ),
	.datad(\CPU|Reg|Registros~96_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1973_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1973 .lut_mask = 16'hEA62;
defparam \CPU|Reg|Registros~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \CPU|Reg|Registros~192 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~192 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \CPU|Reg|Registros~224 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~224 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1971 (
// Equation(s):
// \CPU|Reg|Registros~1971_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~1970_combout  & ((\CPU|Reg|Registros~224_q ))) # (!\CPU|Reg|Registros~1970_combout  & (\CPU|Reg|Registros~192_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~1970_combout ))))

	.dataa(\CPU|Reg|Registros~192_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~224_q ),
	.datad(\CPU|Reg|Registros~1970_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1971_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1971 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \CPU|Reg|Registros~1974 (
// Equation(s):
// \CPU|Reg|Registros~1974_combout  = (\CPU|MI|Mux12~1_combout  & (\CPU|MI|Mux13~1_combout )) # (!\CPU|MI|Mux12~1_combout  & ((\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1971_combout ))) # (!\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~1973_combout 
// ))))

	.dataa(\CPU|MI|Mux12~1_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~1973_combout ),
	.datad(\CPU|Reg|Registros~1971_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1974_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1974 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1977 (
// Equation(s):
// \CPU|Reg|Registros~1977_combout  = (\CPU|MI|Mux12~1_combout  & ((\CPU|Reg|Registros~1974_combout  & ((\CPU|Reg|Registros~1976_combout ))) # (!\CPU|Reg|Registros~1974_combout  & (\CPU|Reg|Registros~1969_combout )))) # (!\CPU|MI|Mux12~1_combout  & 
// (((\CPU|Reg|Registros~1974_combout ))))

	.dataa(\CPU|Reg|Registros~1969_combout ),
	.datab(\CPU|MI|Mux12~1_combout ),
	.datac(\CPU|Reg|Registros~1976_combout ),
	.datad(\CPU|Reg|Registros~1974_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1977_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1977 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1978 (
// Equation(s):
// \CPU|Reg|Registros~1978_combout  = (\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~1967_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~1977_combout )))

	.dataa(gnd),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~1967_combout ),
	.datad(\CPU|Reg|Registros~1977_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1978_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1978 .lut_mask = 16'hF3C0;
defparam \CPU|Reg|Registros~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \Switches[10]~input (
	.i(Switches[10]),
	.ibar(gnd),
	.o(\Switches[10]~input_o ));
// synopsys translate_off
defparam \Switches[10]~input .bus_hold = "false";
defparam \Switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~56 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~56_combout  = (\CPU|Mux_4|M2R[7]~253_combout  & ((\CPU|Mux_4|M2R[7]~25_combout  & (\Switches[10]~input_o )) # (!\CPU|Mux_4|M2R[7]~25_combout  & ((\CPU|ULA|Add3~20_combout ))))) # (!\CPU|Mux_4|M2R[7]~253_combout  & 
// (((\CPU|Mux_4|M2R[7]~25_combout ))))

	.dataa(\Switches[10]~input_o ),
	.datab(\CPU|Mux_4|M2R[7]~253_combout ),
	.datac(\CPU|ULA|Add3~20_combout ),
	.datad(\CPU|Mux_4|M2R[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~56 .lut_mask = 16'hBBC0;
defparam \CPU|Mux_4|M2R[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~50 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~50_combout  = (\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ) # ((\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout )))) # (!\CPU|MI|Mux31~1_combout  & 
// (((\CPU|ULA|Mult0|auto_generated|w513w [10]))))

	.dataa(\CPU|ULA|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datab(\CPU|ULA|Mult0|auto_generated|w513w [10]),
	.datac(\CPU|ULA|Div0|auto_generated|divider|divider|selnose[693]~21_combout ),
	.datad(\CPU|MI|Mux31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~50 .lut_mask = 16'hFACC;
defparam \CPU|Mux_4|M2R[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~51 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~51_combout  = (\CPU|MI|Mux29~2_combout  & ((\CPU|MI|Mux31~1_combout  & (\CPU|ULA|Add1~20_combout )) # (!\CPU|MI|Mux31~1_combout  & ((\CPU|ULA|Add0~18_combout ))))) # (!\CPU|MI|Mux29~2_combout  & (((\CPU|MI|Mux31~1_combout ))))

	.dataa(\CPU|MI|Mux29~2_combout ),
	.datab(\CPU|ULA|Add1~20_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|ULA|Add0~18_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~51 .lut_mask = 16'hDAD0;
defparam \CPU|Mux_4|M2R[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~52 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~52_combout  = (\CPU|ULA|Mux31~7_combout  & (\CPU|Mux_4|M2R[10]~51_combout  $ (((\CPU|Mux_4|M2R[10]~50_combout  & !\CPU|MI|Mux29~2_combout )))))

	.dataa(\CPU|Mux_4|M2R[10]~50_combout ),
	.datab(\CPU|Mux_4|M2R[10]~51_combout ),
	.datac(\CPU|MI|Mux29~2_combout ),
	.datad(\CPU|ULA|Mux31~7_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~52 .lut_mask = 16'hC600;
defparam \CPU|Mux_4|M2R[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~53 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~53_combout  = (!\CPU|UC|WideOr2~0_combout  & (\CPU|Reg|Registros~2482_combout  & (\CPU|MI|Mux5~1_combout  & !\CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|Reg|Registros~2482_combout ),
	.datac(\CPU|MI|Mux5~1_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~53 .lut_mask = 16'h0040;
defparam \CPU|Mux_4|M2R[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~54 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~54_combout  = (\CPU|ULA|Mux27~4_combout  & (((\CPU|Mux_4|M2R[10]~53_combout ) # (\CPU|ULA|Mux27~21_combout )))) # (!\CPU|ULA|Mux27~4_combout  & (\CPU|Mux_4|M2R[10]~52_combout  & ((!\CPU|ULA|Mux27~21_combout ))))

	.dataa(\CPU|ULA|Mux27~4_combout ),
	.datab(\CPU|Mux_4|M2R[10]~52_combout ),
	.datac(\CPU|Mux_4|M2R[10]~53_combout ),
	.datad(\CPU|ULA|Mux27~21_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~54 .lut_mask = 16'hAAE4;
defparam \CPU|Mux_4|M2R[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~49 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~49_combout  = (\CPU|Reg|Registros~1610_combout  & ((\CPU|MR2A|Saida[10]~22_combout  & ((\CPU|MI|Mux30~1_combout ))) # (!\CPU|MR2A|Saida[10]~22_combout  & (\CPU|MI|Mux31~1_combout )))) # (!\CPU|Reg|Registros~1610_combout  & 
// ((\CPU|MI|Mux31~1_combout  & (\CPU|MR2A|Saida[10]~22_combout )) # (!\CPU|MI|Mux31~1_combout  & ((!\CPU|MI|Mux30~1_combout )))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(\CPU|MI|Mux31~1_combout ),
	.datad(\CPU|MI|Mux30~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~49 .lut_mask = 16'hE863;
defparam \CPU|Mux_4|M2R[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~55 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~55_combout  = (\CPU|Mux_4|M2R[10]~54_combout  & ((\CPU|Reg|Registros~1610_combout ) # ((!\CPU|ULA|Mux27~5_combout )))) # (!\CPU|Mux_4|M2R[10]~54_combout  & (((\CPU|Mux_4|M2R[10]~49_combout  & \CPU|ULA|Mux27~5_combout ))))

	.dataa(\CPU|Mux_4|M2R[10]~54_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(\CPU|Mux_4|M2R[10]~49_combout ),
	.datad(\CPU|ULA|Mux27~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~55 .lut_mask = 16'hD8AA;
defparam \CPU|Mux_4|M2R[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~57 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~57_combout  = (\CPU|Mux_4|M2R[7]~24_combout  & ((\CPU|Mux_4|M2R[10]~56_combout  & (\CPU|ULA|Add2~20_combout )) # (!\CPU|Mux_4|M2R[10]~56_combout  & ((\CPU|Mux_4|M2R[10]~55_combout ))))) # (!\CPU|Mux_4|M2R[7]~24_combout  & 
// (\CPU|Mux_4|M2R[10]~56_combout ))

	.dataa(\CPU|Mux_4|M2R[7]~24_combout ),
	.datab(\CPU|Mux_4|M2R[10]~56_combout ),
	.datac(\CPU|ULA|Add2~20_combout ),
	.datad(\CPU|Mux_4|M2R[10]~55_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~57 .lut_mask = 16'hE6C4;
defparam \CPU|Mux_4|M2R[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \CPU|Mux_4|M2R[10]~58 (
// Equation(s):
// \CPU|Mux_4|M2R[10]~58_combout  = (\CPU|UC|Decoder0~1_combout  & (\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a10 )) # (!\CPU|UC|Decoder0~1_combout  & ((\CPU|Mux_4|M2R[10]~57_combout )))

	.dataa(\CPU|MD|Memoria_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\CPU|UC|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\CPU|Mux_4|M2R[10]~57_combout ),
	.cin(gnd),
	.combout(\CPU|Mux_4|M2R[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux_4|M2R[10]~58 .lut_mask = 16'hBB88;
defparam \CPU|Mux_4|M2R[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \CPU|Reg|Registros~970 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~970 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \CPU|Reg|Registros~2326 (
// Equation(s):
// \CPU|Reg|Registros~2326_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout ) # ((\CPU|Reg|Registros~938_q )))) # (!\CPU|MI|Mux15~1_combout  & (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~906_q )))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~906_q ),
	.datad(\CPU|Reg|Registros~938_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2326 .lut_mask = 16'hBA98;
defparam \CPU|Reg|Registros~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \CPU|Reg|Registros~2327 (
// Equation(s):
// \CPU|Reg|Registros~2327_combout  = (\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~2326_combout  & ((\CPU|Reg|Registros~1002_q ))) # (!\CPU|Reg|Registros~2326_combout  & (\CPU|Reg|Registros~970_q )))) # (!\CPU|MI|Mux14~1_combout  & 
// (((\CPU|Reg|Registros~2326_combout ))))

	.dataa(\CPU|Reg|Registros~970_q ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~1002_q ),
	.datad(\CPU|Reg|Registros~2326_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2327 .lut_mask = 16'hF388;
defparam \CPU|Reg|Registros~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~2324 (
// Equation(s):
// \CPU|Reg|Registros~2324_combout  = (\CPU|MI|Mux15~1_combout  & (\CPU|MI|Mux14~1_combout )) # (!\CPU|MI|Mux15~1_combout  & ((\CPU|MI|Mux14~1_combout  & ((\CPU|Reg|Registros~714_q ))) # (!\CPU|MI|Mux14~1_combout  & (\CPU|Reg|Registros~650_q ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|MI|Mux14~1_combout ),
	.datac(\CPU|Reg|Registros~650_q ),
	.datad(\CPU|Reg|Registros~714_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2324 .lut_mask = 16'hDC98;
defparam \CPU|Reg|Registros~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~2325 (
// Equation(s):
// \CPU|Reg|Registros~2325_combout  = (\CPU|MI|Mux15~1_combout  & ((\CPU|Reg|Registros~2324_combout  & ((\CPU|Reg|Registros~746_q ))) # (!\CPU|Reg|Registros~2324_combout  & (\CPU|Reg|Registros~682_q )))) # (!\CPU|MI|Mux15~1_combout  & 
// (((\CPU|Reg|Registros~2324_combout ))))

	.dataa(\CPU|MI|Mux15~1_combout ),
	.datab(\CPU|Reg|Registros~682_q ),
	.datac(\CPU|Reg|Registros~746_q ),
	.datad(\CPU|Reg|Registros~2324_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2325 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \CPU|Reg|Registros~2328 (
// Equation(s):
// \CPU|Reg|Registros~2328_combout  = (\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2507_combout  & (\CPU|Reg|Registros~2327_combout )) # (!\CPU|Reg|Registros~2507_combout  & ((\CPU|Reg|Registros~2325_combout ))))) # (!\CPU|MI|Mux13~1_combout  & 
// (((\CPU|Reg|Registros~2507_combout ))))

	.dataa(\CPU|MI|Mux13~1_combout ),
	.datab(\CPU|Reg|Registros~2327_combout ),
	.datac(\CPU|Reg|Registros~2325_combout ),
	.datad(\CPU|Reg|Registros~2507_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~2328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~2328 .lut_mask = 16'hDDA0;
defparam \CPU|Reg|Registros~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \CPU|MR2A|Saida[10]~22 (
// Equation(s):
// \CPU|MR2A|Saida[10]~22_combout  = (!\CPU|UC|WideOr2~0_combout  & ((\CPU|MI|Mux13~1_combout  & (\CPU|Reg|Registros~2328_combout )) # (!\CPU|MI|Mux13~1_combout  & ((\CPU|Reg|Registros~2338_combout )))))

	.dataa(\CPU|UC|WideOr2~0_combout ),
	.datab(\CPU|MI|Mux13~1_combout ),
	.datac(\CPU|Reg|Registros~2328_combout ),
	.datad(\CPU|Reg|Registros~2338_combout ),
	.cin(gnd),
	.combout(\CPU|MR2A|Saida[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MR2A|Saida[10]~22 .lut_mask = 16'h5140;
defparam \CPU|MR2A|Saida[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \CPU|ULA|Equal0~7 (
// Equation(s):
// \CPU|ULA|Equal0~7_combout  = (\CPU|MR2A|Saida[10]~22_combout  & (\CPU|Reg|Registros~1610_combout  & (\CPU|Reg|Registros~1629_combout  $ (!\CPU|MR2A|Saida[11]~21_combout )))) # (!\CPU|MR2A|Saida[10]~22_combout  & (!\CPU|Reg|Registros~1610_combout  & 
// (\CPU|Reg|Registros~1629_combout  $ (!\CPU|MR2A|Saida[11]~21_combout ))))

	.dataa(\CPU|MR2A|Saida[10]~22_combout ),
	.datab(\CPU|Reg|Registros~1610_combout ),
	.datac(\CPU|Reg|Registros~1629_combout ),
	.datad(\CPU|MR2A|Saida[11]~21_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~7 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \CPU|ULA|Equal0~6 (
// Equation(s):
// \CPU|ULA|Equal0~6_combout  = (\CPU|MR2A|Saida[8]~24_combout  & (\CPU|Reg|Registros~1572_combout  & (\CPU|Reg|Registros~1591_combout  $ (!\CPU|MR2A|Saida[9]~23_combout )))) # (!\CPU|MR2A|Saida[8]~24_combout  & (!\CPU|Reg|Registros~1572_combout  & 
// (\CPU|Reg|Registros~1591_combout  $ (!\CPU|MR2A|Saida[9]~23_combout ))))

	.dataa(\CPU|MR2A|Saida[8]~24_combout ),
	.datab(\CPU|Reg|Registros~1591_combout ),
	.datac(\CPU|MR2A|Saida[9]~23_combout ),
	.datad(\CPU|Reg|Registros~1572_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~6 .lut_mask = 16'h8241;
defparam \CPU|ULA|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \CPU|ULA|Equal0~5 (
// Equation(s):
// \CPU|ULA|Equal0~5_combout  = (\CPU|MR2A|Saida[7]~25_combout  & (\CPU|Reg|Registros~1553_combout  & (\CPU|MR2A|Saida[6]~26_combout  $ (!\CPU|Reg|Registros~1534_combout )))) # (!\CPU|MR2A|Saida[7]~25_combout  & (!\CPU|Reg|Registros~1553_combout  & 
// (\CPU|MR2A|Saida[6]~26_combout  $ (!\CPU|Reg|Registros~1534_combout ))))

	.dataa(\CPU|MR2A|Saida[7]~25_combout ),
	.datab(\CPU|MR2A|Saida[6]~26_combout ),
	.datac(\CPU|Reg|Registros~1534_combout ),
	.datad(\CPU|Reg|Registros~1553_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~5 .lut_mask = 16'h8241;
defparam \CPU|ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \CPU|ULA|Equal0~8 (
// Equation(s):
// \CPU|ULA|Equal0~8_combout  = (\CPU|MR2A|Saida[13]~19_combout  & (\CPU|Reg|Registros~1667_combout  & (\CPU|MR2A|Saida[15]~17_combout  $ (!\CPU|Reg|Registros~1705_combout )))) # (!\CPU|MR2A|Saida[13]~19_combout  & (!\CPU|Reg|Registros~1667_combout  & 
// (\CPU|MR2A|Saida[15]~17_combout  $ (!\CPU|Reg|Registros~1705_combout ))))

	.dataa(\CPU|MR2A|Saida[13]~19_combout ),
	.datab(\CPU|MR2A|Saida[15]~17_combout ),
	.datac(\CPU|Reg|Registros~1705_combout ),
	.datad(\CPU|Reg|Registros~1667_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~8 .lut_mask = 16'h8241;
defparam \CPU|ULA|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Equal0~9 (
// Equation(s):
// \CPU|ULA|Equal0~9_combout  = (\CPU|ULA|Equal0~7_combout  & (\CPU|ULA|Equal0~6_combout  & (\CPU|ULA|Equal0~5_combout  & \CPU|ULA|Equal0~8_combout )))

	.dataa(\CPU|ULA|Equal0~7_combout ),
	.datab(\CPU|ULA|Equal0~6_combout ),
	.datac(\CPU|ULA|Equal0~5_combout ),
	.datad(\CPU|ULA|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~9 .lut_mask = 16'h8000;
defparam \CPU|ULA|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \CPU|ULA|Equal0~11 (
// Equation(s):
// \CPU|ULA|Equal0~11_combout  = (\CPU|MR2A|Saida[18]~14_combout  & (\CPU|Reg|Registros~1762_combout  & (\CPU|MR2A|Saida[19]~13_combout  $ (!\CPU|Reg|Registros~1781_combout )))) # (!\CPU|MR2A|Saida[18]~14_combout  & (!\CPU|Reg|Registros~1762_combout  & 
// (\CPU|MR2A|Saida[19]~13_combout  $ (!\CPU|Reg|Registros~1781_combout ))))

	.dataa(\CPU|MR2A|Saida[18]~14_combout ),
	.datab(\CPU|Reg|Registros~1762_combout ),
	.datac(\CPU|MR2A|Saida[19]~13_combout ),
	.datad(\CPU|Reg|Registros~1781_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~11 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \CPU|ULA|Equal0~12 (
// Equation(s):
// \CPU|ULA|Equal0~12_combout  = (\CPU|MR2A|Saida[20]~12_combout  & (\CPU|Reg|Registros~1800_combout  & (\CPU|MR2A|Saida[21]~11_combout  $ (!\CPU|Reg|Registros~1819_combout )))) # (!\CPU|MR2A|Saida[20]~12_combout  & (!\CPU|Reg|Registros~1800_combout  & 
// (\CPU|MR2A|Saida[21]~11_combout  $ (!\CPU|Reg|Registros~1819_combout ))))

	.dataa(\CPU|MR2A|Saida[20]~12_combout ),
	.datab(\CPU|Reg|Registros~1800_combout ),
	.datac(\CPU|MR2A|Saida[21]~11_combout ),
	.datad(\CPU|Reg|Registros~1819_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~12 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \CPU|ULA|Equal0~10 (
// Equation(s):
// \CPU|ULA|Equal0~10_combout  = (\CPU|MR2A|Saida[16]~16_combout  & (\CPU|Reg|Registros~1724_combout  & (\CPU|MR2A|Saida[17]~15_combout  $ (!\CPU|Reg|Registros~1743_combout )))) # (!\CPU|MR2A|Saida[16]~16_combout  & (!\CPU|Reg|Registros~1724_combout  & 
// (\CPU|MR2A|Saida[17]~15_combout  $ (!\CPU|Reg|Registros~1743_combout ))))

	.dataa(\CPU|MR2A|Saida[16]~16_combout ),
	.datab(\CPU|MR2A|Saida[17]~15_combout ),
	.datac(\CPU|Reg|Registros~1724_combout ),
	.datad(\CPU|Reg|Registros~1743_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~10 .lut_mask = 16'h8421;
defparam \CPU|ULA|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Equal0~13 (
// Equation(s):
// \CPU|ULA|Equal0~13_combout  = (\CPU|Reg|Registros~1857_combout  & (\CPU|MR2A|Saida[23]~9_combout  & (\CPU|Reg|Registros~1838_combout  $ (!\CPU|MR2A|Saida[22]~10_combout )))) # (!\CPU|Reg|Registros~1857_combout  & (!\CPU|MR2A|Saida[23]~9_combout  & 
// (\CPU|Reg|Registros~1838_combout  $ (!\CPU|MR2A|Saida[22]~10_combout ))))

	.dataa(\CPU|Reg|Registros~1857_combout ),
	.datab(\CPU|MR2A|Saida[23]~9_combout ),
	.datac(\CPU|Reg|Registros~1838_combout ),
	.datad(\CPU|MR2A|Saida[22]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~13 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \CPU|ULA|Equal0~14 (
// Equation(s):
// \CPU|ULA|Equal0~14_combout  = (\CPU|ULA|Equal0~11_combout  & (\CPU|ULA|Equal0~12_combout  & (\CPU|ULA|Equal0~10_combout  & \CPU|ULA|Equal0~13_combout )))

	.dataa(\CPU|ULA|Equal0~11_combout ),
	.datab(\CPU|ULA|Equal0~12_combout ),
	.datac(\CPU|ULA|Equal0~10_combout ),
	.datad(\CPU|ULA|Equal0~13_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~14 .lut_mask = 16'h8000;
defparam \CPU|ULA|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \CPU|ULA|Equal0~17 (
// Equation(s):
// \CPU|ULA|Equal0~17_combout  = (\CPU|Reg|Registros~1931_combout  & (\CPU|MR2A|Saida[29]~3_combout  & (\CPU|Reg|Registros~1919_combout  $ (!\CPU|MR2A|Saida[28]~4_combout )))) # (!\CPU|Reg|Registros~1931_combout  & (!\CPU|MR2A|Saida[29]~3_combout  & 
// (\CPU|Reg|Registros~1919_combout  $ (!\CPU|MR2A|Saida[28]~4_combout ))))

	.dataa(\CPU|Reg|Registros~1931_combout ),
	.datab(\CPU|Reg|Registros~1919_combout ),
	.datac(\CPU|MR2A|Saida[28]~4_combout ),
	.datad(\CPU|MR2A|Saida[29]~3_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~17 .lut_mask = 16'h8241;
defparam \CPU|ULA|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \CPU|ULA|Equal0~16 (
// Equation(s):
// \CPU|ULA|Equal0~16_combout  = (\CPU|Reg|Registros~1909_combout  & (\CPU|MR2A|Saida[27]~5_combout  & (\CPU|MR2A|Saida[26]~6_combout  $ (!\CPU|Reg|Registros~1895_combout )))) # (!\CPU|Reg|Registros~1909_combout  & (!\CPU|MR2A|Saida[27]~5_combout  & 
// (\CPU|MR2A|Saida[26]~6_combout  $ (!\CPU|Reg|Registros~1895_combout ))))

	.dataa(\CPU|Reg|Registros~1909_combout ),
	.datab(\CPU|MR2A|Saida[26]~6_combout ),
	.datac(\CPU|MR2A|Saida[27]~5_combout ),
	.datad(\CPU|Reg|Registros~1895_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~16 .lut_mask = 16'h8421;
defparam \CPU|ULA|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \CPU|ULA|Equal0~18 (
// Equation(s):
// \CPU|ULA|Equal0~18_combout  = (\CPU|MR2A|Saida[30]~2_combout  & (\CPU|Reg|Registros~1948_combout  & (\CPU|Reg|Registros~1962_combout  $ (!\CPU|MR2A|Saida[31]~1_combout )))) # (!\CPU|MR2A|Saida[30]~2_combout  & (!\CPU|Reg|Registros~1948_combout  & 
// (\CPU|Reg|Registros~1962_combout  $ (!\CPU|MR2A|Saida[31]~1_combout ))))

	.dataa(\CPU|MR2A|Saida[30]~2_combout ),
	.datab(\CPU|Reg|Registros~1962_combout ),
	.datac(\CPU|Reg|Registros~1948_combout ),
	.datad(\CPU|MR2A|Saida[31]~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~18 .lut_mask = 16'h8421;
defparam \CPU|ULA|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \CPU|ULA|Equal0~15 (
// Equation(s):
// \CPU|ULA|Equal0~15_combout  = (\CPU|Reg|Registros~1881_combout  & (\CPU|MR2A|Saida[25]~7_combout  & (\CPU|Reg|Registros~1871_combout  $ (!\CPU|MR2A|Saida[24]~8_combout )))) # (!\CPU|Reg|Registros~1881_combout  & (!\CPU|MR2A|Saida[25]~7_combout  & 
// (\CPU|Reg|Registros~1871_combout  $ (!\CPU|MR2A|Saida[24]~8_combout ))))

	.dataa(\CPU|Reg|Registros~1881_combout ),
	.datab(\CPU|Reg|Registros~1871_combout ),
	.datac(\CPU|MR2A|Saida[24]~8_combout ),
	.datad(\CPU|MR2A|Saida[25]~7_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~15 .lut_mask = 16'h8241;
defparam \CPU|ULA|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \CPU|ULA|Equal0~19 (
// Equation(s):
// \CPU|ULA|Equal0~19_combout  = (\CPU|ULA|Equal0~17_combout  & (\CPU|ULA|Equal0~16_combout  & (\CPU|ULA|Equal0~18_combout  & \CPU|ULA|Equal0~15_combout )))

	.dataa(\CPU|ULA|Equal0~17_combout ),
	.datab(\CPU|ULA|Equal0~16_combout ),
	.datac(\CPU|ULA|Equal0~18_combout ),
	.datad(\CPU|ULA|Equal0~15_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~19 .lut_mask = 16'h8000;
defparam \CPU|ULA|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \CPU|ULA|Equal0~1 (
// Equation(s):
// \CPU|ULA|Equal0~1_combout  = (\CPU|MR2A|Saida[2]~30_combout  & (\CPU|Reg|Registros~1458_combout  & (\CPU|MR2A|Saida[3]~29_combout  $ (!\CPU|Reg|Registros~1477_combout )))) # (!\CPU|MR2A|Saida[2]~30_combout  & (!\CPU|Reg|Registros~1458_combout  & 
// (\CPU|MR2A|Saida[3]~29_combout  $ (!\CPU|Reg|Registros~1477_combout ))))

	.dataa(\CPU|MR2A|Saida[2]~30_combout ),
	.datab(\CPU|Reg|Registros~1458_combout ),
	.datac(\CPU|MR2A|Saida[3]~29_combout ),
	.datad(\CPU|Reg|Registros~1477_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~1 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \CPU|ULA|Equal0~2 (
// Equation(s):
// \CPU|ULA|Equal0~2_combout  = (\CPU|Reg|Registros~1515_combout  & (\CPU|MR2A|Saida[5]~27_combout  & (\CPU|MR2A|Saida[4]~28_combout  $ (!\CPU|Reg|Registros~1496_combout )))) # (!\CPU|Reg|Registros~1515_combout  & (!\CPU|MR2A|Saida[5]~27_combout  & 
// (\CPU|MR2A|Saida[4]~28_combout  $ (!\CPU|Reg|Registros~1496_combout ))))

	.dataa(\CPU|Reg|Registros~1515_combout ),
	.datab(\CPU|MR2A|Saida[4]~28_combout ),
	.datac(\CPU|MR2A|Saida[5]~27_combout ),
	.datad(\CPU|Reg|Registros~1496_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~2 .lut_mask = 16'h8421;
defparam \CPU|ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \CPU|ULA|Equal0~3 (
// Equation(s):
// \CPU|ULA|Equal0~3_combout  = (\CPU|MR2A|Saida[14]~18_combout  & (\CPU|Reg|Registros~1686_combout  & (\CPU|MR2A|Saida[12]~20_combout  $ (!\CPU|Reg|Registros~1648_combout )))) # (!\CPU|MR2A|Saida[14]~18_combout  & (!\CPU|Reg|Registros~1686_combout  & 
// (\CPU|MR2A|Saida[12]~20_combout  $ (!\CPU|Reg|Registros~1648_combout ))))

	.dataa(\CPU|MR2A|Saida[14]~18_combout ),
	.datab(\CPU|Reg|Registros~1686_combout ),
	.datac(\CPU|MR2A|Saida[12]~20_combout ),
	.datad(\CPU|Reg|Registros~1648_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~3 .lut_mask = 16'h9009;
defparam \CPU|ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \CPU|ULA|Equal0~0 (
// Equation(s):
// \CPU|ULA|Equal0~0_combout  = (\CPU|Reg|Registros~1420_combout  & (\CPU|MR2A|Saida[0]~0_combout  & (\CPU|MR2A|Saida[1]~31_combout  $ (!\CPU|Reg|Registros~1439_combout )))) # (!\CPU|Reg|Registros~1420_combout  & (!\CPU|MR2A|Saida[0]~0_combout  & 
// (\CPU|MR2A|Saida[1]~31_combout  $ (!\CPU|Reg|Registros~1439_combout ))))

	.dataa(\CPU|Reg|Registros~1420_combout ),
	.datab(\CPU|MR2A|Saida[1]~31_combout ),
	.datac(\CPU|MR2A|Saida[0]~0_combout ),
	.datad(\CPU|Reg|Registros~1439_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~0 .lut_mask = 16'h8421;
defparam \CPU|ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \CPU|ULA|Equal0~4 (
// Equation(s):
// \CPU|ULA|Equal0~4_combout  = (\CPU|ULA|Equal0~1_combout  & (\CPU|ULA|Equal0~2_combout  & (\CPU|ULA|Equal0~3_combout  & \CPU|ULA|Equal0~0_combout )))

	.dataa(\CPU|ULA|Equal0~1_combout ),
	.datab(\CPU|ULA|Equal0~2_combout ),
	.datac(\CPU|ULA|Equal0~3_combout ),
	.datad(\CPU|ULA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~4 .lut_mask = 16'h8000;
defparam \CPU|ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \CPU|ULA|Equal0~20 (
// Equation(s):
// \CPU|ULA|Equal0~20_combout  = (\CPU|ULA|Equal0~9_combout  & (\CPU|ULA|Equal0~14_combout  & (\CPU|ULA|Equal0~19_combout  & \CPU|ULA|Equal0~4_combout )))

	.dataa(\CPU|ULA|Equal0~9_combout ),
	.datab(\CPU|ULA|Equal0~14_combout ),
	.datac(\CPU|ULA|Equal0~19_combout ),
	.datad(\CPU|ULA|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Equal0~20 .lut_mask = 16'h8000;
defparam \CPU|ULA|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \CPU|ULA|Selector64~0 (
// Equation(s):
// \CPU|ULA|Selector64~0_combout  = (\CPU|MI|Mux4~2_combout  & (\CPU|MI|Mux3~2_combout  & !\CPU|MI|Mux2~1_combout )) # (!\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux3~2_combout  & \CPU|MI|Mux2~1_combout ))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(gnd),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector64~0 .lut_mask = 16'h05A0;
defparam \CPU|ULA|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \CPU|ULA|Selector64~1 (
// Equation(s):
// \CPU|ULA|Selector64~1_combout  = (\CPU|ULA|Selector64~0_combout  & (\CPU|MI|Mux5~1_combout  $ (((\CPU|ULA|Equal0~20_combout  & !\CPU|MI|Mux3~2_combout )))))

	.dataa(\CPU|ULA|Equal0~20_combout ),
	.datab(\CPU|ULA|Selector64~0_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|ULA|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Selector64~1 .lut_mask = 16'hC408;
defparam \CPU|ULA|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \CPU|AO|Add0~3 (
// Equation(s):
// \CPU|AO|Add0~3_combout  = (\CPU|ULA|Selector64~1_combout  & ((\CPU|UC|WideOr4~0_combout  & ((\CPU|MI|Mux29~2_combout ))) # (!\CPU|UC|WideOr4~0_combout  & (\CPU|AO|OutADD[2]~4_combout )))) # (!\CPU|ULA|Selector64~1_combout  & (((\CPU|AO|OutADD[2]~4_combout 
// ))))

	.dataa(\CPU|ULA|Selector64~1_combout ),
	.datab(\CPU|UC|WideOr4~0_combout ),
	.datac(\CPU|AO|OutADD[2]~4_combout ),
	.datad(\CPU|MI|Mux29~2_combout ),
	.cin(gnd),
	.combout(\CPU|AO|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|Add0~3 .lut_mask = 16'hF870;
defparam \CPU|AO|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \CPU|PC|Endereco[2] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|AO|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\CPU|PC|Endereco[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|Endereco [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|Endereco[2] .is_wysiwyg = "true";
defparam \CPU|PC|Endereco[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \CPU|MI|Mux4~1 (
// Equation(s):
// \CPU|MI|Mux4~1_combout  = (\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [1] & ((\CPU|PC|Endereco [3]) # (!\CPU|PC|Endereco [2])))) # (!\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [3] $ (\CPU|PC|Endereco [1]))))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [3]),
	.datad(\CPU|PC|Endereco [1]),
	.cin(gnd),
	.combout(\CPU|MI|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux4~1 .lut_mask = 16'hA310;
defparam \CPU|MI|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \CPU|MI|Mux4~2 (
// Equation(s):
// \CPU|MI|Mux4~2_combout  = (\CPU|PC|Endereco [4] & ((\CPU|MI|Mux4~0_combout ))) # (!\CPU|PC|Endereco [4] & (\CPU|MI|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\CPU|MI|Mux4~1_combout ),
	.datac(\CPU|PC|Endereco [4]),
	.datad(\CPU|MI|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|MI|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux4~2 .lut_mask = 16'hFC0C;
defparam \CPU|MI|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \CPU|UC|WideOr4~0 (
// Equation(s):
// \CPU|UC|WideOr4~0_combout  = (\CPU|MI|Mux4~2_combout  & (\CPU|MI|Mux5~1_combout  & (\CPU|MI|Mux3~2_combout  & !\CPU|MI|Mux2~1_combout ))) # (!\CPU|MI|Mux4~2_combout  & (((!\CPU|MI|Mux3~2_combout  & \CPU|MI|Mux2~1_combout ))))

	.dataa(\CPU|MI|Mux4~2_combout ),
	.datab(\CPU|MI|Mux5~1_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|WideOr4~0 .lut_mask = 16'h0580;
defparam \CPU|UC|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \CPU|AO|Add0~0 (
// Equation(s):
// \CPU|AO|Add0~0_combout  = (\CPU|UC|WideOr4~0_combout  & ((\CPU|ULA|Selector64~1_combout  & (!\CPU|MI|Mux30~1_combout )) # (!\CPU|ULA|Selector64~1_combout  & ((\CPU|AO|OutADD[1]~2_combout ))))) # (!\CPU|UC|WideOr4~0_combout  & 
// (((\CPU|AO|OutADD[1]~2_combout ))))

	.dataa(\CPU|UC|WideOr4~0_combout ),
	.datab(\CPU|ULA|Selector64~1_combout ),
	.datac(\CPU|MI|Mux30~1_combout ),
	.datad(\CPU|AO|OutADD[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|AO|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|Add0~0 .lut_mask = 16'h7F08;
defparam \CPU|AO|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \CPU|PC|Endereco[1] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|AO|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\CPU|PC|Endereco[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|Endereco [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|Endereco[1] .is_wysiwyg = "true";
defparam \CPU|PC|Endereco[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \CPU|MI|Mux31~0 (
// Equation(s):
// \CPU|MI|Mux31~0_combout  = (\CPU|PC|Endereco [4] & (!\CPU|PC|Endereco [0] & (!\CPU|PC|Endereco [1] & !\CPU|PC|Endereco [2]))) # (!\CPU|PC|Endereco [4] & ((\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [1] $ (!\CPU|PC|Endereco [2]))) # (!\CPU|PC|Endereco [0] & 
// ((!\CPU|PC|Endereco [2]) # (!\CPU|PC|Endereco [1])))))

	.dataa(\CPU|PC|Endereco [4]),
	.datab(\CPU|PC|Endereco [0]),
	.datac(\CPU|PC|Endereco [1]),
	.datad(\CPU|PC|Endereco [2]),
	.cin(gnd),
	.combout(\CPU|MI|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux31~0 .lut_mask = 16'h4117;
defparam \CPU|MI|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \CPU|MI|Mux31~1 (
// Equation(s):
// \CPU|MI|Mux31~1_combout  = (\CPU|MI|Mux31~0_combout  & ((\CPU|PC|Endereco [1] & ((!\CPU|PC|Endereco [2]) # (!\CPU|PC|Endereco [3]))) # (!\CPU|PC|Endereco [1] & (\CPU|PC|Endereco [3] $ (!\CPU|PC|Endereco [2])))))

	.dataa(\CPU|PC|Endereco [1]),
	.datab(\CPU|PC|Endereco [3]),
	.datac(\CPU|MI|Mux31~0_combout ),
	.datad(\CPU|PC|Endereco [2]),
	.cin(gnd),
	.combout(\CPU|MI|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux31~1 .lut_mask = 16'h60B0;
defparam \CPU|MI|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \CPU|AO|Add0~1 (
// Equation(s):
// \CPU|AO|Add0~1_combout  = (\CPU|UC|WideOr4~0_combout  & ((\CPU|ULA|Selector64~1_combout  & (\CPU|MI|Mux31~1_combout )) # (!\CPU|ULA|Selector64~1_combout  & ((\CPU|AO|OutADD[0]~0_combout ))))) # (!\CPU|UC|WideOr4~0_combout  & (((\CPU|AO|OutADD[0]~0_combout 
// ))))

	.dataa(\CPU|MI|Mux31~1_combout ),
	.datab(\CPU|AO|OutADD[0]~0_combout ),
	.datac(\CPU|UC|WideOr4~0_combout ),
	.datad(\CPU|ULA|Selector64~1_combout ),
	.cin(gnd),
	.combout(\CPU|AO|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AO|Add0~1 .lut_mask = 16'hACCC;
defparam \CPU|AO|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \CPU|PC|Endereco[0] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|AO|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\CPU|PC|Endereco[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|Endereco [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|Endereco[0] .is_wysiwyg = "true";
defparam \CPU|PC|Endereco[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \CPU|MI|Mux9~0 (
// Equation(s):
// \CPU|MI|Mux9~0_combout  = (\CPU|PC|Endereco [0] & (\CPU|PC|Endereco [2] & (\CPU|PC|Endereco [1] & \CPU|PC|Endereco [3])))

	.dataa(\CPU|PC|Endereco [0]),
	.datab(\CPU|PC|Endereco [2]),
	.datac(\CPU|PC|Endereco [1]),
	.datad(\CPU|PC|Endereco [3]),
	.cin(gnd),
	.combout(\CPU|MI|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MI|Mux9~0 .lut_mask = 16'h8000;
defparam \CPU|MI|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \CPU|Reg|Registros~608 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~608 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1405 (
// Equation(s):
// \CPU|Reg|Registros~1405_combout  = (\CPU|Reg|Registros~1404_combout  & ((\CPU|Reg|Registros~608_q ) # (!\CPU|MI|Mux9~0_combout )))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(gnd),
	.datac(\CPU|Reg|Registros~608_q ),
	.datad(\CPU|Reg|Registros~1404_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1405 .lut_mask = 16'hF500;
defparam \CPU|Reg|Registros~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \CPU|Reg|Registros~1402 (
// Equation(s):
// \CPU|Reg|Registros~1402_combout  = (\CPU|MI|Mux9~0_combout  & (((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & ((\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~672_q ))) # (!\CPU|MI|Mux10~1_combout  & (\CPU|Reg|Registros~640_q ))))

	.dataa(\CPU|Reg|Registros~640_q ),
	.datab(\CPU|Reg|Registros~672_q ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1402 .lut_mask = 16'hFC0A;
defparam \CPU|Reg|Registros~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1403 (
// Equation(s):
// \CPU|Reg|Registros~1403_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1402_combout  & ((\CPU|Reg|Registros~736_q ))) # (!\CPU|Reg|Registros~1402_combout  & (\CPU|Reg|Registros~704_q )))) # (!\CPU|MI|Mux9~0_combout  & 
// (((\CPU|Reg|Registros~1402_combout ))))

	.dataa(\CPU|MI|Mux9~0_combout ),
	.datab(\CPU|Reg|Registros~704_q ),
	.datac(\CPU|Reg|Registros~736_q ),
	.datad(\CPU|Reg|Registros~1402_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1403 .lut_mask = 16'hF588;
defparam \CPU|Reg|Registros~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1406 (
// Equation(s):
// \CPU|Reg|Registros~1406_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|Reg|Registros~1403_combout ) # (\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1405_combout  & ((!\CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1405_combout ),
	.datab(\CPU|MI|Mux8~0_combout ),
	.datac(\CPU|Reg|Registros~1403_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1406 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \CPU|Reg|Registros~1407 (
// Equation(s):
// \CPU|Reg|Registros~1407_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~960_q ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~896_q  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~960_q ),
	.datab(\CPU|MI|Mux9~0_combout ),
	.datac(\CPU|Reg|Registros~896_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1407 .lut_mask = 16'hCCB8;
defparam \CPU|Reg|Registros~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1408 (
// Equation(s):
// \CPU|Reg|Registros~1408_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1407_combout  & ((\CPU|Reg|Registros~992_q ))) # (!\CPU|Reg|Registros~1407_combout  & (\CPU|Reg|Registros~928_q )))) # (!\CPU|MI|Mux10~1_combout  & 
// (\CPU|Reg|Registros~1407_combout ))

	.dataa(\CPU|MI|Mux10~1_combout ),
	.datab(\CPU|Reg|Registros~1407_combout ),
	.datac(\CPU|Reg|Registros~928_q ),
	.datad(\CPU|Reg|Registros~992_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1408 .lut_mask = 16'hEC64;
defparam \CPU|Reg|Registros~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \CPU|Reg|Registros~864 (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_4|M2R[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg|Registros~2491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg|Registros~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg|Registros~864 .is_wysiwyg = "true";
defparam \CPU|Reg|Registros~864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \CPU|Reg|Registros~1401 (
// Equation(s):
// \CPU|Reg|Registros~1401_combout  = (\CPU|Reg|Registros~1400_combout  & ((\CPU|Reg|Registros~864_q ) # (!\CPU|MI|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Reg|Registros~1400_combout ),
	.datac(\CPU|Reg|Registros~864_q ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1401 .lut_mask = 16'hC0CC;
defparam \CPU|Reg|Registros~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \CPU|Reg|Registros~1409 (
// Equation(s):
// \CPU|Reg|Registros~1409_combout  = (\CPU|Reg|Registros~1406_combout  & (((\CPU|Reg|Registros~1408_combout )) # (!\CPU|MI|Mux7~1_combout ))) # (!\CPU|Reg|Registros~1406_combout  & (\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~1401_combout ))))

	.dataa(\CPU|Reg|Registros~1406_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~1408_combout ),
	.datad(\CPU|Reg|Registros~1401_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1409 .lut_mask = 16'hE6A2;
defparam \CPU|Reg|Registros~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \CPU|Reg|Registros~1417 (
// Equation(s):
// \CPU|Reg|Registros~1417_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|Reg|Registros~352_q ) # (\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~96_q  & ((!\CPU|MI|Mux8~0_combout ))))

	.dataa(\CPU|Reg|Registros~96_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~352_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1417 .lut_mask = 16'hCCE2;
defparam \CPU|Reg|Registros~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1418 (
// Equation(s):
// \CPU|Reg|Registros~1418_combout  = (\CPU|MI|Mux8~0_combout  & (!\CPU|Reg|Registros~1417_combout  & \CPU|Reg|Registros~224_q )) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1417_combout ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|Reg|Registros~1417_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~224_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1418 .lut_mask = 16'h6644;
defparam \CPU|Reg|Registros~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1412 (
// Equation(s):
// \CPU|Reg|Registros~1412_combout  = (\CPU|MI|Mux7~1_combout  & (((\CPU|MI|Mux8~0_combout )))) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~192_q ))) # (!\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~64_q ))))

	.dataa(\CPU|Reg|Registros~64_q ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(\CPU|Reg|Registros~192_q ),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1412 .lut_mask = 16'hFC22;
defparam \CPU|Reg|Registros~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \CPU|Reg|Registros~1413 (
// Equation(s):
// \CPU|Reg|Registros~1413_combout  = (\CPU|Reg|Registros~1412_combout  & ((\CPU|Reg|Registros~448_q ) # ((!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1412_combout  & (((\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~320_q ))))

	.dataa(\CPU|Reg|Registros~1412_combout ),
	.datab(\CPU|Reg|Registros~448_q ),
	.datac(\CPU|MI|Mux7~1_combout ),
	.datad(\CPU|Reg|Registros~320_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1413 .lut_mask = 16'hDA8A;
defparam \CPU|Reg|Registros~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1414 (
// Equation(s):
// \CPU|Reg|Registros~1414_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|MI|Mux7~1_combout )) # (!\CPU|MI|Mux8~0_combout  & (!\CPU|MI|Mux7~1_combout  & \CPU|Reg|Registros~0_q ))

	.dataa(\CPU|MI|Mux8~0_combout ),
	.datab(\CPU|MI|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~0_q ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1414 .lut_mask = 16'h9988;
defparam \CPU|Reg|Registros~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \CPU|Reg|Registros~1415 (
// Equation(s):
// \CPU|Reg|Registros~1415_combout  = (\CPU|Reg|Registros~1414_combout  & ((\CPU|Reg|Registros~384_q ) # ((!\CPU|MI|Mux7~1_combout )))) # (!\CPU|Reg|Registros~1414_combout  & (((\CPU|Reg|Registros~256_q  & \CPU|MI|Mux7~1_combout ))))

	.dataa(\CPU|Reg|Registros~1414_combout ),
	.datab(\CPU|Reg|Registros~384_q ),
	.datac(\CPU|Reg|Registros~256_q ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1415 .lut_mask = 16'hD8AA;
defparam \CPU|Reg|Registros~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \CPU|Reg|Registros~1416 (
// Equation(s):
// \CPU|Reg|Registros~1416_combout  = (\CPU|MI|Mux9~0_combout  & ((\CPU|Reg|Registros~1413_combout ) # ((\CPU|MI|Mux10~1_combout )))) # (!\CPU|MI|Mux9~0_combout  & (((\CPU|Reg|Registros~1415_combout  & !\CPU|MI|Mux10~1_combout ))))

	.dataa(\CPU|Reg|Registros~1413_combout ),
	.datab(\CPU|Reg|Registros~1415_combout ),
	.datac(\CPU|MI|Mux9~0_combout ),
	.datad(\CPU|MI|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1416 .lut_mask = 16'hF0AC;
defparam \CPU|Reg|Registros~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \CPU|Reg|Registros~1410 (
// Equation(s):
// \CPU|Reg|Registros~1410_combout  = (\CPU|MI|Mux8~0_combout  & (((\CPU|MI|Mux7~1_combout )))) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|MI|Mux7~1_combout  & (\CPU|Reg|Registros~288_q )) # (!\CPU|MI|Mux7~1_combout  & ((\CPU|Reg|Registros~32_q )))))

	.dataa(\CPU|Reg|Registros~288_q ),
	.datab(\CPU|Reg|Registros~32_q ),
	.datac(\CPU|MI|Mux8~0_combout ),
	.datad(\CPU|MI|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1410 .lut_mask = 16'hFA0C;
defparam \CPU|Reg|Registros~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \CPU|Reg|Registros~1411 (
// Equation(s):
// \CPU|Reg|Registros~1411_combout  = (\CPU|Reg|Registros~1410_combout  & ((\CPU|Reg|Registros~416_q ) # (!\CPU|MI|Mux8~0_combout )))

	.dataa(\CPU|Reg|Registros~416_q ),
	.datab(\CPU|Reg|Registros~1410_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1411 .lut_mask = 16'h88CC;
defparam \CPU|Reg|Registros~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \CPU|Reg|Registros~1419 (
// Equation(s):
// \CPU|Reg|Registros~1419_combout  = (\CPU|MI|Mux10~1_combout  & ((\CPU|Reg|Registros~1416_combout  & (\CPU|Reg|Registros~1418_combout )) # (!\CPU|Reg|Registros~1416_combout  & ((\CPU|Reg|Registros~1411_combout ))))) # (!\CPU|MI|Mux10~1_combout  & 
// (((\CPU|Reg|Registros~1416_combout ))))

	.dataa(\CPU|Reg|Registros~1418_combout ),
	.datab(\CPU|MI|Mux10~1_combout ),
	.datac(\CPU|Reg|Registros~1416_combout ),
	.datad(\CPU|Reg|Registros~1411_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1419 .lut_mask = 16'hBCB0;
defparam \CPU|Reg|Registros~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \CPU|Reg|Registros~1420 (
// Equation(s):
// \CPU|Reg|Registros~1420_combout  = (\CPU|MI|Mux8~0_combout  & (\CPU|Reg|Registros~1409_combout )) # (!\CPU|MI|Mux8~0_combout  & ((\CPU|Reg|Registros~1419_combout )))

	.dataa(\CPU|Reg|Registros~1409_combout ),
	.datab(\CPU|Reg|Registros~1419_combout ),
	.datac(gnd),
	.datad(\CPU|MI|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Reg|Registros~1420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Reg|Registros~1420 .lut_mask = 16'hAACC;
defparam \CPU|Reg|Registros~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \CPU|UC|Decoder0~0 (
// Equation(s):
// \CPU|UC|Decoder0~0_combout  = (\CPU|MI|Mux5~1_combout  & (\CPU|MI|Mux4~2_combout  & (!\CPU|MI|Mux3~2_combout  & \CPU|MI|Mux2~1_combout )))

	.dataa(\CPU|MI|Mux5~1_combout ),
	.datab(\CPU|MI|Mux4~2_combout ),
	.datac(\CPU|MI|Mux3~2_combout ),
	.datad(\CPU|MI|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|UC|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|UC|Decoder0~0 .lut_mask = 16'h0800;
defparam \CPU|UC|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N15
dffeas \CPU|ModuloIO|OutputData[0] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[0] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N23
dffeas \CPU|ModuloIO|OutputData[1] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1439_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[1] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[2]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[2]~feeder_combout  = \CPU|Reg|Registros~1458_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1458_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \CPU|ModuloIO|OutputData[2] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[2] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \CPU|ModuloIO|OutputData[3] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1477_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[3] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[4]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[4]~feeder_combout  = \CPU|Reg|Registros~1496_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1496_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \CPU|ModuloIO|OutputData[4] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[4] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N17
dffeas \CPU|ModuloIO|OutputData[5] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[5] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \CPU|ModuloIO|OutputData[6] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1534_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[6] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N20
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[7]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[7]~feeder_combout  = \CPU|Reg|Registros~1553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1553_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N21
dffeas \CPU|ModuloIO|OutputData[7] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[7] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[8]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[8]~feeder_combout  = \CPU|Reg|Registros~1572_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1572_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \CPU|ModuloIO|OutputData[8] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[8] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[9]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[9]~feeder_combout  = \CPU|Reg|Registros~1591_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1591_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N11
dffeas \CPU|ModuloIO|OutputData[9] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[9] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N1
dffeas \CPU|ModuloIO|OutputData[10] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1610_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[10] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \CPU|ModuloIO|OutputData[11] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[11] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N31
dffeas \CPU|ModuloIO|OutputData[12] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1648_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[12] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[13]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[13]~feeder_combout  = \CPU|Reg|Registros~1667_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1667_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[13]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \CPU|ModuloIO|OutputData[13] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[13] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[14]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[14]~feeder_combout  = \CPU|Reg|Registros~1686_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1686_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \CPU|ModuloIO|OutputData[14] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[14] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[15]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[15]~feeder_combout  = \CPU|Reg|Registros~1705_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1705_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \CPU|ModuloIO|OutputData[15] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[15] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \CPU|ModuloIO|OutputData[16] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1724_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[16] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \CPU|ModuloIO|OutputData[17] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1743_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[17] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \CPU|ModuloIO|OutputData[18] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1762_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[18] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \CPU|ModuloIO|OutputData[19] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1781_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[19] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \CPU|ModuloIO|OutputData[20] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1800_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[20] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \CPU|ModuloIO|OutputData[21] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[21] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \CPU|ModuloIO|OutputData[22]~feeder (
// Equation(s):
// \CPU|ModuloIO|OutputData[22]~feeder_combout  = \CPU|Reg|Registros~1838_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Reg|Registros~1838_combout ),
	.cin(gnd),
	.combout(\CPU|ModuloIO|OutputData[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[22]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ModuloIO|OutputData[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \CPU|ModuloIO|OutputData[22] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|ModuloIO|OutputData[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[22] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \CPU|ModuloIO|OutputData[23] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1857_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[23] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \CPU|ModuloIO|OutputData[24] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1871_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[24] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \CPU|ModuloIO|OutputData[25] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Reg|Registros~1881_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[25] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \CPU|ModuloIO|OutputData[26] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[26] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \CPU|ModuloIO|OutputData[27] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1909_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[27] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \CPU|ModuloIO|OutputData[28] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1919_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[28] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \CPU|ModuloIO|OutputData[29] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1931_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[29] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \CPU|ModuloIO|OutputData[30] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1948_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[30] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \CPU|ModuloIO|OutputData[31] (
	.clk(\Clock50M~inputclkctrl_outclk ),
	.d(\CPU|Reg|Registros~1962_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|UC|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ModuloIO|OutputData [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ModuloIO|OutputData[31] .is_wysiwyg = "true";
defparam \CPU|ModuloIO|OutputData[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \Type~input (
	.i(\Type ),
	.ibar(gnd),
	.o(\Type~input_o ));
// synopsys translate_off
defparam \Type~input .bus_hold = "false";
defparam \Type~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Swap~input (
	.i(Swap),
	.ibar(gnd),
	.o(\Swap~input_o ));
// synopsys translate_off
defparam \Swap~input .bus_hold = "false";
defparam \Swap~input .simulate_z_as = "z";
// synopsys translate_on

assign \Output [0] = \Output[0]~output_o ;

assign \Output [1] = \Output[1]~output_o ;

assign \Output [2] = \Output[2]~output_o ;

assign \Output [3] = \Output[3]~output_o ;

assign \Output [4] = \Output[4]~output_o ;

assign \Output [5] = \Output[5]~output_o ;

assign \Output [6] = \Output[6]~output_o ;

assign \Output [7] = \Output[7]~output_o ;

assign \Output [8] = \Output[8]~output_o ;

assign \Output [9] = \Output[9]~output_o ;

assign \Output [10] = \Output[10]~output_o ;

assign \Output [11] = \Output[11]~output_o ;

assign \Output [12] = \Output[12]~output_o ;

assign \Output [13] = \Output[13]~output_o ;

assign \Output [14] = \Output[14]~output_o ;

assign \Output [15] = \Output[15]~output_o ;

assign \Output [16] = \Output[16]~output_o ;

assign \Output [17] = \Output[17]~output_o ;

assign \Output [18] = \Output[18]~output_o ;

assign \Output [19] = \Output[19]~output_o ;

assign \Output [20] = \Output[20]~output_o ;

assign \Output [21] = \Output[21]~output_o ;

assign \Output [22] = \Output[22]~output_o ;

assign \Output [23] = \Output[23]~output_o ;

assign \Output [24] = \Output[24]~output_o ;

assign \Output [25] = \Output[25]~output_o ;

assign \Output [26] = \Output[26]~output_o ;

assign \Output [27] = \Output[27]~output_o ;

assign \Output [28] = \Output[28]~output_o ;

assign \Output [29] = \Output[29]~output_o ;

assign \Output [30] = \Output[30]~output_o ;

assign \Output [31] = \Output[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
