







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c516thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];

.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result;


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs10, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB0_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB0_2:
mul.lo.s32 %r14, %r16, %r8;
cvt.u64.u32	%rd6, %r14;
add.s64 %rd3, %rd1, %rd6;
mul.lo.s32 %r15, %r16, %r9;
cvt.u64.u32	%rd7, %r15;
add.s64 %rd8, %rd2, %rd7;
ld.global.u8 %rs19, [%rd8];
setp.eq.s16	%p2, %rs19, 0;
@%p2 bra BB0_4;

st.global.u8 [%rd3], %rs10;

BB0_4:
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p3, %r16, %r10;
@%p3 bra BB0_2;

BB0_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r41, %r28, %r29, %r30;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB1_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
cvt.u64.u32	%rd5, %r37;
add.s64 %rd6, %rd2, %rd5;
ld.global.u8 %rs11, [%rd6];
setp.eq.s16	%p2, %rs11, 0;
@%p2 bra BB1_4;

mul.lo.s32 %r38, %r41, %r10;
cvt.u64.u32	%rd7, %r38;
add.s64 %rd8, %rd1, %rd7;
st.global.u8 [%rd8], %rs6;

BB1_4:
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r41, %r39, %r28, %r41;
setp.lt.u32	%p3, %r41, %r19;
@%p3 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot2;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB2_9;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB2_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mul.lo.s32 %r27, %r8, %r18;
cvt.u64.u32	%rd17, %r27;
add.s64 %rd7, %rd4, %rd17;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r28, [%rd22+4];
rem.u32 %r29, %r10, %r28;
ld.local.u32 %r30, [%rd22+104];
mad.lo.s32 %r43, %r30, %r29, %r43;
div.u32 %r13, %r10, %r28;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB2_5;

BB2_6:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
cvt.u64.u32	%rd20, %r32;
add.s64 %rd21, %rd19, %rd20;
ld.global.u8 %rs11, [%rd21];
setp.eq.s16	%p6, %rs11, 0;
@%p6 bra BB2_8;

st.global.u8 [%rd7], %rs6;

BB2_8:
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB2_4;

BB2_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r41, %r28, %r29, %r30;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;

BB3_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
cvt.u64.u32	%rd6, %r37;
add.s64 %rd3, %rd2, %rd6;
mul.lo.s32 %r38, %r41, %r18;
cvt.u64.u32	%rd7, %r38;
add.s64 %rd8, %rd1, %rd7;
ld.global.u8 %rs11, [%rd8];
setp.eq.s16	%p2, %rs11, 0;
@%p2 bra BB3_4;

st.global.u8 [%rd3], %rs6;

BB3_4:
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r41, %r39, %r28, %r41;
setp.lt.u32	%p3, %r41, %r19;
@%p3 bra BB3_2;

BB3_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB4_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB4_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
cvt.u64.u32	%rd6, %r56;
add.s64 %rd3, %rd1, %rd6;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
cvt.u64.u32	%rd7, %r63;
add.s64 %rd8, %rd2, %rd7;
ld.global.u8 %rs3, [%rd8];
setp.eq.s16	%p2, %rs3, 0;
@%p2 bra BB4_4;

st.global.u8 [%rd3], %rs2;

BB4_4:
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r66, %r64, %r47, %r66;
setp.lt.u32	%p3, %r66, %r30;
@%p3 bra BB4_2;

BB4_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot5;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd13, %r58, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB5_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd5, %rd17;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd6, %rd1, %rd18;

BB5_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r45, %r11, %r33;
add.s32 %r46, %r45, %r11;
shr.u32 %r47, %r46, %r34;
mul.lo.s32 %r48, %r47, %r36;
sub.s32 %r49, %r11, %r48;
mul.lo.s32 %r50, %r49, %r32;
mad.lo.s32 %r51, %r31, %r47, %r50;
cvt.u64.u32	%rd19, %r51;
add.s64 %rd8, %rd4, %rd19;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r52, [%rd22+4];
rem.u32 %r53, %r13, %r52;
ld.local.u32 %r54, [%rd22+104];
mad.lo.s32 %r68, %r54, %r53, %r68;
div.u32 %r16, %r13, %r52;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB5_5;

BB5_6:
mad.lo.s32 %r55, %r10, %r63, %r67;
cvt.u64.u32	%rd20, %r55;
add.s64 %rd21, %rd5, %rd20;
ld.global.u8 %rs3, [%rd21];
setp.eq.s16	%p6, %rs3, 0;
@%p6 bra BB5_8;

st.global.u8 [%rd8], %rs2;

BB5_8:
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r65, %r56, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB5_4;

BB5_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot6;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB6_9;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB6_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB6_5;

BB6_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd18, %rd17;
cvt.u64.u32	%rd19, %r31;
add.s64 %rd9, %rd18, %rd19;
mul.lo.s32 %r32, %r8, %r18;
cvt.u64.u32	%rd20, %r32;
add.s64 %rd21, %rd4, %rd20;
ld.global.u8 %rs11, [%rd21];
setp.eq.s16	%p6, %rs11, 0;
@%p6 bra BB6_8;

st.global.u8 [%rd9], %rs6;

BB6_8:
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB6_4;

BB6_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot7;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd13, %r58, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB7_9;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd4, %rd17;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd6, %rd1, %rd18;

BB7_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB7_6;

BB7_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB7_5;

BB7_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
cvt.u64.u32	%rd19, %r48;
add.s64 %rd10, %rd4, %rd19;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
cvt.u64.u32	%rd20, %r55;
add.s64 %rd21, %rd5, %rd20;
ld.global.u8 %rs3, [%rd21];
setp.eq.s16	%p6, %rs3, 0;
@%p6 bra BB7_8;

st.global.u8 [%rd10], %rs2;

BB7_8:
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r65, %r56, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB7_4;

BB7_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot8;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r28, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd21, %r50, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r51, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd25, %r51, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r64, %r31, %r32, %r33;
setp.ge.u32	%p5, %r64, %r28;
@%p5 bra BB8_13;

ld.local.u32 %r34, [%rd2+208];
add.s32 %r6, %r34, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd8, %rd29;
ld.local.u32 %r35, [%rd3+208];
add.s32 %r8, %r35, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd30, [%rd3];
cvta.to.global.u64 %rd9, %rd30;
mul.wide.s32 %rd31, %r34, 4;
add.s64 %rd10, %rd2, %rd31;
mul.wide.s32 %rd32, %r35, 4;
add.s64 %rd11, %rd3, %rd32;

BB8_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r37, 0;
mov.u32 %r71, %r37;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r37;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r38, [%rd36+4];
rem.u32 %r39, %r12, %r38;
ld.local.u32 %r40, [%rd36+104];
mad.lo.s32 %r71, %r40, %r39, %r71;
div.u32 %r15, %r12, %r38;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r43, %r7, %r62, %r18;
cvt.u64.u32	%rd33, %r43;
add.s64 %rd16, %rd8, %rd33;
mov.u32 %r69, %r37;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r37;
@%p8 bra BB8_10;

BB8_9:
mov.u32 %r19, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p9, %r24, 0;
mov.u32 %r53, %r24;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB8_9;

BB8_10:
mad.lo.s32 %r47, %r9, %r60, %r68;
cvt.u64.u32	%rd34, %r47;
add.s64 %rd35, %rd9, %rd34;
ld.global.u8 %rs3, [%rd35];
setp.eq.s16	%p10, %rs3, 0;
@%p10 bra BB8_12;

st.global.u8 [%rd16], %rs2;

BB8_12:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r64, %r48, %r31, %r10;
setp.lt.u32	%p11, %r64, %r28;
@%p11 bra BB8_6;

BB8_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<23>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd16, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd17, %r3;
add.s64 %rd22, %rd16, %rd17;
setp.ge.u64	%p1, %rd22, %rd15;
@%p1 bra BB9_5;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd5, %rd13;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd18, %r4;
mul.lo.s64 %rd7, %rd18, %rd1;

BB9_2:
mul.lo.s64 %rd19, %rd22, %rd12;
add.s64 %rd9, %rd3, %rd19;
mul.lo.s64 %rd20, %rd22, %rd14;
add.s64 %rd21, %rd5, %rd20;
ld.global.u8 %rs3, [%rd21];
setp.eq.s16	%p2, %rs3, 0;
@%p2 bra BB9_4;

st.global.u8 [%rd9], %rs2;

BB9_4:
add.s64 %rd22, %rd7, %rd22;
setp.lt.u64	%p3, %rd22, %rd15;
@%p3 bra BB9_2;

BB9_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot10[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<111>;


mov.u64 %rd110, __local_depot10;
cvta.local.u64 %SP, %rd110;
ld.param.u64 %rd49, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I18TensorMaskedFillOpIhhEhhmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd50, %SP, 416;
cvta.to.local.u64 %rd2, %rd50;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd3, %rd51;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB10_2;

BB10_1:
mul.wide.s32 %rd52, %r28, 8;
add.s64 %rd53, %rd4, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd2, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB10_1;

BB10_2:
mov.u32 %r29, 0;
@%p1 bra BB10_4;

BB10_3:
mul.wide.s32 %rd56, %r29, 8;
add.s64 %rd57, %rd1, %rd56;
ld.param.u64 %rd58, [%rd57];
add.s64 %rd59, %rd3, %rd56;
st.local.u64 [%rd59], %rd58;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB10_3;

BB10_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd60, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd61, %r15;
add.s64 %rd102, %rd60, %rd61;
setp.ge.u64	%p5, %rd102, %rd49;
@%p5 bra BB10_19;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd62, [%rd2];
cvta.to.global.u64 %rd10, %rd62;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd63, [%rd3];
cvta.to.global.u64 %rd12, %rd63;
mul.wide.s32 %rd64, %r16, 8;
add.s64 %rd13, %rd2, %rd64;
mul.wide.s32 %rd65, %r17, 8;
add.s64 %rd14, %rd3, %rd65;

BB10_6:
mov.u64 %rd88, %rd102;
mov.u64 %rd15, %rd88;
mov.u64 %rd84, %rd13;
mov.u64 %rd67, 0;
mov.u64 %rd109, %rd67;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd99, %rd15;
mov.u64 %rd100, %rd15;
mov.u64 %rd108, %rd67;
@%p6 bra BB10_11;

BB10_7:
mov.u64 %rd18, %rd100;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd84];
or.b64 %rd68, %rd18, %rd21;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB10_9;
bra.uni BB10_8;

BB10_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd101, %r20;
cvt.u64.u32	%rd85, %r21;
bra.uni BB10_10;

BB10_8:
div.u64 %rd101, %rd18, %rd21;
rem.u64 %rd85, %rd18, %rd21;

BB10_10:
mov.u64 %rd26, %rd101;
ld.local.u64 %rd70, [%rd84+200];
mul.lo.s64 %rd71, %rd70, %rd85;
add.s64 %rd109, %rd71, %rd109;
add.s64 %rd84, %rd84, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd99, %rd26;
mov.u64 %rd100, %rd26;
mov.u64 %rd103, %rd109;
mov.u64 %rd108, %rd103;
@%p8 bra BB10_7;

BB10_11:
mov.u64 %rd31, %rd108;
mov.u64 %rd86, %rd14;
mul.lo.s64 %rd74, %rd9, %rd99;
add.s64 %rd75, %rd74, %rd31;
add.s64 %rd33, %rd10, %rd75;
mov.u64 %rd107, %rd67;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd97, %rd15;
mov.u64 %rd96, %rd15;
mov.u64 %rd106, %rd67;
@%p9 bra BB10_16;

BB10_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd37, [%rd86];
or.b64 %rd76, %rd97, %rd37;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB10_14;
bra.uni BB10_13;

BB10_14:
cvt.u32.u64	%r22, %rd37;
cvt.u32.u64	%r23, %rd97;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd98, %r24;
cvt.u64.u32	%rd87, %r25;
bra.uni BB10_15;

BB10_13:
div.u64 %rd98, %rd97, %rd37;
rem.u64 %rd87, %rd97, %rd37;

BB10_15:
mov.u64 %rd97, %rd98;
ld.local.u64 %rd78, [%rd86+200];
mul.lo.s64 %rd79, %rd78, %rd87;
add.s64 %rd107, %rd79, %rd107;
add.s64 %rd86, %rd86, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd96, %rd97;
mov.u64 %rd106, %rd107;
@%p11 bra BB10_12;

BB10_16:
mul.lo.s64 %rd80, %rd11, %rd96;
add.s64 %rd81, %rd80, %rd106;
add.s64 %rd82, %rd12, %rd81;
ld.global.u8 %rs3, [%rd82];
setp.eq.s16	%p12, %rs3, 0;
@%p12 bra BB10_18;

st.global.u8 [%rd33], %rs2;

BB10_18:
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd83, %r26, %r14;
add.s64 %rd102, %rd83, %rd15;
setp.lt.u64	%p13, %rd102, %rd49;
@%p13 bra BB10_6;

BB10_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<27>;
.reg .b32 %r<20>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB11_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB11_2:
mul.lo.s32 %r16, %r19, %r10;
cvt.u64.u32	%rd9, %r16;
add.s64 %rd10, %rd2, %rd9;
ld.global.u8 %rs25, [%rd10];
setp.eq.s16	%p2, %rs25, 0;
@%p2 bra BB11_4;

mul.lo.s32 %r17, %r19, %r9;
cvt.u64.u32	%rd11, %r17;
add.s64 %rd12, %rd1, %rd11;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd13, %r18, 8;
add.s64 %rd14, %rd3, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd4, %rd15;
ld.global.u8 %rs26, [%rd16];
st.global.u8 [%rd12], %rs26;

BB11_4:
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB11_2;

BB11_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB12_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd7;

BB12_2:
mul.lo.s32 %r33, %r44, %r12;
cvt.u64.u32	%rd9, %r33;
add.s64 %rd10, %rd2, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB12_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd11, %r40, 8;
add.s64 %rd12, %rd4, %rd11;
ld.global.u64 %rd13, [%rd12];
add.s64 %rd14, %rd3, %rd13;
ld.global.u8 %rs18, [%rd14];
mul.lo.s32 %r41, %r44, %r11;
cvt.u64.u32	%rd15, %r41;
add.s64 %rd16, %rd1, %rd15;
st.global.u8 [%rd16], %rs18;

BB12_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB12_2;

BB12_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot13;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB13_2;

BB13_1:
mul.wide.s32 %rd16, %r36, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB13_1;

BB13_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB13_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd7, %rd1, %rd20;

BB13_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB13_6;

BB13_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd30+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd30+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd30, %rd30, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB13_5;

BB13_6:
mul.lo.s32 %r30, %r7, %r18;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r32, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs17, [%rd22];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB13_8;

ld.global.u64 %rd26, [%rd11];
add.s64 %rd27, %rd6, %rd26;
ld.global.u8 %rs18, [%rd27];
mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd28, %r33;
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs18;

BB13_8:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB13_4;

BB13_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB14_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd6;

BB14_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
cvt.u64.u32	%rd9, %r39;
add.s64 %rd10, %rd4, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB14_4;

mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd11, %r40, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.u64 %rd13, [%rd12];
add.s64 %rd14, %rd3, %rd13;
ld.global.u8 %rs18, [%rd14];
mul.lo.s32 %r41, %r44, %r11;
cvt.u64.u32	%rd15, %r41;
add.s64 %rd16, %rd1, %rd15;
st.global.u8 [%rd16], %rs18;

BB14_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB14_2;

BB14_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB15_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB15_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
cvt.u64.u32	%rd9, %r58;
add.s64 %rd10, %rd3, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB15_4;

mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd11, %r65, 8;
add.s64 %rd12, %rd4, %rd11;
ld.global.u64 %rd13, [%rd12];
add.s64 %rd14, %rd2, %rd13;
ld.global.u8 %rs10, [%rd14];
mul.lo.s32 %r66, %r69, %r15;
cvt.u64.u32	%rd15, %r66;
add.s64 %rd16, %rd1, %rd15;
st.global.u8 [%rd16], %rs10;

BB15_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB15_2;

BB15_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot16;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB16_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd7, %rd1, %rd20;

BB16_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB16_5;

BB16_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd21, %r55;
add.s64 %rd22, %rd6, %rd21;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r57, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs9, [%rd22];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB16_8;

ld.global.u64 %rd26, [%rd11];
add.s64 %rd27, %rd5, %rd26;
ld.global.u8 %rs10, [%rd27];
mul.lo.s32 %r58, %r11, %r22;
cvt.u64.u32	%rd28, %r58;
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs10;

BB16_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB16_4;

BB16_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot17[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot17;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd15, %r36, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB17_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd19, %r24, 4;
add.s64 %rd7, %rd1, %rd19;

BB17_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB17_6;

BB17_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd30+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd30+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd30, %rd30, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB17_5;

BB17_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r31;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs17, [%rd23];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB17_8;

mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd24, %r32, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.u64 %rd26, [%rd25];
add.s64 %rd27, %rd6, %rd26;
ld.global.u8 %rs18, [%rd27];
mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd28, %r33;
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs18;

BB17_8:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB17_4;

BB17_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot18;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB18_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd7, %rd1, %rd19;

BB18_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r50;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs9, [%rd23];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB18_8;

mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd24, %r57, 8;
add.s64 %rd25, %rd6, %rd24;
ld.global.u64 %rd26, [%rd25];
add.s64 %rd27, %rd5, %rd26;
ld.global.u8 %rs10, [%rd27];
mul.lo.s32 %r58, %r11, %r21;
cvt.u64.u32	%rd28, %r58;
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs10;

BB18_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB18_4;

BB18_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot19;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r55, 0;
@%p1 bra BB19_4;

BB19_3:
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB19_3;

BB19_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB19_14;

cvta.to.global.u64 %rd8, %rd19;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd31, %r35, 4;
add.s64 %rd10, %rd2, %rd31;

BB19_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB19_8;

BB19_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB19_7;

BB19_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r43;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB19_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB19_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB19_10;

BB19_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r50, 8;
add.s64 %rd18, %rd37, %rd38;
ld.global.u8 %rs9, [%rd14];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB19_13;

ld.global.u64 %rd39, [%rd18];
add.s64 %rd40, %rd9, %rd39;
ld.global.u8 %rs10, [%rd40];
mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd41, %r51;
add.s64 %rd42, %rd8, %rd41;
st.global.u8 [%rd42], %rs10;

BB19_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB19_6;

BB19_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB20_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd5;

BB20_2:
mul.lo.s32 %r33, %r44, %r19;
cvt.u64.u32	%rd9, %r33;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB20_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
cvt.u64.u32	%rd11, %r40;
add.s64 %rd12, %rd4, %rd11;
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd13, %r41, 8;
add.s64 %rd14, %rd2, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd3, %rd15;
ld.global.u8 %rs18, [%rd16];
st.global.u8 [%rd12], %rs18;

BB20_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB20_2;

BB20_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB21_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd5;
cvta.to.global.u64 %rd4, %rd7;

BB21_2:
mul.lo.s32 %r52, %r69, %r23;
cvt.u64.u32	%rd9, %r52;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB21_4;

mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
cvt.u64.u32	%rd11, %r59;
add.s64 %rd12, %rd3, %rd11;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd13, %r66, 8;
add.s64 %rd14, %rd4, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd15;
ld.global.u8 %rs10, [%rd16];
st.global.u8 [%rd12], %rs10;

BB21_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB21_2;

BB21_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot22;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB22_9;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd21, %r44, 4;
add.s64 %rd7, %rd1, %rd21;

BB22_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB22_6;

BB22_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB22_5;

BB22_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd22, %r55;
add.s64 %rd11, %rd6, %rd22;
mul.lo.s32 %r56, %r11, %r30;
cvt.u64.u32	%rd23, %r56;
add.s64 %rd24, %rd4, %rd23;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r66, %r70;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
mul.wide.u32 %rd27, %r58, 8;
add.s64 %rd12, %rd26, %rd27;
ld.global.u8 %rs9, [%rd24];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB22_8;

ld.global.u64 %rd28, [%rd12];
add.s64 %rd29, %rd5, %rd28;
ld.global.u8 %rs10, [%rd29];
st.global.u8 [%rd11], %rs10;

BB22_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB22_4;

BB22_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB23_5;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd5;
cvta.to.global.u64 %rd4, %rd6;

BB23_2:
mul.hi.u32 %r52, %r69, %r43;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r44;
mul.lo.s32 %r55, %r54, %r46;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r42;
mad.lo.s32 %r58, %r41, %r54, %r57;
cvt.u64.u32	%rd9, %r58;
add.s64 %rd10, %rd4, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB23_4;

mul.hi.u32 %r59, %r69, %r35;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r36;
mul.lo.s32 %r62, %r61, %r38;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r34;
mad.lo.s32 %r65, %r33, %r61, %r64;
cvt.u64.u32	%rd11, %r65;
add.s64 %rd12, %rd3, %rd11;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd13, %r66, 8;
add.s64 %rd14, %rd1, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd15;
ld.global.u8 %rs10, [%rd16];
st.global.u8 [%rd12], %rs10;

BB23_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB23_2;

BB23_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<95>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB24_5;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB24_2:
mul.hi.u32 %r71, %r94, %r54;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r55;
mul.lo.s32 %r74, %r73, %r57;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r53;
mad.lo.s32 %r77, %r52, %r73, %r76;
cvt.u64.u32	%rd9, %r77;
add.s64 %rd10, %rd3, %rd9;
ld.global.u8 %rs1, [%rd10];
setp.eq.s16	%p2, %rs1, 0;
@%p2 bra BB24_4;

mul.hi.u32 %r78, %r94, %r46;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r47;
mul.lo.s32 %r81, %r80, %r49;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r45;
mad.lo.s32 %r84, %r44, %r80, %r83;
cvt.u64.u32	%rd11, %r84;
add.s64 %rd12, %rd2, %rd11;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd13, %r91, 8;
add.s64 %rd14, %rd4, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd15;
ld.global.u8 %rs2, [%rd16];
st.global.u8 [%rd12], %rs2;

BB24_4:
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r94, %r92, %r68, %r94;
setp.lt.u32	%p3, %r94, %r43;
@%p3 bra BB24_2;

BB24_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot25[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot25;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd17, %r86, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB25_9;

cvta.to.global.u64 %rd4, %rd15;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
mul.wide.s32 %rd21, %r64, 4;
add.s64 %rd7, %rd1, %rd21;

BB25_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r16, %r15, %r47;
mul.hi.u32 %r17, %r15, %r55;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB25_6;

BB25_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd30+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd30+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd30, %rd30, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB25_5;

BB25_6:
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
cvt.u64.u32	%rd22, %r75;
add.s64 %rd11, %rd5, %rd22;
add.s32 %r76, %r17, %r15;
shr.u32 %r77, %r76, %r56;
mul.lo.s32 %r78, %r77, %r58;
sub.s32 %r79, %r15, %r78;
mul.lo.s32 %r80, %r79, %r54;
mad.lo.s32 %r81, %r53, %r77, %r80;
cvt.u64.u32	%rd23, %r81;
add.s64 %rd24, %rd6, %rd23;
ld.local.u32 %r82, [%rd1+108];
mad.lo.s32 %r83, %r82, %r91, %r95;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
mul.wide.u32 %rd27, %r83, 8;
add.s64 %rd12, %rd26, %rd27;
ld.global.u8 %rs1, [%rd24];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB25_8;

ld.global.u64 %rd28, [%rd12];
add.s64 %rd29, %rd4, %rd28;
ld.global.u8 %rs2, [%rd29];
st.global.u8 [%rd11], %rs2;

BB25_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r61, %r15;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB25_4;

BB25_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot26[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot26;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB26_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd7, %rd1, %rd19;

BB26_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB26_6;

BB26_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB26_5;

BB26_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r51;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs9, [%rd23];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB26_8;

add.s32 %r52, %r12, %r11;
shr.u32 %r53, %r52, %r36;
mul.lo.s32 %r54, %r53, %r38;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r34;
mad.lo.s32 %r57, %r33, %r53, %r56;
cvt.u64.u32	%rd24, %r57;
add.s64 %rd25, %rd6, %rd24;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd26, %r58, 8;
add.s64 %rd27, %rd4, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd5, %rd28;
ld.global.u8 %rs10, [%rd29];
st.global.u8 [%rd25], %rs10;

BB26_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB26_4;

BB26_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot27[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot27;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB27_2;

BB27_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB27_1;

BB27_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB27_9;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB27_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r16, %r15, %r46;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB27_6;

BB27_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd30+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd30+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd30, %rd30, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB27_5;

BB27_6:
ld.local.u32 %r69, [%rd1+108];
mad.lo.s32 %r70, %r69, %r91, %r95;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r70;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs1, [%rd23];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB27_8;

add.s32 %r71, %r16, %r15;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r15, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
cvt.u64.u32	%rd24, %r76;
add.s64 %rd25, %rd5, %rd24;
mul.hi.u32 %r77, %r15, %r54;
add.s32 %r78, %r77, %r15;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r15, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd26, %r83, 8;
add.s64 %rd27, %rd6, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd4, %rd28;
ld.global.u8 %rs2, [%rd29];
st.global.u8 [%rd25], %rs2;

BB27_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r60, %r15;
setp.lt.u32	%p7, %r93, %r42;
@%p7 bra BB27_4;

BB27_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot28[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot28;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd24, %r79, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r80, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd28, %r80, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r93, %r52, %r53, %r54;
setp.ge.u32	%p5, %r93, %r41;
@%p5 bra BB28_14;

cvta.to.global.u64 %rd8, %rd21;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
mul.wide.s32 %rd32, %r55, 4;
add.s64 %rd10, %rd2, %rd32;

BB28_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mul.hi.u32 %r13, %r12, %r45;
mov.u32 %r57, 0;
mov.u32 %r100, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r57;
@%p6 bra BB28_8;

BB28_7:
mov.u32 %r15, %r92;
mov.u32 %r14, %r81;
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r15, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r100, %r60, %r59, %r100;
div.u32 %r18, %r15, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p7, %r19, 0;
mov.u32 %r81, %r19;
mov.u32 %r91, %r18;
mov.u32 %r92, %r18;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB28_7;

BB28_8:
mov.u32 %r21, %r99;
add.s32 %r62, %r13, %r12;
shr.u32 %r63, %r62, %r46;
mul.lo.s32 %r64, %r63, %r48;
sub.s32 %r65, %r12, %r64;
mul.lo.s32 %r66, %r65, %r44;
mad.lo.s32 %r67, %r43, %r63, %r66;
cvt.u64.u32	%rd33, %r67;
add.s64 %rd14, %rd9, %rd33;
ld.local.u32 %r68, [%rd2+108];
mad.lo.s32 %r69, %r68, %r91, %r21;
ld.local.u64 %rd34, [%rd2];
cvta.to.global.u64 %rd35, %rd34;
cvt.u64.u32	%rd36, %r69;
add.s64 %rd15, %rd35, %rd36;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r82, %r22, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r57;
@%p8 bra BB28_11;

mul.wide.s32 %rd37, %r22, 4;
add.s64 %rd44, %rd3, %rd37;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB28_10:
ld.local.u32 %r72, [%rd44+4];
rem.u32 %r73, %r90, %r72;
ld.local.u32 %r74, [%rd44+104];
mad.lo.s32 %r98, %r74, %r73, %r98;
div.u32 %r90, %r90, %r72;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB28_10;

BB28_11:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r89, %r97;
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mul.wide.u32 %rd40, %r76, 8;
add.s64 %rd19, %rd39, %rd40;
ld.global.u8 %rs1, [%rd15];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB28_13;

ld.global.u64 %rd41, [%rd19];
add.s64 %rd42, %rd8, %rd41;
ld.global.u8 %rs2, [%rd42];
st.global.u8 [%rd14], %rs2;

BB28_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r52, %r12;
setp.lt.u32	%p11, %r93, %r41;
@%p11 bra BB28_6;

BB28_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot29[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot29;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB29_2;

BB29_1:
mul.wide.s32 %rd16, %r36, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB29_1;

BB29_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB29_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd7, %rd1, %rd20;

BB29_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB29_6;

BB29_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd30+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd30+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd30, %rd30, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB29_5;

BB29_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
cvt.u64.u32	%rd23, %r31;
add.s64 %rd11, %rd22, %rd23;
mul.lo.s32 %r32, %r7, %r17;
cvt.u64.u32	%rd24, %r32;
add.s64 %rd25, %rd4, %rd24;
ld.global.u8 %rs17, [%rd25];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB29_8;

mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd26, %r33, 8;
add.s64 %rd27, %rd5, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd6, %rd28;
ld.global.u8 %rs18, [%rd29];
st.global.u8 [%rd11], %rs18;

BB29_8:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB29_4;

BB29_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot30[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot30;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB30_2;

BB30_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB30_1;

BB30_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB30_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd7, %rd1, %rd20;

BB30_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB30_6;

BB30_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB30_5;

BB30_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
cvt.u64.u32	%rd23, %r50;
add.s64 %rd11, %rd22, %rd23;
mul.lo.s32 %r51, %r11, %r21;
cvt.u64.u32	%rd24, %r51;
add.s64 %rd25, %rd4, %rd24;
ld.global.u8 %rs9, [%rd25];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB30_8;

mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd26, %r58, 8;
add.s64 %rd27, %rd6, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd5, %rd28;
ld.global.u8 %rs10, [%rd29];
st.global.u8 [%rd11], %rs10;

BB30_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB30_4;

BB30_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot31[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot31;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r55, 0;
@%p1 bra BB31_4;

BB31_3:
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB31_3;

BB31_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB31_14;

cvta.to.global.u64 %rd8, %rd19;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd31, %r35, 4;
add.s64 %rd10, %rd2, %rd31;

BB31_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB31_8;

BB31_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB31_7;

BB31_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r43;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB31_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB31_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB31_10;

BB31_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r50, 8;
add.s64 %rd18, %rd37, %rd38;
mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd39, %r51;
add.s64 %rd40, %rd8, %rd39;
ld.global.u8 %rs9, [%rd40];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB31_13;

ld.global.u64 %rd41, [%rd18];
add.s64 %rd42, %rd9, %rd41;
ld.global.u8 %rs10, [%rd42];
st.global.u8 [%rd14], %rs10;

BB31_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB31_6;

BB31_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot32[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot32;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB32_2;

BB32_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB32_1;

BB32_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB32_9;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd7, %rd1, %rd20;

BB32_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB32_6;

BB32_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB32_5;

BB32_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
cvt.u64.u32	%rd23, %r50;
add.s64 %rd11, %rd22, %rd23;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd24, %r57;
add.s64 %rd25, %rd6, %rd24;
ld.global.u8 %rs9, [%rd25];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB32_8;

mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd26, %r58, 8;
add.s64 %rd27, %rd4, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd5, %rd28;
ld.global.u8 %rs10, [%rd29];
st.global.u8 [%rd11], %rs10;

BB32_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB32_4;

BB32_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot33[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot33;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB33_2;

BB33_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB33_1;

BB33_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r93, %r59, %r60, %r61;
setp.ge.u32	%p3, %r93, %r41;
@%p3 bra BB33_9;

cvta.to.global.u64 %rd4, %rd14;
ld.local.u32 %r62, [%rd1+208];
add.s32 %r14, %r62, -1;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r62, 4;
add.s64 %rd7, %rd1, %rd20;

BB33_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB33_6;

BB33_5:
mov.u32 %r17, %r92;
mov.u32 %r16, %r87;
ld.local.u32 %r65, [%rd30+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd30+104];
mad.lo.s32 %r96, %r67, %r66, %r96;
div.u32 %r20, %r17, %r65;
add.s64 %rd30, %rd30, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p5, %r21, 0;
mov.u32 %r87, %r21;
mov.u32 %r91, %r20;
mov.u32 %r92, %r20;
mov.u32 %r95, %r96;
@%p5 bra BB33_5;

BB33_6:
ld.local.u32 %r68, [%rd1+108];
mad.lo.s32 %r69, %r68, %r91, %r95;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
cvt.u64.u32	%rd23, %r69;
add.s64 %rd11, %rd22, %rd23;
mul.hi.u32 %r70, %r15, %r45;
add.s32 %r71, %r70, %r15;
shr.u32 %r72, %r71, %r46;
mul.lo.s32 %r73, %r72, %r48;
sub.s32 %r74, %r15, %r73;
mul.lo.s32 %r75, %r74, %r44;
mad.lo.s32 %r76, %r43, %r72, %r75;
cvt.u64.u32	%rd24, %r76;
add.s64 %rd25, %rd5, %rd24;
ld.global.u8 %rs1, [%rd25];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB33_8;

mul.hi.u32 %r77, %r15, %r53;
add.s32 %r78, %r77, %r15;
shr.u32 %r79, %r78, %r54;
mul.lo.s32 %r80, %r79, %r56;
sub.s32 %r81, %r15, %r80;
mul.lo.s32 %r82, %r81, %r52;
mad.lo.s32 %r83, %r51, %r79, %r82;
mul.wide.u32 %rd26, %r83, 8;
add.s64 %rd27, %rd6, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd4, %rd28;
ld.global.u8 %rs2, [%rd29];
st.global.u8 [%rd11], %rs2;

BB33_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r59, %r15;
setp.lt.u32	%p7, %r93, %r41;
@%p7 bra BB33_4;

BB33_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot34[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot34;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd23, %r79, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r80, 0;
@%p1 bra BB34_4;

BB34_3:
mul.wide.s32 %rd27, %r80, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB34_3;

BB34_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r93, %r52, %r53, %r54;
setp.ge.u32	%p5, %r93, %r41;
@%p5 bra BB34_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
cvta.to.global.u64 %rd9, %rd19;
mul.wide.s32 %rd31, %r55, 4;
add.s64 %rd10, %rd2, %rd31;

BB34_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mov.u32 %r57, 0;
mov.u32 %r100, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r57;
@%p6 bra BB34_8;

BB34_7:
mov.u32 %r14, %r92;
mov.u32 %r13, %r81;
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r14, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r100, %r60, %r59, %r100;
div.u32 %r17, %r14, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r81, %r18;
mov.u32 %r91, %r17;
mov.u32 %r92, %r17;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB34_7;

BB34_8:
mov.u32 %r20, %r99;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r91, %r20;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r63;
add.s64 %rd14, %rd33, %rd34;
mul.hi.u32 %r21, %r12, %r45;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r82, %r22, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r57;
@%p8 bra BB34_11;

mul.wide.s32 %rd35, %r22, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB34_10:
ld.local.u32 %r66, [%rd44+4];
rem.u32 %r67, %r90, %r66;
ld.local.u32 %r68, [%rd44+104];
mad.lo.s32 %r98, %r68, %r67, %r98;
div.u32 %r90, %r90, %r66;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB34_10;

BB34_11:
add.s32 %r69, %r21, %r12;
shr.u32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r48;
sub.s32 %r72, %r12, %r71;
mul.lo.s32 %r73, %r72, %r44;
mad.lo.s32 %r74, %r43, %r70, %r73;
cvt.u64.u32	%rd36, %r74;
add.s64 %rd37, %rd9, %rd36;
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r89, %r97;
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mul.wide.u32 %rd40, %r76, 8;
add.s64 %rd18, %rd39, %rd40;
ld.global.u8 %rs1, [%rd37];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB34_13;

ld.global.u64 %rd41, [%rd18];
add.s64 %rd42, %rd8, %rd41;
ld.global.u8 %rs2, [%rd42];
st.global.u8 [%rd14], %rs2;

BB34_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r52, %r12;
setp.lt.u32	%p11, %r93, %r41;
@%p11 bra BB34_6;

BB34_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot35[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot35;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd22, %r54, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r55, 0;
@%p1 bra BB35_4;

BB35_3:
mul.wide.s32 %rd26, %r55, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB35_3;

BB35_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB35_14;

cvta.to.global.u64 %rd8, %rd18;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;

BB35_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB35_8;

BB35_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB35_7;

BB35_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
cvt.u64.u32	%rd33, %r43;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB35_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd44, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB35_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB35_10;

BB35_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
cvt.u64.u32	%rd37, %r50;
add.s64 %rd38, %rd36, %rd37;
ld.global.u8 %rs9, [%rd38];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB35_13;

mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd39, %r51, 8;
add.s64 %rd40, %rd8, %rd39;
ld.global.u64 %rd41, [%rd40];
add.s64 %rd42, %rd9, %rd41;
ld.global.u8 %rs10, [%rd42];
st.global.u8 [%rd14], %rs10;

BB35_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB35_6;

BB35_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot36[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot36;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd22, %r79, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r80, 0;
@%p1 bra BB36_4;

BB36_3:
mul.wide.s32 %rd26, %r80, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB36_3;

BB36_4:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r93, %r51, %r52, %r53;
setp.ge.u32	%p5, %r93, %r40;
@%p5 bra BB36_14;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r54, [%rd2+208];
add.s32 %r11, %r54, -1;
cvta.to.global.u64 %rd9, %rd18;
mul.wide.s32 %rd30, %r54, 4;
add.s64 %rd10, %rd2, %rd30;

BB36_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mov.u32 %r56, 0;
mov.u32 %r100, %r56;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r56;
@%p6 bra BB36_8;

BB36_7:
mov.u32 %r14, %r92;
mov.u32 %r13, %r81;
ld.local.u32 %r57, [%rd43+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd43+104];
mad.lo.s32 %r100, %r59, %r58, %r100;
div.u32 %r17, %r14, %r57;
add.s64 %rd43, %rd43, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r81, %r18;
mov.u32 %r91, %r17;
mov.u32 %r92, %r17;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB36_7;

BB36_8:
mov.u32 %r20, %r99;
ld.local.u32 %r61, [%rd2+108];
mad.lo.s32 %r62, %r61, %r91, %r20;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
cvt.u64.u32	%rd33, %r62;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r21, [%rd3+208];
add.s32 %r82, %r21, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r56;
@%p8 bra BB36_11;

mul.wide.s32 %rd34, %r21, 4;
add.s64 %rd44, %rd3, %rd34;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB36_10:
ld.local.u32 %r65, [%rd44+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd44+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r90, %r90, %r65;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB36_10;

BB36_11:
ld.local.u32 %r68, [%rd3+108];
mad.lo.s32 %r69, %r68, %r89, %r97;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
cvt.u64.u32	%rd37, %r69;
add.s64 %rd38, %rd36, %rd37;
ld.global.u8 %rs1, [%rd38];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB36_13;

mul.hi.u32 %r70, %r12, %r44;
add.s32 %r71, %r70, %r12;
shr.u32 %r72, %r71, %r45;
mul.lo.s32 %r73, %r72, %r47;
sub.s32 %r74, %r12, %r73;
mul.lo.s32 %r75, %r74, %r43;
mad.lo.s32 %r76, %r42, %r72, %r75;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd40, %rd9, %rd39;
ld.global.u64 %rd41, [%rd40];
add.s64 %rd42, %rd8, %rd41;
ld.global.u8 %rs2, [%rd42];
st.global.u8 [%rd14], %rs2;

BB36_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r51, %r12;
setp.lt.u32	%p11, %r93, %r40;
@%p11 bra BB36_6;

BB36_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot37[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<3>;
.reg .b32 %r<104>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot37;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhljLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd27, %SP, 216;
cvta.to.local.u64 %rd3, %rd27;
add.u64 %rd28, %SP, 432;
cvta.to.local.u64 %rd4, %rd28;
add.u64 %rd29, %SP, 0;
cvta.to.local.u64 %rd5, %rd29;
mov.u32 %r71, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd30, %r71, 8;
add.s64 %rd31, %rd6, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p2, %r71, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r72, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd34, %r72, 8;
add.s64 %rd35, %rd1, %rd34;
ld.param.u64 %rd36, [%rd35];
add.s64 %rd37, %rd4, %rd34;
st.local.u64 [%rd37], %rd36;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p4, %r72, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r73, 0;
@%p1 bra BB37_6;

BB37_5:
mul.wide.s32 %rd38, %r73, 8;
add.s64 %rd39, %rd2, %rd38;
ld.param.u64 %rd40, [%rd39];
add.s64 %rd41, %rd5, %rd38;
st.local.u64 [%rd41], %rd40;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p6, %r73, 27;
@%p6 bra BB37_5;

BB37_6:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r92, %r43, %r44, %r45;
setp.ge.u32	%p7, %r92, %r39;
@%p7 bra BB37_19;

cvta.to.global.u64 %rd12, %rd26;
ld.local.u32 %r46, [%rd3+208];
add.s32 %r8, %r46, -1;
mul.wide.s32 %rd42, %r46, 4;
add.s64 %rd13, %rd3, %rd42;

BB37_8:
mov.u32 %r77, %r92;
mov.u32 %r9, %r77;
mov.u64 %rd56, %rd13;
mov.u32 %r48, 0;
mov.u32 %r103, %r48;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r74, %r8;
mov.u32 %r90, %r9;
mov.u32 %r91, %r9;
mov.u32 %r102, %r48;
@%p8 bra BB37_10;

BB37_9:
mov.u32 %r11, %r91;
mov.u32 %r10, %r74;
ld.local.u32 %r49, [%rd56+4];
rem.u32 %r50, %r11, %r49;
ld.local.u32 %r51, [%rd56+104];
mad.lo.s32 %r103, %r51, %r50, %r103;
div.u32 %r14, %r11, %r49;
add.s64 %rd56, %rd56, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r74, %r15;
mov.u32 %r90, %r14;
mov.u32 %r91, %r14;
mov.u32 %r93, %r103;
mov.u32 %r102, %r93;
@%p9 bra BB37_9;

BB37_10:
mov.u32 %r17, %r102;
ld.local.u32 %r53, [%rd3+108];
mad.lo.s32 %r54, %r53, %r90, %r17;
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd44, %rd43;
cvt.u64.u32	%rd45, %r54;
add.s64 %rd17, %rd44, %rd45;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r75, %r18, -1;
setp.lt.s32	%p10, %r75, 1;
mov.u32 %r88, %r9;
mov.u32 %r100, %r48;
@%p10 bra BB37_13;

mul.wide.s32 %rd46, %r18, 4;
add.s64 %rd57, %rd4, %rd46;
mov.u32 %r101, 0;
mov.u32 %r89, %r9;

BB37_12:
ld.local.u32 %r56, [%rd57+4];
rem.u32 %r57, %r89, %r56;
ld.local.u32 %r58, [%rd57+104];
mad.lo.s32 %r101, %r58, %r57, %r101;
div.u32 %r89, %r89, %r56;
add.s64 %rd57, %rd57, -4;
add.s32 %r75, %r75, -1;
setp.gt.s32	%p11, %r75, 0;
mov.u32 %r88, %r89;
mov.u32 %r100, %r101;
@%p11 bra BB37_12;

BB37_13:
ld.local.u32 %r60, [%rd4+108];
mad.lo.s32 %r61, %r60, %r88, %r100;
ld.local.u64 %rd47, [%rd4];
cvta.to.global.u64 %rd48, %rd47;
cvt.u64.u32	%rd49, %r61;
add.s64 %rd21, %rd48, %rd49;
ld.local.u32 %r28, [%rd5+208];
add.s32 %r76, %r28, -1;
setp.lt.s32	%p12, %r76, 1;
mov.u32 %r86, %r9;
mov.u32 %r98, %r48;
@%p12 bra BB37_16;

mul.wide.s32 %rd50, %r28, 4;
add.s64 %rd58, %rd5, %rd50;
mov.u32 %r99, 0;
mov.u32 %r87, %r9;

BB37_15:
ld.local.u32 %r64, [%rd58+4];
rem.u32 %r65, %r87, %r64;
ld.local.u32 %r66, [%rd58+104];
mad.lo.s32 %r99, %r66, %r65, %r99;
div.u32 %r87, %r87, %r64;
add.s64 %rd58, %rd58, -4;
add.s32 %r76, %r76, -1;
setp.gt.s32	%p13, %r76, 0;
mov.u32 %r86, %r87;
mov.u32 %r98, %r99;
@%p13 bra BB37_15;

BB37_16:
ld.local.u32 %r67, [%rd5+108];
mad.lo.s32 %r68, %r67, %r86, %r98;
ld.local.u64 %rd51, [%rd5];
cvta.to.global.u64 %rd52, %rd51;
mul.wide.u32 %rd53, %r68, 8;
add.s64 %rd25, %rd52, %rd53;
ld.global.u8 %rs1, [%rd21];
setp.eq.s16	%p14, %rs1, 0;
@%p14 bra BB37_18;

ld.global.u64 %rd54, [%rd25];
add.s64 %rd55, %rd12, %rd54;
ld.global.u8 %rs2, [%rd55];
st.global.u8 [%rd17], %rs2;

BB37_18:
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r92, %r69, %r43, %r9;
setp.lt.u32	%p15, %r92, %r39;
@%p15 bra BB37_8;

BB37_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<34>;


ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd21, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd22, %r3;
add.s64 %rd33, %rd21, %rd22;
setp.ge.u64	%p1, %rd33, %rd19;
@%p1 bra BB38_5;

cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd7, %rd17;
cvta.to.global.u64 %rd9, %rd20;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd23, %r4;
mul.lo.s64 %rd10, %rd23, %rd1;

BB38_2:
mul.lo.s64 %rd24, %rd33, %rd16;
add.s64 %rd25, %rd5, %rd24;
ld.global.u8 %rs1, [%rd25];
setp.eq.s16	%p2, %rs1, 0;
@%p2 bra BB38_4;

mul.lo.s64 %rd26, %rd33, %rd14;
add.s64 %rd27, %rd3, %rd26;
mul.lo.s64 %rd28, %rd33, %rd18;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd7, %rd29;
ld.global.u64 %rd31, [%rd30];
add.s64 %rd32, %rd9, %rd31;
ld.global.u8 %rs2, [%rd32];
st.global.u8 [%rd27], %rs2;

BB38_4:
add.s64 %rd33, %rd10, %rd33;
setp.lt.u64	%p3, %rd33, %rd19;
@%p3 bra BB38_2;

BB38_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot39[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<3>;
.reg .b32 %r<45>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot39;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd68, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd69, [_Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorMaskedCopyOpIhhlEhhlmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd70, %SP, 416;
cvta.to.local.u64 %rd3, %rd70;
add.u64 %rd71, %SP, 832;
cvta.to.local.u64 %rd4, %rd71;
add.u64 %rd72, %SP, 0;
cvta.to.local.u64 %rd5, %rd72;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB39_2;

BB39_1:
mul.wide.s32 %rd73, %r39, 8;
add.s64 %rd74, %rd6, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd3, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB39_1;

BB39_2:
mov.u32 %r40, 0;
@%p1 bra BB39_4;

BB39_3:
mul.wide.s32 %rd77, %r40, 8;
add.s64 %rd78, %rd1, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd4, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB39_3;

BB39_4:
mov.u32 %r41, 0;
@%p1 bra BB39_6;

BB39_5:
mul.wide.s32 %rd81, %r41, 8;
add.s64 %rd82, %rd2, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd5, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB39_5;

BB39_6:
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd85, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd86, %r23;
add.s64 %rd154, %rd85, %rd86;
setp.ge.u64	%p7, %rd154, %rd68;
@%p7 bra BB39_28;

cvta.to.global.u64 %rd13, %rd69;
ld.local.u32 %r24, [%rd3+408];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd87, %r24, 8;
add.s64 %rd14, %rd3, %rd87;

BB39_8:
mov.u64 %rd133, %rd154;
mov.u64 %rd15, %rd133;
mov.u64 %rd127, %rd14;
mov.u64 %rd89, 0;
mov.u64 %rd165, %rd89;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd151, %rd15;
mov.u64 %rd152, %rd15;
mov.u64 %rd164, %rd89;
@%p8 bra BB39_13;

BB39_9:
mov.u64 %rd18, %rd152;
mov.u32 %r8, %r42;
ld.local.u64 %rd21, [%rd127];
or.b64 %rd90, %rd18, %rd21;
and.b64 %rd91, %rd90, -4294967296;
setp.eq.s64	%p9, %rd91, 0;
@%p9 bra BB39_11;
bra.uni BB39_10;

BB39_11:
cvt.u32.u64	%r25, %rd21;
cvt.u32.u64	%r26, %rd18;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd153, %r27;
cvt.u64.u32	%rd128, %r28;
bra.uni BB39_12;

BB39_10:
div.u64 %rd153, %rd18, %rd21;
rem.u64 %rd128, %rd18, %rd21;

BB39_12:
mov.u64 %rd26, %rd153;
ld.local.u64 %rd92, [%rd127+200];
mul.lo.s64 %rd93, %rd92, %rd128;
add.s64 %rd165, %rd93, %rd165;
add.s64 %rd127, %rd127, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r42, %r9;
mov.u64 %rd151, %rd26;
mov.u64 %rd152, %rd26;
mov.u64 %rd155, %rd165;
mov.u64 %rd164, %rd155;
@%p10 bra BB39_9;

BB39_13:
mov.u64 %rd31, %rd164;
ld.local.u64 %rd95, [%rd3+208];
mul.lo.s64 %rd96, %rd95, %rd151;
add.s64 %rd97, %rd96, %rd31;
ld.local.u64 %rd98, [%rd3];
cvta.to.global.u64 %rd99, %rd98;
add.s64 %rd32, %rd99, %rd97;
ld.local.u32 %r10, [%rd4+408];
add.s32 %r43, %r10, -1;
setp.lt.s32	%p11, %r43, 1;
mov.u64 %rd148, %rd15;
mov.u64 %rd162, %rd89;
@%p11 bra BB39_19;

mul.wide.s32 %rd101, %r10, 8;
add.s64 %rd129, %rd4, %rd101;
mov.u64 %rd163, 0;
mov.u64 %rd149, %rd15;

BB39_15:
ld.local.u64 %rd38, [%rd129];
or.b64 %rd102, %rd149, %rd38;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB39_17;
bra.uni BB39_16;

BB39_17:
cvt.u32.u64	%r29, %rd38;
cvt.u32.u64	%r30, %rd149;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd150, %r31;
cvt.u64.u32	%rd130, %r32;
bra.uni BB39_18;

BB39_16:
div.u64 %rd150, %rd149, %rd38;
rem.u64 %rd130, %rd149, %rd38;

BB39_18:
mov.u64 %rd149, %rd150;
ld.local.u64 %rd104, [%rd129+200];
mul.lo.s64 %rd105, %rd104, %rd130;
add.s64 %rd163, %rd105, %rd163;
add.s64 %rd129, %rd129, -8;
add.s32 %r43, %r43, -1;
setp.gt.s32	%p13, %r43, 0;
mov.u64 %rd148, %rd149;
mov.u64 %rd162, %rd163;
@%p13 bra BB39_15;

BB39_19:
ld.local.u64 %rd107, [%rd4+208];
mul.lo.s64 %rd108, %rd107, %rd148;
add.s64 %rd109, %rd108, %rd162;
ld.local.u64 %rd110, [%rd4];
cvta.to.global.u64 %rd111, %rd110;
add.s64 %rd49, %rd111, %rd109;
ld.local.u32 %r14, [%rd5+408];
add.s32 %r44, %r14, -1;
setp.lt.s32	%p14, %r44, 1;
mov.u64 %rd145, %rd15;
mov.u64 %rd160, %rd89;
@%p14 bra BB39_25;

mul.wide.s32 %rd113, %r14, 8;
add.s64 %rd131, %rd5, %rd113;
mov.u64 %rd161, 0;
mov.u64 %rd146, %rd15;

BB39_21:
ld.local.u64 %rd55, [%rd131];
or.b64 %rd114, %rd146, %rd55;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB39_23;
bra.uni BB39_22;

BB39_23:
cvt.u32.u64	%r33, %rd55;
cvt.u32.u64	%r34, %rd146;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd147, %r35;
cvt.u64.u32	%rd132, %r36;
bra.uni BB39_24;

BB39_22:
div.u64 %rd147, %rd146, %rd55;
rem.u64 %rd132, %rd146, %rd55;

BB39_24:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd116, [%rd131+200];
mul.lo.s64 %rd117, %rd116, %rd132;
add.s64 %rd161, %rd117, %rd161;
add.s64 %rd131, %rd131, -8;
add.s32 %r44, %r44, -1;
setp.gt.s32	%p16, %r44, 0;
mov.u64 %rd145, %rd146;
mov.u64 %rd160, %rd161;
@%p16 bra BB39_21;

BB39_25:
ld.local.u64 %rd118, [%rd5+208];
mul.lo.s64 %rd119, %rd118, %rd145;
add.s64 %rd120, %rd119, %rd160;
ld.local.u64 %rd121, [%rd5];
cvta.to.global.u64 %rd122, %rd121;
shl.b64 %rd123, %rd120, 3;
add.s64 %rd66, %rd122, %rd123;
ld.global.u8 %rs1, [%rd49];
setp.eq.s16	%p17, %rs1, 0;
@%p17 bra BB39_27;

ld.global.u64 %rd124, [%rd66];
add.s64 %rd125, %rd13, %rd124;
ld.global.u8 %rs2, [%rd125];
st.global.u8 [%rd32], %rs2;

BB39_27:
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd126, %r37, %r22;
add.s64 %rd154, %rd126, %rd15;
setp.lt.u64	%p18, %rd154, %rd68;
@%p18 bra BB39_8;

BB39_28:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<27>;
.reg .b32 %r<20>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB40_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB40_2:
mul.lo.s32 %r16, %r19, %r9;
cvt.u64.u32	%rd9, %r16;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs25, [%rd10];
setp.eq.s16	%p2, %rs25, 0;
@%p2 bra BB40_4;

mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd11, %r17, 8;
add.s64 %rd12, %rd2, %rd11;
mul.lo.s32 %r18, %r19, %r11;
cvt.u64.u32	%rd13, %r18;
add.s64 %rd14, %rd3, %rd13;
ld.global.u8 %rs26, [%rd14];
ld.global.u64 %rd15, [%rd12];
add.s64 %rd16, %rd4, %rd15;
st.global.u8 [%rd16], %rs26;

BB40_4:
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB40_2;

BB40_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB41_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd7;

BB41_2:
mul.lo.s32 %r33, %r44, %r11;
cvt.u64.u32	%rd9, %r33;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB41_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
cvt.u64.u32	%rd11, %r40;
add.s64 %rd12, %rd4, %rd11;
ld.global.u8 %rs18, [%rd12];
mul.lo.s32 %r41, %r44, %r12;
mul.wide.u32 %rd13, %r41, 8;
add.s64 %rd14, %rd2, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd3, %rd15;
st.global.u8 [%rd16], %rs18;

BB41_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB41_2;

BB41_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot42[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot42;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB42_2;

BB42_1:
mul.wide.s32 %rd16, %r36, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB42_1;

BB42_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB42_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd7, %rd1, %rd20;

BB42_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB42_6;

BB42_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd30+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd30+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd30, %rd30, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB42_5;

BB42_6:
mul.lo.s32 %r30, %r7, %r17;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r32;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs17, [%rd22];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB42_8;

ld.global.u8 %rs18, [%rd11];
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd26, %r33, 8;
add.s64 %rd27, %rd5, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd6, %rd28;
st.global.u8 [%rd29], %rs18;

BB42_8:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB42_4;

BB42_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB43_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd6;

BB43_2:
mul.lo.s32 %r33, %r44, %r11;
cvt.u64.u32	%rd9, %r33;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB43_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd11, %r40, 8;
add.s64 %rd12, %rd4, %rd11;
mul.lo.s32 %r41, %r44, %r20;
cvt.u64.u32	%rd13, %r41;
add.s64 %rd14, %rd2, %rd13;
ld.global.u8 %rs18, [%rd14];
ld.global.u64 %rd15, [%rd12];
add.s64 %rd16, %rd3, %rd15;
st.global.u8 [%rd16], %rs18;

BB43_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB43_2;

BB43_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB44_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB44_2:
mul.lo.s32 %r52, %r69, %r15;
cvt.u64.u32	%rd9, %r52;
add.s64 %rd10, %rd1, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB44_4;

mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd11, %r59, 8;
add.s64 %rd12, %rd3, %rd11;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
cvt.u64.u32	%rd13, %r66;
add.s64 %rd14, %rd4, %rd13;
ld.global.u8 %rs10, [%rd14];
ld.global.u64 %rd15, [%rd12];
add.s64 %rd16, %rd2, %rd15;
st.global.u8 [%rd16], %rs10;

BB44_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB44_2;

BB44_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot45;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB45_9;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd21, %r44, 4;
add.s64 %rd7, %rd1, %rd21;

BB45_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB45_5;

BB45_6:
mul.lo.s32 %r50, %r11, %r22;
cvt.u64.u32	%rd22, %r50;
add.s64 %rd23, %rd4, %rd22;
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd24, %r56, 8;
add.s64 %rd11, %rd6, %rd24;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r66, %r70;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r58;
add.s64 %rd12, %rd26, %rd27;
ld.global.u8 %rs9, [%rd23];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB45_8;

ld.global.u8 %rs10, [%rd12];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB45_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB45_4;

BB45_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot46[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot46;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd16, %r36, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB46_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd20, %r24, 4;
add.s64 %rd7, %rd1, %rd20;

BB46_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB46_6;

BB46_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd30+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd30+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd30, %rd30, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB46_5;

BB46_6:
mul.lo.s32 %r30, %r7, %r17;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r32, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs17, [%rd22];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB46_8;

mul.lo.s32 %r33, %r7, %r18;
cvt.u64.u32	%rd26, %r33;
add.s64 %rd27, %rd5, %rd26;
ld.global.u8 %rs18, [%rd27];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd6, %rd28;
st.global.u8 [%rd29], %rs18;

BB46_8:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB46_4;

BB46_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot47;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB47_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd7, %rd1, %rd20;

BB47_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB47_5;

BB47_6:
mul.lo.s32 %r49, %r11, %r21;
cvt.u64.u32	%rd21, %r49;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r51, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs9, [%rd22];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB47_8;

mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
cvt.u64.u32	%rd26, %r58;
add.s64 %rd27, %rd6, %rd26;
ld.global.u8 %rs10, [%rd27];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB47_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB47_4;

BB47_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot48[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot48;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r55, 0;
@%p1 bra BB48_4;

BB48_3:
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB48_3;

BB48_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB48_14;

cvta.to.global.u64 %rd8, %rd19;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd31, %r35, 4;
add.s64 %rd10, %rd2, %rd31;

BB48_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB48_8;

BB48_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB48_7;

BB48_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
mul.wide.u32 %rd34, %r43, 8;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB48_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB48_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB48_10;

BB48_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
cvt.u64.u32	%rd38, %r50;
add.s64 %rd18, %rd37, %rd38;
mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd39, %r51;
add.s64 %rd40, %rd8, %rd39;
ld.global.u8 %rs9, [%rd40];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB48_13;

ld.global.u8 %rs10, [%rd18];
ld.global.u64 %rd41, [%rd14];
add.s64 %rd42, %rd9, %rd41;
st.global.u8 [%rd42], %rs10;

BB48_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB48_6;

BB48_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB49_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd5;

BB49_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
cvt.u64.u32	%rd9, %r39;
add.s64 %rd10, %rd4, %rd9;
ld.global.u8 %rs17, [%rd10];
setp.eq.s16	%p2, %rs17, 0;
@%p2 bra BB49_4;

mul.lo.s32 %r40, %r44, %r20;
cvt.u64.u32	%rd11, %r40;
add.s64 %rd12, %rd2, %rd11;
ld.global.u8 %rs18, [%rd12];
mul.lo.s32 %r41, %r44, %r19;
mul.wide.u32 %rd13, %r41, 8;
add.s64 %rd14, %rd1, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd3, %rd15;
st.global.u8 [%rd16], %rs18;

BB49_4:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB49_2;

BB49_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB50_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd5;
cvta.to.global.u64 %rd4, %rd7;

BB50_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
cvt.u64.u32	%rd9, %r58;
add.s64 %rd10, %rd3, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB50_4;

mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
cvt.u64.u32	%rd11, %r65;
add.s64 %rd12, %rd4, %rd11;
ld.global.u8 %rs10, [%rd12];
mul.lo.s32 %r66, %r69, %r23;
mul.wide.u32 %rd13, %r66, 8;
add.s64 %rd14, %rd1, %rd13;
ld.global.u64 %rd15, [%rd14];
add.s64 %rd16, %rd2, %rd15;
st.global.u8 [%rd16], %rs10;

BB50_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB50_2;

BB50_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot51;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB51_9;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd6, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd7, %rd1, %rd20;

BB51_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB51_6;

BB51_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB51_5;

BB51_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd21, %r55;
add.s64 %rd22, %rd6, %rd21;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r57;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs9, [%rd22];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB51_8;

ld.global.u8 %rs10, [%rd11];
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd26, %r58, 8;
add.s64 %rd27, %rd4, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB51_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB51_4;

BB51_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<70>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB52_5;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd5;
cvta.to.global.u64 %rd4, %rd6;

BB52_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
cvt.u64.u32	%rd9, %r58;
add.s64 %rd10, %rd3, %rd9;
ld.global.u8 %rs9, [%rd10];
setp.eq.s16	%p2, %rs9, 0;
@%p2 bra BB52_4;

mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd11, %r65, 8;
add.s64 %rd12, %rd4, %rd11;
mul.lo.s32 %r66, %r69, %r31;
cvt.u64.u32	%rd13, %r66;
add.s64 %rd14, %rd1, %rd13;
ld.global.u8 %rs10, [%rd14];
ld.global.u64 %rd15, [%rd12];
add.s64 %rd16, %rd2, %rd15;
st.global.u8 [%rd16], %rs10;

BB52_4:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB52_2;

BB52_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<95>;
.reg .b64 %rd<17>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB53_5;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB53_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
cvt.u64.u32	%rd9, %r77;
add.s64 %rd10, %rd2, %rd9;
ld.global.u8 %rs1, [%rd10];
setp.eq.s16	%p2, %rs1, 0;
@%p2 bra BB53_4;

mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd11, %r84, 8;
add.s64 %rd12, %rd3, %rd11;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
cvt.u64.u32	%rd13, %r91;
add.s64 %rd14, %rd4, %rd13;
ld.global.u8 %rs2, [%rd14];
ld.global.u64 %rd15, [%rd12];
add.s64 %rd16, %rd1, %rd15;
st.global.u8 [%rd16], %rs2;

BB53_4:
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r94, %r92, %r68, %r94;
setp.lt.u32	%p3, %r94, %r43;
@%p3 bra BB53_2;

BB53_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot54[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot54;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd17, %r86, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB54_9;

cvta.to.global.u64 %rd4, %rd15;
cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
mul.wide.s32 %rd21, %r64, 4;
add.s64 %rd7, %rd1, %rd21;

BB54_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r16, %r15, %r47;
mul.hi.u32 %r17, %r15, %r55;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB54_6;

BB54_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd30+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd30+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd30, %rd30, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB54_5;

BB54_6:
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
cvt.u64.u32	%rd22, %r75;
add.s64 %rd23, %rd5, %rd22;
add.s32 %r76, %r17, %r15;
shr.u32 %r77, %r76, %r56;
mul.lo.s32 %r78, %r77, %r58;
sub.s32 %r79, %r15, %r78;
mul.lo.s32 %r80, %r79, %r54;
mad.lo.s32 %r81, %r53, %r77, %r80;
mul.wide.u32 %rd24, %r81, 8;
add.s64 %rd11, %rd6, %rd24;
ld.local.u32 %r82, [%rd1+108];
mad.lo.s32 %r83, %r82, %r91, %r95;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r83;
add.s64 %rd12, %rd26, %rd27;
ld.global.u8 %rs1, [%rd23];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB54_8;

ld.global.u8 %rs2, [%rd12];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs2;

BB54_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r61, %r15;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB54_4;

BB54_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot55[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot55;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd16, %r61, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB55_9;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd6, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd20, %r44, 4;
add.s64 %rd7, %rd1, %rd20;

BB55_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB55_6;

BB55_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd30+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd30+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB55_5;

BB55_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd21, %r55;
add.s64 %rd22, %rd6, %rd21;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r57, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs9, [%rd22];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB55_8;

mul.lo.s32 %r58, %r11, %r30;
cvt.u64.u32	%rd26, %r58;
add.s64 %rd27, %rd4, %rd26;
ld.global.u8 %rs10, [%rd27];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB55_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB55_4;

BB55_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot56[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot56;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB56_2;

BB56_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB56_1;

BB56_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB56_9;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r63, 4;
add.s64 %rd7, %rd1, %rd20;

BB56_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mul.hi.u32 %r16, %r15, %r46;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB56_6;

BB56_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd30+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd30+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd30, %rd30, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB56_5;

BB56_6:
add.s32 %r69, %r16, %r15;
shr.u32 %r70, %r69, %r47;
mul.lo.s32 %r71, %r70, %r49;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r45;
mad.lo.s32 %r74, %r44, %r70, %r73;
cvt.u64.u32	%rd21, %r74;
add.s64 %rd22, %rd5, %rd21;
ld.local.u32 %r75, [%rd1+108];
mad.lo.s32 %r76, %r75, %r91, %r95;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r76, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.u8 %rs1, [%rd22];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB56_8;

mul.hi.u32 %r77, %r15, %r54;
add.s32 %r78, %r77, %r15;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r15, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
cvt.u64.u32	%rd26, %r83;
add.s64 %rd27, %rd6, %rd26;
ld.global.u8 %rs2, [%rd27];
ld.global.u64 %rd28, [%rd11];
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs2;

BB56_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r60, %r15;
setp.lt.u32	%p7, %r93, %r42;
@%p7 bra BB56_4;

BB56_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot57[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot57;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd24, %r79, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r80, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd28, %r80, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r93, %r52, %r53, %r54;
setp.ge.u32	%p5, %r93, %r41;
@%p5 bra BB57_14;

cvta.to.global.u64 %rd8, %rd21;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
mul.wide.s32 %rd32, %r55, 4;
add.s64 %rd10, %rd2, %rd32;

BB57_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mul.hi.u32 %r13, %r12, %r45;
mov.u32 %r57, 0;
mov.u32 %r100, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r57;
@%p6 bra BB57_8;

BB57_7:
mov.u32 %r15, %r92;
mov.u32 %r14, %r81;
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r15, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r100, %r60, %r59, %r100;
div.u32 %r18, %r15, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p7, %r19, 0;
mov.u32 %r81, %r19;
mov.u32 %r91, %r18;
mov.u32 %r92, %r18;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB57_7;

BB57_8:
mov.u32 %r21, %r99;
add.s32 %r62, %r13, %r12;
shr.u32 %r63, %r62, %r46;
mul.lo.s32 %r64, %r63, %r48;
sub.s32 %r65, %r12, %r64;
mul.lo.s32 %r66, %r65, %r44;
mad.lo.s32 %r67, %r43, %r63, %r66;
cvt.u64.u32	%rd33, %r67;
add.s64 %rd14, %rd9, %rd33;
ld.local.u32 %r68, [%rd2+108];
mad.lo.s32 %r69, %r68, %r91, %r21;
ld.local.u64 %rd34, [%rd2];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r69, 8;
add.s64 %rd15, %rd35, %rd36;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r82, %r22, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r57;
@%p8 bra BB57_11;

mul.wide.s32 %rd37, %r22, 4;
add.s64 %rd44, %rd3, %rd37;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB57_10:
ld.local.u32 %r72, [%rd44+4];
rem.u32 %r73, %r90, %r72;
ld.local.u32 %r74, [%rd44+104];
mad.lo.s32 %r98, %r74, %r73, %r98;
div.u32 %r90, %r90, %r72;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB57_10;

BB57_11:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r89, %r97;
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
cvt.u64.u32	%rd40, %r76;
add.s64 %rd19, %rd39, %rd40;
ld.global.u8 %rs1, [%rd14];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB57_13;

ld.global.u8 %rs2, [%rd19];
ld.global.u64 %rd41, [%rd15];
add.s64 %rd42, %rd8, %rd41;
st.global.u8 [%rd42], %rs2;

BB57_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r52, %r12;
setp.lt.u32	%p11, %r93, %r41;
@%p11 bra BB57_6;

BB57_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot58[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot58;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB58_2;

BB58_1:
mul.wide.s32 %rd15, %r36, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB58_1;

BB58_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB58_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd19, %r26, 4;
add.s64 %rd7, %rd1, %rd19;

BB58_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd30, %rd7;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB58_6;

BB58_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd30+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd30+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd30, %rd30, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB58_5;

BB58_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r33;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs17, [%rd23];
setp.eq.s16	%p6, %rs17, 0;
@%p6 bra BB58_8;

mul.lo.s32 %r34, %r9, %r20;
cvt.u64.u32	%rd24, %r34;
add.s64 %rd25, %rd5, %rd24;
ld.global.u8 %rs18, [%rd25];
mul.lo.s32 %r35, %r9, %r19;
mul.wide.u32 %rd26, %r35, 8;
add.s64 %rd27, %rd4, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd6, %rd28;
st.global.u8 [%rd29], %rs18;

BB58_8:
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p7, %r43, %r21;
@%p7 bra BB58_4;

BB58_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot59[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot59;
cvta.local.u64 %SP, %rd31;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB59_2;

BB59_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB59_1;

BB59_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB59_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd7, %rd1, %rd19;

BB59_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB59_6;

BB59_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB59_5;

BB59_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r50;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs9, [%rd23];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB59_8;

mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd24, %r57;
add.s64 %rd25, %rd6, %rd24;
ld.global.u8 %rs10, [%rd25];
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd26, %r58, 8;
add.s64 %rd27, %rd4, %rd26;
ld.global.u64 %rd28, [%rd27];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB59_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB59_4;

BB59_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot60[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot60;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r55, 0;
@%p1 bra BB60_4;

BB60_3:
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB60_3;

BB60_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB60_14;

cvta.to.global.u64 %rd8, %rd19;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd31, %r35, 4;
add.s64 %rd10, %rd2, %rd31;

BB60_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB60_8;

BB60_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB60_7;

BB60_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r43;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB60_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB60_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB60_10;

BB60_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
cvt.u64.u32	%rd38, %r50;
add.s64 %rd18, %rd37, %rd38;
ld.global.u8 %rs9, [%rd14];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB60_13;

ld.global.u8 %rs10, [%rd18];
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd39, %r51, 8;
add.s64 %rd40, %rd8, %rd39;
ld.global.u64 %rd41, [%rd40];
add.s64 %rd42, %rd9, %rd41;
st.global.u8 [%rd42], %rs10;

BB60_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB60_6;

BB60_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot61[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<72>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot61;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB61_2;

BB61_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB61_1;

BB61_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB61_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd6, %rd11;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd7, %rd1, %rd19;

BB61_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd30, %rd7;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB61_6;

BB61_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB61_5;

BB61_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r50;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs9, [%rd23];
setp.eq.s16	%p6, %rs9, 0;
@%p6 bra BB61_8;

mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd24, %r57, 8;
add.s64 %rd25, %rd6, %rd24;
mul.lo.s32 %r58, %r11, %r29;
cvt.u64.u32	%rd26, %r58;
add.s64 %rd27, %rd4, %rd26;
ld.global.u8 %rs10, [%rd27];
ld.global.u64 %rd28, [%rd25];
add.s64 %rd29, %rd5, %rd28;
st.global.u8 [%rd29], %rs10;

BB61_8:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB61_4;

BB61_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot62[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<97>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot62;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB62_2;

BB62_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB62_1;

BB62_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r93, %r59, %r60, %r61;
setp.ge.u32	%p3, %r93, %r41;
@%p3 bra BB62_9;

cvta.to.global.u64 %rd4, %rd13;
ld.local.u32 %r62, [%rd1+208];
add.s32 %r14, %r62, -1;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r62, 4;
add.s64 %rd7, %rd1, %rd19;

BB62_4:
mov.u32 %r88, %r93;
mov.u32 %r15, %r88;
mov.u64 %rd30, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r15;
mov.u32 %r92, %r15;
@%p4 bra BB62_6;

BB62_5:
mov.u32 %r17, %r92;
mov.u32 %r16, %r87;
ld.local.u32 %r65, [%rd30+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd30+104];
mad.lo.s32 %r96, %r67, %r66, %r96;
div.u32 %r20, %r17, %r65;
add.s64 %rd30, %rd30, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p5, %r21, 0;
mov.u32 %r87, %r21;
mov.u32 %r91, %r20;
mov.u32 %r92, %r20;
mov.u32 %r95, %r96;
@%p5 bra BB62_5;

BB62_6:
ld.local.u32 %r68, [%rd1+108];
mad.lo.s32 %r69, %r68, %r91, %r95;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
cvt.u64.u32	%rd22, %r69;
add.s64 %rd23, %rd21, %rd22;
ld.global.u8 %rs1, [%rd23];
setp.eq.s16	%p6, %rs1, 0;
@%p6 bra BB62_8;

mul.hi.u32 %r70, %r15, %r45;
add.s32 %r71, %r70, %r15;
shr.u32 %r72, %r71, %r46;
mul.lo.s32 %r73, %r72, %r48;
sub.s32 %r74, %r15, %r73;
mul.lo.s32 %r75, %r74, %r44;
mad.lo.s32 %r76, %r43, %r72, %r75;
mul.wide.u32 %rd24, %r76, 8;
add.s64 %rd25, %rd5, %rd24;
mul.hi.u32 %r77, %r15, %r53;
add.s32 %r78, %r77, %r15;
shr.u32 %r79, %r78, %r54;
mul.lo.s32 %r80, %r79, %r56;
sub.s32 %r81, %r15, %r80;
mul.lo.s32 %r82, %r81, %r52;
mad.lo.s32 %r83, %r51, %r79, %r82;
cvt.u64.u32	%rd26, %r83;
add.s64 %rd27, %rd6, %rd26;
ld.global.u8 %rs2, [%rd27];
ld.global.u64 %rd28, [%rd25];
add.s64 %rd29, %rd4, %rd28;
st.global.u8 [%rd29], %rs2;

BB62_8:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r59, %r15;
setp.lt.u32	%p7, %r93, %r41;
@%p7 bra BB62_4;

BB62_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot63[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot63;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd24, %r79, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r80, 0;
@%p1 bra BB63_4;

BB63_3:
mul.wide.s32 %rd28, %r80, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB63_3;

BB63_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r93, %r52, %r53, %r54;
setp.ge.u32	%p5, %r93, %r41;
@%p5 bra BB63_14;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
cvta.to.global.u64 %rd9, %rd20;
mul.wide.s32 %rd32, %r55, 4;
add.s64 %rd10, %rd2, %rd32;

BB63_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mov.u32 %r57, 0;
mov.u32 %r100, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r57;
@%p6 bra BB63_8;

BB63_7:
mov.u32 %r14, %r92;
mov.u32 %r13, %r81;
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r14, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r100, %r60, %r59, %r100;
div.u32 %r17, %r14, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r81, %r18;
mov.u32 %r91, %r17;
mov.u32 %r92, %r17;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB63_7;

BB63_8:
mov.u32 %r20, %r99;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r91, %r20;
ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
cvt.u64.u32	%rd35, %r63;
add.s64 %rd14, %rd34, %rd35;
mul.hi.u32 %r21, %r12, %r45;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r82, %r22, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r57;
@%p8 bra BB63_11;

mul.wide.s32 %rd36, %r22, 4;
add.s64 %rd44, %rd3, %rd36;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB63_10:
ld.local.u32 %r66, [%rd44+4];
rem.u32 %r67, %r90, %r66;
ld.local.u32 %r68, [%rd44+104];
mad.lo.s32 %r98, %r68, %r67, %r98;
div.u32 %r90, %r90, %r66;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB63_10;

BB63_11:
add.s32 %r69, %r21, %r12;
shr.u32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r48;
sub.s32 %r72, %r12, %r71;
mul.lo.s32 %r73, %r72, %r44;
mad.lo.s32 %r74, %r43, %r70, %r73;
mul.wide.u32 %rd37, %r74, 8;
add.s64 %rd18, %rd9, %rd37;
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r89, %r97;
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
cvt.u64.u32	%rd40, %r76;
add.s64 %rd19, %rd39, %rd40;
ld.global.u8 %rs1, [%rd14];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB63_13;

ld.global.u8 %rs2, [%rd19];
ld.global.u64 %rd41, [%rd18];
add.s64 %rd42, %rd8, %rd41;
st.global.u8 [%rd42], %rs2;

BB63_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r52, %r12;
setp.lt.u32	%p11, %r93, %r41;
@%p11 bra BB63_6;

BB63_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot64[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot64;
cvta.local.u64 %SP, %rd45;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd23, %r54, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r55, 0;
@%p1 bra BB64_4;

BB64_3:
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB64_3;

BB64_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB64_14;

cvta.to.global.u64 %rd8, %rd19;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd31, %r35, 4;
add.s64 %rd10, %rd2, %rd31;

BB64_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd43, %rd10;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB64_8;

BB64_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd43+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd43+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd43, %rd43, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB64_7;

BB64_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r43;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB64_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB64_10:
ld.local.u32 %r46, [%rd44+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd44+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd44, %rd44, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB64_10;

BB64_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r50, 8;
add.s64 %rd18, %rd37, %rd38;
ld.global.u8 %rs9, [%rd14];
setp.eq.s16	%p10, %rs9, 0;
@%p10 bra BB64_13;

mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd39, %r51;
add.s64 %rd40, %rd8, %rd39;
ld.global.u8 %rs10, [%rd40];
ld.global.u64 %rd41, [%rd18];
add.s64 %rd42, %rd9, %rd41;
st.global.u8 [%rd42], %rs10;

BB64_13:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB64_6;

BB64_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot65[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<101>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot65;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd23, %r79, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r80, 0;
@%p1 bra BB65_4;

BB65_3:
mul.wide.s32 %rd27, %r80, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB65_3;

BB65_4:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r93, %r51, %r52, %r53;
setp.ge.u32	%p5, %r93, %r40;
@%p5 bra BB65_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r54, [%rd2+208];
add.s32 %r11, %r54, -1;
cvta.to.global.u64 %rd9, %rd19;
mul.wide.s32 %rd31, %r54, 4;
add.s64 %rd10, %rd2, %rd31;

BB65_6:
mov.u32 %r83, %r93;
mov.u32 %r12, %r83;
mov.u64 %rd43, %rd10;
mov.u32 %r56, 0;
mov.u32 %r100, %r56;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r81, %r11;
mov.u32 %r91, %r12;
mov.u32 %r92, %r12;
mov.u32 %r99, %r56;
@%p6 bra BB65_8;

BB65_7:
mov.u32 %r14, %r92;
mov.u32 %r13, %r81;
ld.local.u32 %r57, [%rd43+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd43+104];
mad.lo.s32 %r100, %r59, %r58, %r100;
div.u32 %r17, %r14, %r57;
add.s64 %rd43, %rd43, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r81, %r18;
mov.u32 %r91, %r17;
mov.u32 %r92, %r17;
mov.u32 %r94, %r100;
mov.u32 %r99, %r94;
@%p7 bra BB65_7;

BB65_8:
mov.u32 %r20, %r99;
ld.local.u32 %r61, [%rd2+108];
mad.lo.s32 %r62, %r61, %r91, %r20;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
cvt.u64.u32	%rd34, %r62;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r21, [%rd3+208];
add.s32 %r82, %r21, -1;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r89, %r12;
mov.u32 %r97, %r56;
@%p8 bra BB65_11;

mul.wide.s32 %rd35, %r21, 4;
add.s64 %rd44, %rd3, %rd35;
mov.u32 %r98, 0;
mov.u32 %r90, %r12;

BB65_10:
ld.local.u32 %r65, [%rd44+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd44+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r90, %r90, %r65;
add.s64 %rd44, %rd44, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p9, %r82, 0;
mov.u32 %r89, %r90;
mov.u32 %r97, %r98;
@%p9 bra BB65_10;

BB65_11:
ld.local.u32 %r68, [%rd3+108];
mad.lo.s32 %r69, %r68, %r89, %r97;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r69, 8;
add.s64 %rd18, %rd37, %rd38;
ld.global.u8 %rs1, [%rd14];
setp.eq.s16	%p10, %rs1, 0;
@%p10 bra BB65_13;

mul.hi.u32 %r70, %r12, %r44;
add.s32 %r71, %r70, %r12;
shr.u32 %r72, %r71, %r45;
mul.lo.s32 %r73, %r72, %r47;
sub.s32 %r74, %r12, %r73;
mul.lo.s32 %r75, %r74, %r43;
mad.lo.s32 %r76, %r42, %r72, %r75;
cvt.u64.u32	%rd39, %r76;
add.s64 %rd40, %rd9, %rd39;
ld.global.u8 %rs2, [%rd40];
ld.global.u64 %rd41, [%rd18];
add.s64 %rd42, %rd8, %rd41;
st.global.u8 [%rd42], %rs2;

BB65_13:
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r93, %r77, %r51, %r12;
setp.lt.u32	%p11, %r93, %r40;
@%p11 bra BB65_6;

BB65_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot66[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<3>;
.reg .b32 %r<104>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot66;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd27, %SP, 216;
cvta.to.local.u64 %rd3, %rd27;
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd4, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd5, %rd29;
mov.u32 %r71, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd30, %r71, 8;
add.s64 %rd31, %rd6, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p2, %r71, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r72, 0;
@%p1 bra BB66_4;

BB66_3:
mul.wide.s32 %rd34, %r72, 8;
add.s64 %rd35, %rd1, %rd34;
ld.param.u64 %rd36, [%rd35];
add.s64 %rd37, %rd4, %rd34;
st.local.u64 [%rd37], %rd36;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p4, %r72, 27;
@%p4 bra BB66_3;

BB66_4:
mov.u32 %r73, 0;
@%p1 bra BB66_6;

BB66_5:
mul.wide.s32 %rd38, %r73, 8;
add.s64 %rd39, %rd2, %rd38;
ld.param.u64 %rd40, [%rd39];
add.s64 %rd41, %rd5, %rd38;
st.local.u64 [%rd41], %rd40;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p6, %r73, 27;
@%p6 bra BB66_5;

BB66_6:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r92, %r43, %r44, %r45;
setp.ge.u32	%p7, %r92, %r39;
@%p7 bra BB66_19;

cvta.to.global.u64 %rd12, %rd26;
ld.local.u32 %r46, [%rd3+208];
add.s32 %r8, %r46, -1;
mul.wide.s32 %rd42, %r46, 4;
add.s64 %rd13, %rd3, %rd42;

BB66_8:
mov.u32 %r77, %r92;
mov.u32 %r9, %r77;
mov.u64 %rd56, %rd13;
mov.u32 %r48, 0;
mov.u32 %r103, %r48;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r74, %r8;
mov.u32 %r90, %r9;
mov.u32 %r91, %r9;
mov.u32 %r102, %r48;
@%p8 bra BB66_10;

BB66_9:
mov.u32 %r11, %r91;
mov.u32 %r10, %r74;
ld.local.u32 %r49, [%rd56+4];
rem.u32 %r50, %r11, %r49;
ld.local.u32 %r51, [%rd56+104];
mad.lo.s32 %r103, %r51, %r50, %r103;
div.u32 %r14, %r11, %r49;
add.s64 %rd56, %rd56, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r74, %r15;
mov.u32 %r90, %r14;
mov.u32 %r91, %r14;
mov.u32 %r93, %r103;
mov.u32 %r102, %r93;
@%p9 bra BB66_9;

BB66_10:
mov.u32 %r17, %r102;
ld.local.u32 %r53, [%rd3+108];
mad.lo.s32 %r54, %r53, %r90, %r17;
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd44, %rd43;
cvt.u64.u32	%rd45, %r54;
add.s64 %rd17, %rd44, %rd45;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r75, %r18, -1;
setp.lt.s32	%p10, %r75, 1;
mov.u32 %r88, %r9;
mov.u32 %r100, %r48;
@%p10 bra BB66_13;

mul.wide.s32 %rd46, %r18, 4;
add.s64 %rd57, %rd4, %rd46;
mov.u32 %r101, 0;
mov.u32 %r89, %r9;

BB66_12:
ld.local.u32 %r56, [%rd57+4];
rem.u32 %r57, %r89, %r56;
ld.local.u32 %r58, [%rd57+104];
mad.lo.s32 %r101, %r58, %r57, %r101;
div.u32 %r89, %r89, %r56;
add.s64 %rd57, %rd57, -4;
add.s32 %r75, %r75, -1;
setp.gt.s32	%p11, %r75, 0;
mov.u32 %r88, %r89;
mov.u32 %r100, %r101;
@%p11 bra BB66_12;

BB66_13:
ld.local.u32 %r60, [%rd4+108];
mad.lo.s32 %r61, %r60, %r88, %r100;
ld.local.u64 %rd47, [%rd4];
cvta.to.global.u64 %rd48, %rd47;
mul.wide.u32 %rd49, %r61, 8;
add.s64 %rd21, %rd48, %rd49;
ld.local.u32 %r28, [%rd5+208];
add.s32 %r76, %r28, -1;
setp.lt.s32	%p12, %r76, 1;
mov.u32 %r86, %r9;
mov.u32 %r98, %r48;
@%p12 bra BB66_16;

mul.wide.s32 %rd50, %r28, 4;
add.s64 %rd58, %rd5, %rd50;
mov.u32 %r99, 0;
mov.u32 %r87, %r9;

BB66_15:
ld.local.u32 %r64, [%rd58+4];
rem.u32 %r65, %r87, %r64;
ld.local.u32 %r66, [%rd58+104];
mad.lo.s32 %r99, %r66, %r65, %r99;
div.u32 %r87, %r87, %r64;
add.s64 %rd58, %rd58, -4;
add.s32 %r76, %r76, -1;
setp.gt.s32	%p13, %r76, 0;
mov.u32 %r86, %r87;
mov.u32 %r98, %r99;
@%p13 bra BB66_15;

BB66_16:
ld.local.u32 %r67, [%rd5+108];
mad.lo.s32 %r68, %r67, %r86, %r98;
ld.local.u64 %rd51, [%rd5];
cvta.to.global.u64 %rd52, %rd51;
cvt.u64.u32	%rd53, %r68;
add.s64 %rd25, %rd52, %rd53;
ld.global.u8 %rs1, [%rd17];
setp.eq.s16	%p14, %rs1, 0;
@%p14 bra BB66_18;

ld.global.u8 %rs2, [%rd25];
ld.global.u64 %rd54, [%rd21];
add.s64 %rd55, %rd12, %rd54;
st.global.u8 [%rd55], %rs2;

BB66_18:
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r92, %r69, %r43, %r9;
setp.lt.u32	%p15, %r92, %r39;
@%p15 bra BB66_8;

BB66_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<34>;


ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd21, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd22, %r3;
add.s64 %rd33, %rd21, %rd22;
setp.ge.u64	%p1, %rd33, %rd19;
@%p1 bra BB67_5;

cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd7, %rd17;
cvta.to.global.u64 %rd9, %rd20;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd23, %r4;
mul.lo.s64 %rd10, %rd23, %rd1;

BB67_2:
mul.lo.s64 %rd24, %rd33, %rd14;
add.s64 %rd25, %rd3, %rd24;
ld.global.u8 %rs1, [%rd25];
setp.eq.s16	%p2, %rs1, 0;
@%p2 bra BB67_4;

mul.lo.s64 %rd26, %rd33, %rd16;
shl.b64 %rd27, %rd26, 3;
add.s64 %rd28, %rd5, %rd27;
mul.lo.s64 %rd29, %rd33, %rd18;
add.s64 %rd30, %rd7, %rd29;
ld.global.u8 %rs2, [%rd30];
ld.global.u64 %rd31, [%rd28];
add.s64 %rd32, %rd9, %rd31;
st.global.u8 [%rd32], %rs2;

BB67_4:
add.s64 %rd33, %rd10, %rd33;
setp.lt.u64	%p3, %rd33, %rd19;
@%p3 bra BB67_2;

BB67_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot68[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<3>;
.reg .b32 %r<45>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot68;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd68, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd69, [_Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I20TensorMaskedSelectOpIhhlEhlhmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd70, %SP, 416;
cvta.to.local.u64 %rd3, %rd70;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd4, %rd71;
add.u64 %rd72, %SP, 832;
cvta.to.local.u64 %rd5, %rd72;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB68_2;

BB68_1:
mul.wide.s32 %rd73, %r39, 8;
add.s64 %rd74, %rd6, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd3, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB68_1;

BB68_2:
mov.u32 %r40, 0;
@%p1 bra BB68_4;

BB68_3:
mul.wide.s32 %rd77, %r40, 8;
add.s64 %rd78, %rd1, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd4, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB68_3;

BB68_4:
mov.u32 %r41, 0;
@%p1 bra BB68_6;

BB68_5:
mul.wide.s32 %rd81, %r41, 8;
add.s64 %rd82, %rd2, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd5, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB68_5;

BB68_6:
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd85, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd86, %r23;
add.s64 %rd154, %rd85, %rd86;
setp.ge.u64	%p7, %rd154, %rd68;
@%p7 bra BB68_28;

cvta.to.global.u64 %rd13, %rd69;
ld.local.u32 %r24, [%rd3+408];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd87, %r24, 8;
add.s64 %rd14, %rd3, %rd87;

BB68_8:
mov.u64 %rd133, %rd154;
mov.u64 %rd15, %rd133;
mov.u64 %rd127, %rd14;
mov.u64 %rd89, 0;
mov.u64 %rd165, %rd89;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd151, %rd15;
mov.u64 %rd152, %rd15;
mov.u64 %rd164, %rd89;
@%p8 bra BB68_13;

BB68_9:
mov.u64 %rd18, %rd152;
mov.u32 %r8, %r42;
ld.local.u64 %rd21, [%rd127];
or.b64 %rd90, %rd18, %rd21;
and.b64 %rd91, %rd90, -4294967296;
setp.eq.s64	%p9, %rd91, 0;
@%p9 bra BB68_11;
bra.uni BB68_10;

BB68_11:
cvt.u32.u64	%r25, %rd21;
cvt.u32.u64	%r26, %rd18;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd153, %r27;
cvt.u64.u32	%rd128, %r28;
bra.uni BB68_12;

BB68_10:
div.u64 %rd153, %rd18, %rd21;
rem.u64 %rd128, %rd18, %rd21;

BB68_12:
mov.u64 %rd26, %rd153;
ld.local.u64 %rd92, [%rd127+200];
mul.lo.s64 %rd93, %rd92, %rd128;
add.s64 %rd165, %rd93, %rd165;
add.s64 %rd127, %rd127, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r42, %r9;
mov.u64 %rd151, %rd26;
mov.u64 %rd152, %rd26;
mov.u64 %rd155, %rd165;
mov.u64 %rd164, %rd155;
@%p10 bra BB68_9;

BB68_13:
mov.u64 %rd31, %rd164;
ld.local.u64 %rd95, [%rd3+208];
mul.lo.s64 %rd96, %rd95, %rd151;
add.s64 %rd97, %rd96, %rd31;
ld.local.u64 %rd98, [%rd3];
cvta.to.global.u64 %rd99, %rd98;
add.s64 %rd32, %rd99, %rd97;
ld.local.u32 %r10, [%rd4+408];
add.s32 %r43, %r10, -1;
setp.lt.s32	%p11, %r43, 1;
mov.u64 %rd148, %rd15;
mov.u64 %rd162, %rd89;
@%p11 bra BB68_19;

mul.wide.s32 %rd101, %r10, 8;
add.s64 %rd129, %rd4, %rd101;
mov.u64 %rd163, 0;
mov.u64 %rd149, %rd15;

BB68_15:
ld.local.u64 %rd38, [%rd129];
or.b64 %rd102, %rd149, %rd38;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB68_17;
bra.uni BB68_16;

BB68_17:
cvt.u32.u64	%r29, %rd38;
cvt.u32.u64	%r30, %rd149;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd150, %r31;
cvt.u64.u32	%rd130, %r32;
bra.uni BB68_18;

BB68_16:
div.u64 %rd150, %rd149, %rd38;
rem.u64 %rd130, %rd149, %rd38;

BB68_18:
mov.u64 %rd149, %rd150;
ld.local.u64 %rd104, [%rd129+200];
mul.lo.s64 %rd105, %rd104, %rd130;
add.s64 %rd163, %rd105, %rd163;
add.s64 %rd129, %rd129, -8;
add.s32 %r43, %r43, -1;
setp.gt.s32	%p13, %r43, 0;
mov.u64 %rd148, %rd149;
mov.u64 %rd162, %rd163;
@%p13 bra BB68_15;

BB68_19:
ld.local.u64 %rd107, [%rd4+208];
mul.lo.s64 %rd108, %rd107, %rd148;
add.s64 %rd109, %rd108, %rd162;
ld.local.u64 %rd110, [%rd4];
cvta.to.global.u64 %rd111, %rd110;
shl.b64 %rd112, %rd109, 3;
add.s64 %rd49, %rd111, %rd112;
ld.local.u32 %r14, [%rd5+408];
add.s32 %r44, %r14, -1;
setp.lt.s32	%p14, %r44, 1;
mov.u64 %rd145, %rd15;
mov.u64 %rd160, %rd89;
@%p14 bra BB68_25;

mul.wide.s32 %rd114, %r14, 8;
add.s64 %rd131, %rd5, %rd114;
mov.u64 %rd161, 0;
mov.u64 %rd146, %rd15;

BB68_21:
ld.local.u64 %rd55, [%rd131];
or.b64 %rd115, %rd146, %rd55;
and.b64 %rd116, %rd115, -4294967296;
setp.eq.s64	%p15, %rd116, 0;
@%p15 bra BB68_23;
bra.uni BB68_22;

BB68_23:
cvt.u32.u64	%r33, %rd55;
cvt.u32.u64	%r34, %rd146;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd147, %r35;
cvt.u64.u32	%rd132, %r36;
bra.uni BB68_24;

BB68_22:
div.u64 %rd147, %rd146, %rd55;
rem.u64 %rd132, %rd146, %rd55;

BB68_24:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd117, [%rd131+200];
mul.lo.s64 %rd118, %rd117, %rd132;
add.s64 %rd161, %rd118, %rd161;
add.s64 %rd131, %rd131, -8;
add.s32 %r44, %r44, -1;
setp.gt.s32	%p16, %r44, 0;
mov.u64 %rd145, %rd146;
mov.u64 %rd160, %rd161;
@%p16 bra BB68_21;

BB68_25:
ld.local.u64 %rd119, [%rd5+208];
mul.lo.s64 %rd120, %rd119, %rd145;
add.s64 %rd121, %rd120, %rd160;
ld.local.u64 %rd122, [%rd5];
cvta.to.global.u64 %rd123, %rd122;
add.s64 %rd66, %rd123, %rd121;
ld.global.u8 %rs1, [%rd32];
setp.eq.s16	%p17, %rs1, 0;
@%p17 bra BB68_27;

ld.global.u8 %rs2, [%rd66];
ld.global.u64 %rd124, [%rd49];
add.s64 %rd125, %rd13, %rd124;
st.global.u8 [%rd125], %rs2;

BB68_27:
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd126, %r37, %r22;
add.s64 %rd154, %rd126, %rd15;
setp.lt.u64	%p18, %rd154, %rd68;
@%p18 bra BB68_8;

BB68_28:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0[80]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot69[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<203>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<767>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result;

mov.u64 %rd766, __local_depot69;
cvta.local.u64 %SP, %rd766;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd274, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd273, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd275, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEElSK_lNS_4plusIlEENS_9null_typeESN_SN_SN_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd691, %rd275;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p25, %r1, 0;
mov.u64 %rd277, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd278, %rd277;
setp.eq.s64	%p26, %rd278, 0;
or.pred %p27, %p25, %p26;
@%p27 bra BB69_2;

cvt.s64.s32	%rd279, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r28;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd281, %rd280;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd281;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd279;

BB69_2:
bar.sync 0;
bar.sync 0;
@%p25 bra BB69_23;

ld.shared.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
mov.u64 %rd658, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd665, %rd658;
setp.eq.s64	%p29, %rd2, %rd665;
mov.u64 %rd663, %rd2;
@%p29 bra BB69_7;

mov.u64 %rd664, %rd663;

BB69_5:
mov.u64 %rd660, %rd665;
mov.u64 %rd663, %rd664;
mov.u64 %rd664, %rd660;
ld.shared.u8 %rs23, [%rd658];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd7, [%rd658];
setp.lt.u64	%p32, %rd7, 24576;
or.pred %p33, %p31, %p32;
@!%p33 bra BB69_7;
bra.uni BB69_6;

BB69_6:
shr.u64 %rd284, %rd7, 1;
add.s64 %rd285, %rd658, %rd284;
add.s64 %rd658, %rd285, 16;
add.s64 %rd286, %rd664, %rd284;
add.s64 %rd665, %rd286, 16;
setp.ne.s64	%p34, %rd665, %rd2;
mov.u64 %rd663, %rd664;
@%p34 bra BB69_5;

BB69_7:
setp.eq.s64	%p36, %rd663, %rd2;
mov.pred %p202, 0;
@%p36 bra BB69_9;

ld.u64 %rd288, [%rd663];
shr.u64 %rd289, %rd288, 1;
add.s64 %rd290, %rd663, %rd289;
add.s64 %rd669, %rd290, 16;
setp.ne.s64	%p202, %rd669, %rd2;

BB69_9:
@%p202 bra BB69_15;
bra.uni BB69_10;

BB69_15:
ld.u64 %rd18, [%rd669];
and.b64 %rd305, %rd18, -32;
setp.eq.s64	%p40, %rd305, 24576;
cvt.u16.u64	%rs38, %rd18;
@%p40 bra BB69_18;

add.s64 %rd19, %rd669, 16;
ld.u64 %rd306, [%rd669+12304];
and.b64 %rd307, %rd306, 1;
add.s64 %rd308, %rd18, -24608;
and.b64 %rd309, %rd308, -2;
or.b64 %rd310, %rd307, %rd309;
st.u64 [%rd669+12304], %rd310;
st.u64 [%rd669+12312], %rd669;
cvt.u16.u64	%rs26, %rd308;
or.b16 %rs27, %rs26, 1;
and.b64 %rd311, %rd18, 1;
or.b64 %rd312, %rd311, 24576;
st.u64 [%rd669], %rd312;
st.u8 [%rd669+12304], %rs27;
ld.u64 %rd313, [%rd669+12304];
shr.u64 %rd20, %rd313, 1;
add.s64 %rd314, %rd20, %rd19;
add.s64 %rd315, %rd314, 12304;
ld.shared.u64 %rd316, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd315, %rd316;
cvt.u16.u64	%rs28, %rd18;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB69_18;

add.s64 %rd317, %rd19, 12288;
st.u64 [%rd314+12312], %rd317;
ld.u8 %rs38, [%rd669];

BB69_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd669], %rs29;
bra.uni BB69_19;

BB69_10:
mov.u64 %rd292, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd293, %rd292;
sub.s64 %rd294, %rd2, %rd293;
add.s64 %rd295, %rd294, 12304;
ld.shared.u64 %rd296, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd295, %rd296;
mov.u64 %rd667, -1;
mov.u64 %rd668, %rd2;
@%p37 bra BB69_12;

add.s64 %rd13, %rd2, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd13;
mov.u64 %rd667, %rd13;
mov.u64 %rd668, %rd13;

BB69_12:
mov.u64 %rd14, %rd668;
setp.eq.s64	%p38, %rd667, -1;
@%p38 bra BB69_14;

mov.u64 %rd297, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd298, %rd297;
sub.s64 %rd299, %rd2, %rd298;
add.s64 %rd300, %rd297, %rd299;
ld.shared.u64 %rd301, [%rd300];
and.b64 %rd302, %rd301, 1;
or.b64 %rd303, %rd302, 24576;
st.shared.u64 [%rd300], %rd303;
st.shared.u64 [%rd300+8], %rd663;
mov.u16 %rs25, 0;
st.shared.u8 [%rd300], %rs25;

BB69_14:
mov.u64 %rd669, %rd2;
setp.eq.s64	%p39, %rd2, %rd14;
mov.u64 %rd670, 0;
@%p39 bra BB69_20;

BB69_19:
add.s64 %rd670, %rd669, 16;

BB69_20:
mov.u64 %rd671, %rd670;
setp.ne.s64	%p42, %rd670, 0;
@%p42 bra BB69_22;

mov.u64 %rd319, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd319;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd671, [retval0+0];


	}

BB69_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result], %rd671;

BB69_23:
mov.u64 %rd700, %rd273;
mov.u64 %rd757, %rd276;
shl.b64 %rd320, %rd274, 3;
add.s64 %rd30, %rd273, %rd320;
bar.sync 0;
ld.shared.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd31; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
@%p43 bra BB69_146;

bfe.s64 %rd322, %rd274, 0, 61;
setp.lt.s64	%p44, %rd322, 1;
@%p44 bra BB69_269;

mov.u64 %rd323, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd324, %rd323;
sub.s64 %rd325, %rd31, %rd324;
add.s64 %rd326, %rd323, %rd325;
mov.u64 %rd672, %rd273;
mul.wide.s32 %rd327, %r1, 8;
add.s64 %rd34, %rd326, %rd327;
cvta.to.global.u64 %rd677, %rd273;

BB69_26:
mov.u64 %rd37, %rd757;
mov.u64 %rd695, %rd700;
mov.u64 %rd38, %rd695;
mov.u64 %rd688, %rd691;
mov.u64 %rd40, %rd688;
mov.u64 %rd675, %rd677;
mov.u64 %rd39, %rd675;
mov.u64 %rd36, %rd672;
sub.s64 %rd328, %rd36, %rd30;
shr.u64 %rd329, %rd328, 3;
neg.s64 %rd330, %rd329;
cvt.u32.u64	%r30, %rd330;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 1536;
@%p45 bra BB69_38;
bra.uni BB69_27;

BB69_38:
add.s64 %rd364, %rd39, %rd327;
ld.global.u64 %rd365, [%rd364];
ld.global.u64 %rd366, [%rd364+4096];
ld.global.u64 %rd367, [%rd364+8192];
st.shared.u64 [%rd34], %rd365;
st.shared.u64 [%rd34+4096], %rd366;
st.shared.u64 [%rd34+8192], %rd367;
mov.u64 %rd678, 1536;
bra.uni BB69_39;

BB69_27:
cvt.s64.s32	%rd678, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB69_39;

mov.u64 %rd673, %rd38;
mov.u64 %rd674, %rd326;
mov.u64 %rd676, %rd39;
mov.u64 %rd699, %rd38;

BB69_29:
mov.u64 %rd46, %rd699;
mov.u64 %rd47, %rd676;
mov.u64 %rd45, %rd674;
mov.u64 %rd44, %rd673;
mul.wide.s32 %rd334, %r2, 8;
add.s64 %rd335, %rd38, %rd334;
sub.s64 %rd336, %rd44, %rd335;
shr.s64 %rd337, %rd336, 3;
neg.s64 %rd48, %rd337;
setp.gt.s64	%p47, %rd48, 1535;
@%p47 bra BB69_36;
bra.uni BB69_30;

BB69_36:
add.s64 %rd354, %rd47, %rd327;
ld.global.u64 %rd355, [%rd354];
add.s64 %rd356, %rd45, %rd327;
ld.global.u64 %rd357, [%rd354+4096];
ld.global.u64 %rd358, [%rd354+8192];
st.shared.u64 [%rd356], %rd355;
st.shared.u64 [%rd356+4096], %rd357;
st.shared.u64 [%rd356+8192], %rd358;
bra.uni BB69_37;

BB69_30:
cvt.s64.s32	%rd338, %r1;
setp.ge.s64	%p48, %rd338, %rd48;
@%p48 bra BB69_32;

add.s64 %rd340, %rd47, %rd327;
ld.global.u64 %rd341, [%rd340];
add.s64 %rd342, %rd45, %rd327;
st.shared.u64 [%rd342], %rd341;

BB69_32:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd343, %r32;
setp.ge.s64	%p49, %rd343, %rd48;
@%p49 bra BB69_34;

add.s64 %rd345, %rd47, %rd327;
ld.global.u64 %rd346, [%rd345+4096];
add.s64 %rd347, %rd45, %rd327;
st.shared.u64 [%rd347+4096], %rd346;

BB69_34:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd348, %r33;
setp.ge.s64	%p50, %rd348, %rd48;
@%p50 bra BB69_37;

add.s64 %rd350, %rd47, %rd327;
ld.global.u64 %rd351, [%rd350+8192];
add.s64 %rd352, %rd45, %rd327;
st.shared.u64 [%rd352+8192], %rd351;

BB69_37:
add.s64 %rd50, %rd47, 12288;
add.s64 %rd51, %rd45, 12288;
add.s64 %rd673, %rd46, 12288;
mov.u64 %rd52, %rd673;
sub.s64 %rd361, %rd335, %rd673;
setp.gt.s64	%p51, %rd361, 0;
mov.u64 %rd674, %rd51;
mov.u64 %rd676, %rd50;
mov.u64 %rd699, %rd52;
@%p51 bra BB69_29;

BB69_39:
bar.sync 0;
shl.b64 %rd370, %rd678, 3;
add.s64 %rd58, %rd31, %rd370;
sub.s64 %rd371, %rd58, %rd31;
shr.u64 %rd372, %rd371, 3;
cvt.u32.u64	%r3, %rd372;
cvt.s64.s32	%rd59, %r1;
mul.wide.s32 %rd373, %r1, -3;
add.s64 %rd374, %rd372, %rd373;
cvt.u32.u64	%r34, %rd374;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB69_46;
bra.uni BB69_40;

BB69_46:
add.s64 %rd402, %rd323, %rd325;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd403, %r40, 8;
add.s64 %rd404, %rd402, %rd403;
ld.shared.u64 %rd405, [%rd404];
add.u64 %rd406, %SP, 0;
cvta.to.local.u64 %rd407, %rd406;
ld.shared.u64 %rd408, [%rd404+8];
ld.shared.u64 %rd409, [%rd404+16];
st.local.u64 [%rd407], %rd405;
st.local.u64 [%rd407+8], %rd408;
st.local.u64 [%rd407+16], %rd409;
bra.uni BB69_47;

BB69_40:
add.u64 %rd375, %SP, 0;
cvta.to.local.u64 %rd679, %rd375;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB69_42;

add.s64 %rd379, %rd323, %rd325;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd380, %r37, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381];
cvta.to.local.u64 %rd384, %rd375;
st.local.u64 [%rd384], %rd382;
add.s64 %rd679, %rd384, 8;

BB69_42:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB69_44;

add.s64 %rd388, %rd323, %rd325;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd389, %r38, 8;
add.s64 %rd390, %rd388, %rd389;
ld.shared.u64 %rd391, [%rd390+8];
st.local.u64 [%rd679], %rd391;
add.s64 %rd679, %rd679, 8;

BB69_44:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB69_47;

add.s64 %rd395, %rd323, %rd325;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd396, %r39, 8;
add.s64 %rd397, %rd395, %rd396;
ld.shared.u64 %rd398, [%rd397+16];
st.local.u64 [%rd679], %rd398;

BB69_47:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB69_52;

add.u64 %rd411, %SP, 0;
cvta.to.local.u64 %rd412, %rd411;
ld.local.u64 %rd682, [%rd412];
mul.wide.u32 %rd413, %r5, 8;
add.s64 %rd414, %rd413, 34359738360;
shr.u64 %rd415, %rd414, 3;
cvt.u32.u64	%r6, %rd415;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB69_50;

ld.local.u64 %rd418, [%rd412+8];
add.s64 %rd682, %rd418, %rd682;

BB69_50:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB69_52;

ld.local.u64 %rd421, [%rd412+16];
add.s64 %rd682, %rd421, %rd682;

BB69_52:
bar.sync 0;
@%p56 bra BB69_54;

st.shared.u64 [%rd34], %rd682;

BB69_54:
bar.sync 0;
setp.gt.s32	%p60, %r3, 1535;
mov.u32 %r89, 512;
@%p60 bra BB69_56;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB69_56:
add.s64 %rd683, %rd323, %rd325;
add.s64 %rd70, %rd683, %rd370;
setp.eq.s32	%p61, %r89, 512;
@%p61 bra BB69_102;
bra.uni BB69_57;

BB69_102:
@%p25 bra BB69_104;

ld.shared.u64 %rd440, [%rd683];
add.s64 %rd441, %rd440, %rd37;
st.shared.u64 [%rd683], %rd441;

BB69_104:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd681, [%rd34];
bar.sync 0;
@%p12 bra BB69_106;

ld.shared.u64 %rd442, [%rd34+-8];
add.s64 %rd681, %rd442, %rd681;

BB69_106:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p97, %r1, 2;
@%p97 bra BB69_108;

ld.shared.u64 %rd443, [%rd34+-16];
add.s64 %rd681, %rd443, %rd681;

BB69_108:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p98, %r1, 4;
@%p98 bra BB69_110;

ld.shared.u64 %rd444, [%rd34+-32];
add.s64 %rd681, %rd444, %rd681;

BB69_110:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p99, %r1, 8;
@%p99 bra BB69_112;

ld.shared.u64 %rd445, [%rd34+-64];
add.s64 %rd681, %rd445, %rd681;

BB69_112:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p100, %r1, 16;
@%p100 bra BB69_114;

ld.shared.u64 %rd446, [%rd34+-128];
add.s64 %rd681, %rd446, %rd681;

BB69_114:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p101, %r1, 32;
@%p101 bra BB69_116;

ld.shared.u64 %rd447, [%rd34+-256];
add.s64 %rd681, %rd447, %rd681;

BB69_116:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p102, %r1, 64;
@%p102 bra BB69_118;

ld.shared.u64 %rd448, [%rd34+-512];
add.s64 %rd681, %rd448, %rd681;

BB69_118:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p103, %r1, 128;
@%p103 bra BB69_120;

ld.shared.u64 %rd449, [%rd34+-1024];
add.s64 %rd681, %rd449, %rd681;

BB69_120:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
setp.lt.s32	%p104, %r1, 256;
@%p104 bra BB69_122;

ld.shared.u64 %rd450, [%rd34+-2048];
add.s64 %rd681, %rd450, %rd681;

BB69_122:
bar.sync 0;
st.shared.u64 [%rd34], %rd681;
bar.sync 0;
ld.shared.u64 %rd758, [%rd683+4088];
setp.eq.s32	%p105, %r1, 0;
mov.u64 %rd746, %rd37;
@%p105 bra BB69_124;

ld.shared.u64 %rd746, [%rd34+-8];

BB69_124:
bar.sync 0;
st.shared.u64 [%rd34], %rd746;
bar.sync 0;
bra.uni BB69_125;

BB69_57:
@%p25 bra BB69_59;

ld.shared.u64 %rd424, [%rd683];
add.s64 %rd425, %rd424, %rd37;
st.shared.u64 [%rd683], %rd425;

BB69_59:
setp.ge.s32	%p63, %r1, %r89;
mov.u64 %rd756, %rd37;
@%p63 bra BB69_61;

ld.shared.u64 %rd72, [%rd34];
mov.u64 %rd756, %rd72;

BB69_61:
mov.u64 %rd713, %rd756;
mov.u64 %rd755, %rd713;
bar.sync 0;
setp.le.s32	%p64, %r1, %r89;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB69_63;
bra.uni BB69_62;

BB69_62:
ld.shared.u64 %rd426, [%rd34+-8];
add.s64 %rd755, %rd426, %rd755;

BB69_63:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p63 bra BB69_65;

st.shared.u64 [%rd34], %rd754;

BB69_65:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r89;
and.pred %p69, %p68, %p3;
@!%p69 bra BB69_67;
bra.uni BB69_66;

BB69_66:
ld.shared.u64 %rd427, [%rd34+-16];
add.s64 %rd754, %rd427, %rd754;

BB69_67:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p63 bra BB69_69;

st.shared.u64 [%rd34], %rd753;

BB69_69:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r89;
and.pred %p72, %p71, %p4;
@!%p72 bra BB69_71;
bra.uni BB69_70;

BB69_70:
ld.shared.u64 %rd428, [%rd34+-32];
add.s64 %rd753, %rd428, %rd753;

BB69_71:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p63 bra BB69_73;

st.shared.u64 [%rd34], %rd752;

BB69_73:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r89;
and.pred %p75, %p74, %p5;
@!%p75 bra BB69_75;
bra.uni BB69_74;

BB69_74:
ld.shared.u64 %rd429, [%rd34+-64];
add.s64 %rd752, %rd429, %rd752;

BB69_75:
mov.u64 %rd751, %rd752;
bar.sync 0;
@%p63 bra BB69_77;

st.shared.u64 [%rd34], %rd751;

BB69_77:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r89;
and.pred %p78, %p77, %p6;
@!%p78 bra BB69_79;
bra.uni BB69_78;

BB69_78:
ld.shared.u64 %rd430, [%rd34+-128];
add.s64 %rd751, %rd430, %rd751;

BB69_79:
mov.u64 %rd750, %rd751;
bar.sync 0;
@%p63 bra BB69_81;

st.shared.u64 [%rd34], %rd750;

BB69_81:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r89;
and.pred %p81, %p80, %p7;
@!%p81 bra BB69_83;
bra.uni BB69_82;

BB69_82:
ld.shared.u64 %rd431, [%rd34+-256];
add.s64 %rd750, %rd431, %rd750;

BB69_83:
mov.u64 %rd749, %rd750;
bar.sync 0;
@%p63 bra BB69_85;

st.shared.u64 [%rd34], %rd749;

BB69_85:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r89;
and.pred %p84, %p83, %p8;
@!%p84 bra BB69_87;
bra.uni BB69_86;

BB69_86:
ld.shared.u64 %rd432, [%rd34+-512];
add.s64 %rd749, %rd432, %rd749;

BB69_87:
mov.u64 %rd748, %rd749;
bar.sync 0;
@%p63 bra BB69_89;

st.shared.u64 [%rd34], %rd748;

BB69_89:
setp.gt.s32	%p9, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r89;
and.pred %p87, %p86, %p9;
@!%p87 bra BB69_91;
bra.uni BB69_90;

BB69_90:
ld.shared.u64 %rd433, [%rd34+-1024];
add.s64 %rd748, %rd433, %rd748;

BB69_91:
mov.u64 %rd747, %rd748;
bar.sync 0;
@%p63 bra BB69_93;

st.shared.u64 [%rd34], %rd747;

BB69_93:
setp.gt.s32	%p10, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p89, %r52, %r89;
and.pred %p90, %p89, %p10;
@!%p90 bra BB69_95;
bra.uni BB69_94;

BB69_94:
ld.shared.u64 %rd434, [%rd34+-2048];
add.s64 %rd747, %rd434, %rd747;

BB69_95:
bar.sync 0;
@%p63 bra BB69_97;

st.shared.u64 [%rd34], %rd747;

BB69_97:
setp.lt.s32	%p11, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd438, %r53, 8;
add.s64 %rd439, %rd683, %rd438;
ld.shared.u64 %rd758, [%rd439];
not.pred %p92, %p11;
setp.eq.s32	%p93, %r1, 0;
or.pred %p94, %p93, %p92;
selp.b64	%rd680, %rd37, %rd747, %p11;
@%p94 bra BB69_99;

ld.shared.u64 %rd680, [%rd34+-8];

BB69_99:
bar.sync 0;
@%p63 bra BB69_101;

st.shared.u64 [%rd34], %rd680;

BB69_101:
bar.sync 0;

BB69_125:
mov.u64 %rd757, %rd758;
@%p56 bra BB69_127;

ld.shared.u64 %rd682, [%rd34];

BB69_127:
add.u64 %rd451, %SP, 0;
cvta.to.local.u64 %rd122, %rd451;
bar.sync 0;
mul.wide.s32 %rd452, %r5, 8;
add.s64 %rd124, %rd122, %rd452;
setp.ge.u64	%p107, %rd122, %rd124;
@%p107 bra BB69_129;

add.s64 %rd456, %rd323, %rd325;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd457, %r54, 8;
add.s64 %rd458, %rd456, %rd457;
st.shared.u64 [%rd458], %rd682;
ld.local.u64 %rd461, [%rd122];
add.s64 %rd682, %rd461, %rd682;

BB69_129:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p108, %rd127, %rd124;
@%p108 bra BB69_131;

add.s64 %rd465, %rd323, %rd325;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd466, %r55, 8;
add.s64 %rd467, %rd465, %rd466;
st.shared.u64 [%rd467+8], %rd682;
ld.local.u64 %rd470, [%rd122+8];
add.s64 %rd682, %rd470, %rd682;

BB69_131:
add.s64 %rd471, %rd127, 8;
setp.ge.u64	%p109, %rd471, %rd124;
@%p109 bra BB69_133;

add.s64 %rd475, %rd323, %rd325;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd476, %r56, 8;
add.s64 %rd477, %rd475, %rd476;
st.shared.u64 [%rd477+16], %rd682;

BB69_133:
bar.sync 0;
@%p45 bra BB69_144;
bra.uni BB69_134;

BB69_144:
add.s64 %rd492, %rd40, %rd327;
ld.shared.u64 %rd493, [%rd34];
ld.shared.u64 %rd494, [%rd34+4096];
ld.shared.u64 %rd495, [%rd34+8192];
st.global.u64 [%rd492], %rd493;
st.global.u64 [%rd492+4096], %rd494;
st.global.u64 [%rd492+8192], %rd495;
bra.uni BB69_145;

BB69_134:
mov.u64 %rd684, %rd31;
setp.ge.u64	%p110, %rd683, %rd70;
mov.u64 %rd690, %rd40;
@%p110 bra BB69_145;

BB69_135:
mov.u64 %rd134, %rd690;
sub.s64 %rd135, %rd58, %rd684;
setp.gt.s64	%p111, %rd135, 12280;
shl.b64 %rd481, %rd59, 3;
add.s64 %rd136, %rd683, %rd481;
add.s64 %rd137, %rd134, %rd481;
@%p111 bra BB69_142;
bra.uni BB69_136;

BB69_142:
ld.shared.u64 %rd488, [%rd136];
ld.shared.u64 %rd489, [%rd136+4096];
ld.shared.u64 %rd490, [%rd136+8192];
st.global.u64 [%rd137], %rd488;
st.global.u64 [%rd137+4096], %rd489;
st.global.u64 [%rd137+8192], %rd490;
bra.uni BB69_143;

BB69_136:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p112, %rd59, %rd138;
@%p112 bra BB69_138;

ld.shared.u64 %rd483, [%rd136];
st.global.u64 [%rd137], %rd483;

BB69_138:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd484, %r57;
setp.ge.s64	%p113, %rd484, %rd138;
@%p113 bra BB69_140;

ld.shared.u64 %rd485, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd485;

BB69_140:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd486, %r58;
setp.ge.s64	%p114, %rd486, %rd138;
@%p114 bra BB69_143;

ld.shared.u64 %rd487, [%rd136+8192];
st.global.u64 [%rd137+8192], %rd487;

BB69_143:
add.s64 %rd683, %rd683, 12288;
add.s64 %rd684, %rd684, 12288;
add.s64 %rd141, %rd134, 12288;
setp.lt.u64	%p115, %rd683, %rd70;
mov.u64 %rd690, %rd141;
@%p115 bra BB69_135;

BB69_145:
bar.sync 0;
add.s64 %rd677, %rd39, 12288;
add.s64 %rd691, %rd40, 12288;
add.s64 %rd672, %rd38, 12288;
mov.u64 %rd700, %rd672;
sub.s64 %rd496, %rd30, %rd672;
setp.gt.s64	%p116, %rd496, 0;
@%p116 bra BB69_26;
bra.uni BB69_269;

BB69_146:
bfe.s64 %rd497, %rd274, 0, 61;
setp.lt.s64	%p117, %rd497, 1;
@%p117 bra BB69_269;

mov.u64 %rd686, %rd273;
mul.wide.s32 %rd499, %r1, 8;
add.s64 %rd148, %rd31, %rd499;
cvta.to.global.u64 %rd703, %rd273;
mov.u64 %rd685, 0;
mov.u64 %rd689, %rd691;
mov.u64 %rd698, %rd700;
mov.u64 %rd744, %rd757;

BB69_148:
mov.u64 %rd152, %rd744;
mov.u64 %rd701, %rd703;
mov.u64 %rd154, %rd701;
mov.u64 %rd696, %rd698;
mov.u64 %rd153, %rd696;
mov.u64 %rd151, %rd686;
sub.s64 %rd500, %rd151, %rd30;
shr.u64 %rd501, %rd500, 3;
neg.s64 %rd502, %rd501;
cvt.u32.u64	%r59, %rd502;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p118, %r9, 1536;
@%p118 bra BB69_160;
bra.uni BB69_149;

BB69_160:
mul.wide.s32 %rd532, %r1, 8;
add.s64 %rd533, %rd154, %rd532;
ld.global.u64 %rd534, [%rd533];
st.u64 [%rd148], %rd534;
ld.global.u64 %rd535, [%rd533+4096];
st.u64 [%rd148+4096], %rd535;
ld.global.u64 %rd536, [%rd533+8192];
st.u64 [%rd148+8192], %rd536;
mov.u64 %rd704, 1536;
bra.uni BB69_161;

BB69_149:
cvt.s64.s32	%rd704, %r9;
setp.lt.s32	%p119, %r9, 1;
@%p119 bra BB69_161;

mov.u64 %rd693, %rd31;
mov.u64 %rd692, %rd153;
mov.u64 %rd697, %rd153;
mov.u64 %rd702, %rd154;

BB69_151:
mov.u64 %rd162, %rd702;
mov.u64 %rd161, %rd697;
mov.u64 %rd159, %rd692;
mul.wide.s32 %rd503, %r9, 8;
add.s64 %rd504, %rd153, %rd503;
sub.s64 %rd505, %rd159, %rd504;
shr.s64 %rd506, %rd505, 3;
neg.s64 %rd163, %rd506;
setp.gt.s64	%p120, %rd163, 1535;
@%p120 bra BB69_158;
bra.uni BB69_152;

BB69_158:
add.s64 %rd523, %rd162, %rd499;
ld.global.u64 %rd524, [%rd523];
add.s64 %rd525, %rd693, %rd499;
st.u64 [%rd525], %rd524;
ld.global.u64 %rd526, [%rd523+4096];
st.u64 [%rd525+4096], %rd526;
ld.global.u64 %rd527, [%rd523+8192];
st.u64 [%rd525+8192], %rd527;
bra.uni BB69_159;

BB69_152:
cvt.s64.s32	%rd507, %r1;
setp.ge.s64	%p121, %rd507, %rd163;
@%p121 bra BB69_154;

add.s64 %rd509, %rd162, %rd499;
ld.global.u64 %rd510, [%rd509];
add.s64 %rd511, %rd693, %rd499;
st.u64 [%rd511], %rd510;

BB69_154:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd512, %r61;
setp.ge.s64	%p122, %rd512, %rd163;
@%p122 bra BB69_156;

add.s64 %rd514, %rd162, %rd499;
ld.global.u64 %rd515, [%rd514+4096];
add.s64 %rd516, %rd693, %rd499;
st.u64 [%rd516+4096], %rd515;

BB69_156:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd517, %r62;
setp.ge.s64	%p123, %rd517, %rd163;
@%p123 bra BB69_159;

add.s64 %rd519, %rd162, %rd499;
ld.global.u64 %rd520, [%rd519+8192];
add.s64 %rd521, %rd693, %rd499;
st.u64 [%rd521+8192], %rd520;

BB69_159:
add.s64 %rd165, %rd162, 12288;
add.s64 %rd693, %rd693, 12288;
add.s64 %rd692, %rd161, 12288;
mov.u64 %rd167, %rd692;
sub.s64 %rd530, %rd504, %rd692;
setp.gt.s64	%p124, %rd530, 0;
mov.u64 %rd697, %rd167;
mov.u64 %rd702, %rd165;
@%p124 bra BB69_151;

BB69_161:
bar.sync 0;
shl.b64 %rd537, %rd704, 3;
add.s64 %rd170, %rd31, %rd537;
and.b64 %rd538, %rd704, 2305843009213693951;
cvt.u32.u64	%r10, %rd704;
mul.wide.s32 %rd539, %r1, -3;
add.s64 %rd540, %rd538, %rd539;
cvt.u32.u64	%r63, %rd540;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p125, %r12, 2;
@%p125 bra BB69_168;
bra.uni BB69_162;

BB69_168:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd553, %r69, 8;
add.s64 %rd554, %rd31, %rd553;
ld.u64 %rd555, [%rd554];
add.u64 %rd556, %SP, 0;
cvta.to.local.u64 %rd557, %rd556;
st.local.u64 [%rd557], %rd555;
ld.u64 %rd558, [%rd554+8];
st.local.u64 [%rd557+8], %rd558;
ld.u64 %rd559, [%rd554+16];
st.local.u64 [%rd557+16], %rd559;
bra.uni BB69_169;

BB69_162:
add.u64 %rd541, %SP, 0;
cvta.to.local.u64 %rd705, %rd541;
setp.lt.s32	%p126, %r11, 1;
@%p126 bra BB69_164;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd542, %r66, 8;
add.s64 %rd543, %rd31, %rd542;
ld.u64 %rd544, [%rd543];
cvta.to.local.u64 %rd546, %rd541;
st.local.u64 [%rd546], %rd544;
add.s64 %rd705, %rd546, 8;

BB69_164:
setp.lt.s32	%p127, %r12, 2;
@%p127 bra BB69_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd547, %r67, 8;
add.s64 %rd548, %rd31, %rd547;
ld.u64 %rd549, [%rd548+8];
st.local.u64 [%rd705], %rd549;
add.s64 %rd705, %rd705, 8;

BB69_166:
setp.lt.s32	%p128, %r12, 3;
@%p128 bra BB69_169;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd550, %r68, 8;
add.s64 %rd551, %rd31, %rd550;
ld.u64 %rd552, [%rd551+16];
st.local.u64 [%rd705], %rd552;

BB69_169:
setp.eq.s32	%p129, %r12, 0;
@%p129 bra BB69_174;

add.u64 %rd561, %SP, 0;
cvta.to.local.u64 %rd562, %rd561;
ld.local.u64 %rd759, [%rd562];
mul.wide.u32 %rd563, %r12, 8;
add.s64 %rd564, %rd563, 34359738360;
shr.u64 %rd565, %rd564, 3;
cvt.u32.u64	%r13, %rd565;
setp.lt.s32	%p130, %r13, 1;
@%p130 bra BB69_172;

ld.local.u64 %rd568, [%rd562+8];
add.s64 %rd759, %rd568, %rd759;

BB69_172:
setp.lt.s32	%p131, %r13, 2;
@%p131 bra BB69_174;

ld.local.u64 %rd571, [%rd562+16];
add.s64 %rd759, %rd571, %rd759;

BB69_174:
bar.sync 0;
@%p129 bra BB69_176;

st.u64 [%rd148], %rd759;

BB69_176:
bar.sync 0;
setp.gt.s32	%p133, %r10, 1535;
mov.u32 %r90, 512;
@%p133 bra BB69_178;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB69_178:
setp.eq.s32	%p134, %r90, 512;
@%p134 bra BB69_224;
bra.uni BB69_179;

BB69_224:
@%p25 bra BB69_226;

ld.u64 %rd585, [%rd31];
add.s64 %rd586, %rd585, %rd152;
st.u64 [%rd31], %rd586;

BB69_226:
setp.lt.s32	%p23, %r1, 1;
ld.u64 %rd707, [%rd148];
bar.sync 0;
@%p23 bra BB69_228;

ld.u64 %rd587, [%rd148+-8];
add.s64 %rd707, %rd587, %rd707;

BB69_228:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p170, %r1, 2;
@%p170 bra BB69_230;

ld.u64 %rd588, [%rd148+-16];
add.s64 %rd707, %rd588, %rd707;

BB69_230:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p171, %r1, 4;
@%p171 bra BB69_232;

ld.u64 %rd589, [%rd148+-32];
add.s64 %rd707, %rd589, %rd707;

BB69_232:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p172, %r1, 8;
@%p172 bra BB69_234;

ld.u64 %rd590, [%rd148+-64];
add.s64 %rd707, %rd590, %rd707;

BB69_234:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p173, %r1, 16;
@%p173 bra BB69_236;

ld.u64 %rd591, [%rd148+-128];
add.s64 %rd707, %rd591, %rd707;

BB69_236:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p174, %r1, 32;
@%p174 bra BB69_238;

ld.u64 %rd592, [%rd148+-256];
add.s64 %rd707, %rd592, %rd707;

BB69_238:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p175, %r1, 64;
@%p175 bra BB69_240;

ld.u64 %rd593, [%rd148+-512];
add.s64 %rd707, %rd593, %rd707;

BB69_240:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p176, %r1, 128;
@%p176 bra BB69_242;

ld.u64 %rd594, [%rd148+-1024];
add.s64 %rd707, %rd594, %rd707;

BB69_242:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
setp.lt.s32	%p177, %r1, 256;
@%p177 bra BB69_244;

ld.u64 %rd595, [%rd148+-2048];
add.s64 %rd707, %rd595, %rd707;

BB69_244:
bar.sync 0;
st.u64 [%rd148], %rd707;
bar.sync 0;
ld.u64 %rd745, [%rd31+4088];
setp.eq.s32	%p178, %r1, 0;
mov.u64 %rd733, %rd152;
@%p178 bra BB69_246;

ld.u64 %rd733, [%rd148+-8];

BB69_246:
bar.sync 0;
st.u64 [%rd148], %rd733;
bar.sync 0;
bra.uni BB69_247;

BB69_179:
@%p25 bra BB69_181;

ld.u64 %rd572, [%rd31];
add.s64 %rd573, %rd572, %rd152;
st.u64 [%rd31], %rd573;

BB69_181:
setp.ge.s32	%p136, %r1, %r90;
mov.u64 %rd743, %rd152;
@%p136 bra BB69_183;

ld.u64 %rd182, [%rd148];
mov.u64 %rd743, %rd182;

BB69_183:
mov.u64 %rd724, %rd743;
mov.u64 %rd742, %rd724;
bar.sync 0;
setp.le.s32	%p137, %r1, %r90;
setp.gt.s32	%p138, %r1, 0;
and.pred %p139, %p137, %p138;
@!%p139 bra BB69_185;
bra.uni BB69_184;

BB69_184:
ld.u64 %rd574, [%rd148+-8];
add.s64 %rd742, %rd574, %rd742;

BB69_185:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p136 bra BB69_187;

st.u64 [%rd148], %rd741;

BB69_187:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p141, %r74, %r90;
and.pred %p142, %p141, %p14;
@!%p142 bra BB69_189;
bra.uni BB69_188;

BB69_188:
ld.u64 %rd575, [%rd148+-16];
add.s64 %rd741, %rd575, %rd741;

BB69_189:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p136 bra BB69_191;

st.u64 [%rd148], %rd740;

BB69_191:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p144, %r75, %r90;
and.pred %p145, %p144, %p15;
@!%p145 bra BB69_193;
bra.uni BB69_192;

BB69_192:
ld.u64 %rd576, [%rd148+-32];
add.s64 %rd740, %rd576, %rd740;

BB69_193:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p136 bra BB69_195;

st.u64 [%rd148], %rd739;

BB69_195:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p147, %r76, %r90;
and.pred %p148, %p147, %p16;
@!%p148 bra BB69_197;
bra.uni BB69_196;

BB69_196:
ld.u64 %rd577, [%rd148+-64];
add.s64 %rd739, %rd577, %rd739;

BB69_197:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p136 bra BB69_199;

st.u64 [%rd148], %rd738;

BB69_199:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p150, %r77, %r90;
and.pred %p151, %p150, %p17;
@!%p151 bra BB69_201;
bra.uni BB69_200;

BB69_200:
ld.u64 %rd578, [%rd148+-128];
add.s64 %rd738, %rd578, %rd738;

BB69_201:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p136 bra BB69_203;

st.u64 [%rd148], %rd737;

BB69_203:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p153, %r78, %r90;
and.pred %p154, %p153, %p18;
@!%p154 bra BB69_205;
bra.uni BB69_204;

BB69_204:
ld.u64 %rd579, [%rd148+-256];
add.s64 %rd737, %rd579, %rd737;

BB69_205:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p136 bra BB69_207;

st.u64 [%rd148], %rd736;

BB69_207:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p156, %r79, %r90;
and.pred %p157, %p156, %p19;
@!%p157 bra BB69_209;
bra.uni BB69_208;

BB69_208:
ld.u64 %rd580, [%rd148+-512];
add.s64 %rd736, %rd580, %rd736;

BB69_209:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p136 bra BB69_211;

st.u64 [%rd148], %rd735;

BB69_211:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p159, %r80, %r90;
and.pred %p160, %p159, %p20;
@!%p160 bra BB69_213;
bra.uni BB69_212;

BB69_212:
ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd735, %rd581, %rd735;

BB69_213:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p136 bra BB69_215;

st.u64 [%rd148], %rd734;

BB69_215:
setp.gt.s32	%p21, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p162, %r81, %r90;
and.pred %p163, %p162, %p21;
@!%p163 bra BB69_217;
bra.uni BB69_216;

BB69_216:
ld.u64 %rd582, [%rd148+-2048];
add.s64 %rd734, %rd582, %rd734;

BB69_217:
bar.sync 0;
@%p136 bra BB69_219;

st.u64 [%rd148], %rd734;

BB69_219:
setp.lt.s32	%p22, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd583, %r82, 8;
add.s64 %rd584, %rd31, %rd583;
ld.u64 %rd745, [%rd584];
not.pred %p165, %p22;
setp.eq.s32	%p166, %r1, 0;
or.pred %p167, %p166, %p165;
selp.b64	%rd706, %rd152, %rd734, %p22;
@%p167 bra BB69_221;

ld.u64 %rd706, [%rd148+-8];

BB69_221:
bar.sync 0;
@%p136 bra BB69_223;

st.u64 [%rd148], %rd706;

BB69_223:
bar.sync 0;

BB69_247:
mov.u64 %rd744, %rd745;
@%p129 bra BB69_249;

ld.u64 %rd759, [%rd148];

BB69_249:
add.u64 %rd596, %SP, 0;
cvta.to.local.u64 %rd231, %rd596;
bar.sync 0;
mul.wide.s32 %rd597, %r12, 8;
add.s64 %rd233, %rd231, %rd597;
setp.ge.u64	%p180, %rd231, %rd233;
@%p180 bra BB69_251;

mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd598, %r83, 8;
add.s64 %rd599, %rd31, %rd598;
st.u64 [%rd599], %rd759;
ld.local.u64 %rd602, [%rd231];
add.s64 %rd759, %rd602, %rd759;

BB69_251:
add.s64 %rd236, %rd231, 8;
setp.ge.u64	%p181, %rd236, %rd233;
@%p181 bra BB69_253;

mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd603, %r84, 8;
add.s64 %rd604, %rd31, %rd603;
st.u64 [%rd604+8], %rd759;
ld.local.u64 %rd607, [%rd231+8];
add.s64 %rd759, %rd607, %rd759;

BB69_253:
add.s64 %rd608, %rd236, 8;
setp.ge.u64	%p182, %rd608, %rd233;
@%p182 bra BB69_255;

mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd609, %r85, 8;
add.s64 %rd610, %rd31, %rd609;
st.u64 [%rd610+16], %rd759;

BB69_255:
bar.sync 0;
@%p118 bra BB69_267;
bra.uni BB69_256;

BB69_267:
mul.wide.s32 %rd623, %r1, 8;
add.s64 %rd624, %rd689, %rd623;
ld.u64 %rd625, [%rd148];
st.global.u64 [%rd624], %rd625;
ld.u64 %rd626, [%rd148+4096];
st.global.u64 [%rd624+4096], %rd626;
ld.u64 %rd627, [%rd148+8192];
st.global.u64 [%rd624+8192], %rd627;
bra.uni BB69_268;

BB69_256:
setp.ge.u64	%p183, %rd31, %rd170;
@%p183 bra BB69_268;

add.s64 %rd239, %rd691, %rd685;
mov.u64 %rd760, 0;
mov.u64 %rd761, %rd499;

BB69_258:
mov.u64 %rd242, %rd761;
add.s64 %rd612, %rd31, %rd760;
sub.s64 %rd243, %rd170, %rd612;
setp.gt.s64	%p184, %rd243, 12280;
add.s64 %rd244, %rd31, %rd242;
add.s64 %rd245, %rd239, %rd242;
@%p184 bra BB69_265;
bra.uni BB69_259;

BB69_265:
ld.u64 %rd619, [%rd244];
st.global.u64 [%rd245], %rd619;
ld.u64 %rd620, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd620;
ld.u64 %rd621, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd621;
bra.uni BB69_266;

BB69_259:
shr.s64 %rd246, %rd243, 3;
cvt.s64.s32	%rd613, %r1;
setp.ge.s64	%p185, %rd613, %rd246;
@%p185 bra BB69_261;

ld.u64 %rd614, [%rd244];
st.global.u64 [%rd245], %rd614;

BB69_261:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd615, %r86;
setp.ge.s64	%p186, %rd615, %rd246;
@%p186 bra BB69_263;

ld.u64 %rd616, [%rd244+4096];
st.global.u64 [%rd245+4096], %rd616;

BB69_263:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd617, %r87;
setp.ge.s64	%p187, %rd617, %rd246;
@%p187 bra BB69_266;

ld.u64 %rd618, [%rd244+8192];
st.global.u64 [%rd245+8192], %rd618;

BB69_266:
add.s64 %rd247, %rd242, 12288;
add.s64 %rd760, %rd760, 12288;
add.s64 %rd622, %rd31, %rd760;
setp.lt.u64	%p188, %rd622, %rd170;
mov.u64 %rd761, %rd247;
@%p188 bra BB69_258;

BB69_268:
bar.sync 0;
add.s64 %rd703, %rd154, 12288;
add.s64 %rd689, %rd689, 12288;
add.s64 %rd686, %rd153, 12288;
mov.u64 %rd698, %rd686;
sub.s64 %rd628, %rd30, %rd686;
setp.gt.s64	%p189, %rd628, 0;
add.s64 %rd685, %rd685, 12288;
@%p189 bra BB69_148;

BB69_269:
@%p25 bra BB69_285;


	{ 
.reg .pred p; 
isspacep.shared p, %rd31; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p191, %r88, 0;
@%p191 bra BB69_284;

mov.u64 %rd630, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd631, %rd630;
sub.s64 %rd255, %rd31, %rd631;
setp.eq.s64	%p192, %rd31, 0;
@%p192 bra BB69_285;

add.s64 %rd632, %rd255, -16;
add.s64 %rd634, %rd630, %rd632;
add.s64 %rd257, %rd631, %rd632;
ld.shared.u8 %rs30, [%rd634];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd634], %rs31;
ld.shared.u64 %rd258, [%rd634+8];
setp.eq.s64	%p193, %rd258, 0;
mov.u64 %rd765, %rd257;
@%p193 bra BB69_278;

mov.u64 %rd259, %rd257;
ld.u8 %rs32, [%rd258];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p194, %rs33, 1;
mov.u64 %rd765, %rd259;
@!%p194 bra BB69_278;
bra.uni BB69_274;

BB69_274:
ld.u64 %rd261, [%rd258];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd258, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd636, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p195, %rd264, %rd636;
mov.u64 %rd765, %rd258;
@%p195 bra BB69_278;

ld.u8 %rs34, [%rd264];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p196, %rs35, 1;
mov.u64 %rd762, %rd258;
mov.u64 %rd765, %rd762;
@!%p196 bra BB69_278;
bra.uni BB69_276;

BB69_276:
ld.u64 %rd637, [%rd264];
shr.u64 %rd638, %rd637, 1;
add.s64 %rd639, %rd638, %rd262;
add.s64 %rd640, %rd639, 16;
shl.b64 %rd641, %rd640, 1;
and.b64 %rd642, %rd261, 1;
or.b64 %rd643, %rd641, %rd642;
st.u64 [%rd258], %rd643;
and.b64 %rd265, %rd640, 9223372036854775807;
add.s64 %rd644, %rd263, %rd265;
ld.shared.u64 %rd645, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd644, %rd645;
mov.u64 %rd763, %rd258;
mov.u64 %rd765, %rd763;
@%p197 bra BB69_278;

add.s64 %rd646, %rd265, %rd263;
st.u64 [%rd646+8], %rd258;
mov.u64 %rd765, %rd258;

BB69_278:
ld.u64 %rd268, [%rd765];
shr.u64 %rd269, %rd268, 1;
add.s64 %rd270, %rd765, 16;
add.s64 %rd271, %rd270, %rd269;
ld.shared.u64 %rd647, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p198, %rd271, %rd647;
@%p198 bra BB69_282;

ld.u8 %rs36, [%rd271];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p199, %rs37, 1;
@!%p199 bra BB69_285;
bra.uni BB69_280;

BB69_280:
ld.u64 %rd648, [%rd271];
shr.u64 %rd649, %rd648, 1;
add.s64 %rd650, %rd649, %rd269;
add.s64 %rd651, %rd650, 16;
shl.b64 %rd652, %rd651, 1;
and.b64 %rd653, %rd268, 1;
or.b64 %rd654, %rd652, %rd653;
st.u64 [%rd765], %rd654;
and.b64 %rd272, %rd651, 9223372036854775807;
add.s64 %rd655, %rd270, %rd272;
ld.shared.u64 %rd656, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd655, %rd656;
@%p200 bra BB69_285;

add.s64 %rd657, %rd272, %rd270;
st.u64 [%rd657+8], %rd765;
bra.uni BB69_285;

BB69_284:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd31;
call.uni 
free, 
(
param0
);


	}

BB69_285:
bar.sync 0;
ret;

BB69_282:
setp.lt.u64	%p201, %rd271, %rd765;
@%p201 bra BB69_285;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd765;
bra.uni BB69_285;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB70_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd12;

BB70_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB70_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB70_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB70_4;

BB70_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB71_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd19;

BB71_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB71_4;

BB71_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB71_3;

BB71_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB72_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd12;

BB72_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB72_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB72_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB72_4;

BB72_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB73_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd19;

BB73_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB73_4;

BB73_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB73_3;

BB73_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<71>;
.reg .b16 %rs<48>;
.reg .b32 %r<81>;
.reg .b64 %rd<303>;


ld.param.v2.u32 {%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd117, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd111, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEENS_4plusIlEENS_9null_typeESZ_SZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %ctaid.x;
mov.u32 %r43, %tid.x;
setp.ne.s32	%p5, %r43, 0;
mov.u64 %rd118, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd119, %rd118;
setp.eq.s64	%p6, %rd119, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB74_2;

cvt.s64.s32	%rd120, %r39;
mov.u32 %r44, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r44;
mov.u64 %rd121, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd122, %rd121;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd120;

BB74_2:
cvta.to.global.u64 %rd5, %rd111;
add.s32 %r3, %r1, %r38;
bar.sync 0;
cvt.s64.s32	%rd7, %r3;
mul.lo.s64 %rd124, %rd7, %rd1;
min.s64 %rd8, %rd3, %rd7;
add.s64 %rd125, %rd8, %rd124;
setp.lt.s64	%p8, %rd7, %rd3;
selp.u64	%rd126, 1, 0, %p8;
add.s64 %rd127, %rd126, %rd1;
add.s64 %rd128, %rd127, %rd125;
mul.lo.s64 %rd129, %rd125, %rd2;
mul.lo.s64 %rd130, %rd128, %rd2;
min.s64 %rd131, %rd130, %rd112;
shl.b64 %rd132, %rd131, 3;
add.s64 %rd133, %rd132, -8;
add.s64 %rd134, %rd5, %rd133;
ld.global.u64 %rd298, [%rd134];
shl.b64 %rd135, %rd129, 3;
add.s64 %rd136, %rd111, %rd135;
add.s64 %rd10, %rd111, %rd133;
sub.s64 %rd137, %rd136, %rd10;
shr.u64 %rd138, %rd137, 3;
neg.s64 %rd139, %rd138;
cvt.u32.u64	%r4, %rd139;
mov.u16 %rs46, 0;
setp.lt.s32	%p9, %r4, 1;
@%p9 bra BB74_28;

add.s32 %r46, %r38, %r1;
cvt.s64.s32	%rd141, %r46;
mul.lo.s64 %rd142, %rd1, %rd141;
add.s64 %rd143, %rd8, %rd142;
mul.lo.s64 %rd144, %rd2, %rd143;
shl.b64 %rd273, %rd144, 3;
mov.u16 %rs45, 0;
mov.u32 %r78, 0;

BB74_4:
mul.wide.s32 %rd146, %r43, 8;
add.s64 %rd23, %rd5, %rd146;
add.s64 %rd147, %rd111, %rd273;
sub.s64 %rd148, %rd147, %rd10;
shr.u64 %rd149, %rd148, 3;
neg.s64 %rd150, %rd149;
cvt.u32.u64	%r48, %rd150;
setp.lt.s32	%p10, %r48, 1152;
mov.u32 %r49, 1152;
min.s32 %r6, %r48, %r49;
@%p10 bra BB74_6;
bra.uni BB74_5;

BB74_6:
mov.u32 %r79, 0;
setp.ge.s32	%p11, %r43, %r6;
@%p11 bra BB74_8;

add.s64 %rd152, %rd23, %rd273;
ld.global.u64 %rd275, [%rd152];
mov.u32 %r79, 1;

BB74_8:
add.s32 %r55, %r43, 128;
setp.ge.s32	%p12, %r55, %r6;
@%p12 bra BB74_10;

add.s64 %rd153, %rd23, %rd273;
ld.global.u64 %rd276, [%rd153+1024];
add.s32 %r79, %r79, 1;

BB74_10:
add.s32 %r57, %r43, 256;
setp.ge.s32	%p13, %r57, %r6;
@%p13 bra BB74_12;

add.s64 %rd154, %rd23, %rd273;
ld.global.u64 %rd277, [%rd154+2048];
add.s32 %r79, %r79, 1;

BB74_12:
add.s32 %r59, %r43, 384;
setp.ge.s32	%p14, %r59, %r6;
@%p14 bra BB74_14;

add.s64 %rd155, %rd23, %rd273;
ld.global.u64 %rd278, [%rd155+3072];
add.s32 %r79, %r79, 1;

BB74_14:
add.s32 %r61, %r43, 512;
setp.ge.s32	%p15, %r61, %r6;
@%p15 bra BB74_16;

add.s64 %rd156, %rd23, %rd273;
ld.global.u64 %rd279, [%rd156+4096];
add.s32 %r79, %r79, 1;

BB74_16:
add.s32 %r63, %r43, 640;
setp.ge.s32	%p16, %r63, %r6;
@%p16 bra BB74_18;

add.s64 %rd157, %rd23, %rd273;
ld.global.u64 %rd280, [%rd157+5120];
add.s32 %r79, %r79, 1;

BB74_18:
add.s32 %r65, %r43, 768;
setp.ge.s32	%p17, %r65, %r6;
@%p17 bra BB74_20;

add.s64 %rd158, %rd23, %rd273;
ld.global.u64 %rd281, [%rd158+6144];
add.s32 %r79, %r79, 1;

BB74_20:
add.s32 %r67, %r43, 896;
setp.ge.s32	%p18, %r67, %r6;
@%p18 bra BB74_22;

add.s64 %rd159, %rd23, %rd273;
ld.global.u64 %rd282, [%rd159+7168];
add.s32 %r79, %r79, 1;

BB74_22:
add.s32 %r69, %r43, 1024;
setp.ge.s32	%p19, %r69, %r6;
@%p19 bra BB74_24;

add.s64 %rd160, %rd23, %rd273;
ld.global.u64 %rd274, [%rd160+8192];
add.s32 %r79, %r79, 1;
bra.uni BB74_24;

BB74_5:
add.s64 %rd151, %rd23, %rd273;
ld.global.u64 %rd275, [%rd151];
ld.global.u64 %rd276, [%rd151+1024];
ld.global.u64 %rd277, [%rd151+2048];
ld.global.u64 %rd278, [%rd151+3072];
ld.global.u64 %rd279, [%rd151+4096];
ld.global.u64 %rd280, [%rd151+5120];
ld.global.u64 %rd281, [%rd151+6144];
ld.global.u64 %rd282, [%rd151+7168];
ld.global.u64 %rd274, [%rd151+8192];
mov.u32 %r79, 9;

BB74_24:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p20, %rs27, 0;
@%p20 bra BB74_26;
bra.uni BB74_25;

BB74_26:
mul.wide.u32 %rd178, %r79, 8;
add.s64 %rd179, %rd178, 34359738360;
shr.u64 %rd180, %rd179, 3;
cvt.u32.u64	%r70, %rd180;
setp.gt.s32	%p30, %r70, 0;
selp.b64	%rd181, %rd276, 0, %p30;
add.s64 %rd182, %rd275, %rd181;
setp.gt.s32	%p31, %r70, 1;
selp.b64	%rd183, %rd277, 0, %p31;
add.s64 %rd184, %rd182, %rd183;
setp.gt.s32	%p32, %r70, 2;
selp.b64	%rd185, %rd278, 0, %p32;
add.s64 %rd186, %rd184, %rd185;
setp.gt.s32	%p33, %r70, 3;
selp.b64	%rd187, %rd279, 0, %p33;
add.s64 %rd188, %rd186, %rd187;
setp.gt.s32	%p34, %r70, 4;
selp.b64	%rd189, %rd280, 0, %p34;
add.s64 %rd190, %rd188, %rd189;
setp.gt.s32	%p35, %r70, 5;
selp.b64	%rd191, %rd281, 0, %p35;
add.s64 %rd192, %rd190, %rd191;
setp.gt.s32	%p36, %r70, 6;
selp.b64	%rd193, %rd282, 0, %p36;
add.s64 %rd194, %rd192, %rd193;
setp.gt.s32	%p37, %r70, 7;
selp.b64	%rd195, %rd274, 0, %p37;
add.s64 %rd283, %rd194, %rd195;
bra.uni BB74_27;

BB74_25:
setp.gt.s32	%p21, %r79, 0;
selp.b64	%rd161, %rd275, 0, %p21;
add.s64 %rd162, %rd283, %rd161;
setp.gt.s32	%p22, %r79, 1;
selp.b64	%rd163, %rd276, 0, %p22;
add.s64 %rd164, %rd162, %rd163;
setp.gt.s32	%p23, %r79, 2;
selp.b64	%rd165, %rd277, 0, %p23;
add.s64 %rd166, %rd164, %rd165;
setp.gt.s32	%p24, %r79, 3;
selp.b64	%rd167, %rd278, 0, %p24;
add.s64 %rd168, %rd166, %rd167;
setp.gt.s32	%p25, %r79, 4;
selp.b64	%rd169, %rd279, 0, %p25;
add.s64 %rd170, %rd168, %rd169;
setp.gt.s32	%p26, %r79, 5;
selp.b64	%rd171, %rd280, 0, %p26;
add.s64 %rd172, %rd170, %rd171;
setp.gt.s32	%p27, %r79, 6;
selp.b64	%rd173, %rd281, 0, %p27;
add.s64 %rd174, %rd172, %rd173;
setp.gt.s32	%p28, %r79, 7;
selp.b64	%rd175, %rd282, 0, %p28;
add.s64 %rd176, %rd174, %rd175;
setp.gt.s32	%p29, %r79, 8;
selp.b64	%rd177, %rd274, 0, %p29;
add.s64 %rd283, %rd176, %rd177;

BB74_27:
add.s64 %rd273, %rd273, 9216;
add.s32 %r78, %r78, 1152;
setp.lt.s32	%p38, %r78, %r4;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p38 bra BB74_4;

BB74_28:
bar.sync 0;
@%p5 bra BB74_49;

ld.shared.u64 %rd64, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
mov.u64 %rd289, %rd64;
mov.u64 %rd284, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd291, %rd284;
setp.eq.s64	%p40, %rd64, %rd291;
@%p40 bra BB74_33;

mov.u64 %rd290, %rd289;

BB74_31:
mov.u64 %rd286, %rd291;
mov.u64 %rd289, %rd290;
mov.u64 %rd290, %rd286;
ld.shared.u8 %rs30, [%rd284];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p41, %rs31, 1;
not.pred %p42, %p41;
ld.shared.u64 %rd69, [%rd284];
setp.lt.u64	%p43, %rd69, 2048;
or.pred %p44, %p42, %p43;
@!%p44 bra BB74_33;
bra.uni BB74_32;

BB74_32:
shr.u64 %rd198, %rd69, 1;
add.s64 %rd199, %rd284, %rd198;
add.s64 %rd284, %rd199, 16;
add.s64 %rd200, %rd290, %rd198;
add.s64 %rd291, %rd200, 16;
setp.ne.s64	%p45, %rd291, %rd64;
mov.u64 %rd289, %rd290;
@%p45 bra BB74_31;

BB74_33:
setp.eq.s64	%p47, %rd289, %rd64;
mov.pred %p70, 0;
@%p47 bra BB74_35;

ld.u64 %rd202, [%rd289];
shr.u64 %rd203, %rd202, 1;
add.s64 %rd204, %rd289, %rd203;
add.s64 %rd295, %rd204, 16;
setp.ne.s64	%p70, %rd295, %rd64;

BB74_35:
@%p70 bra BB74_41;
bra.uni BB74_36;

BB74_41:
ld.u64 %rd80, [%rd295];
and.b64 %rd219, %rd80, -32;
setp.eq.s64	%p51, %rd219, 2048;
cvt.u16.u64	%rs47, %rd80;
@%p51 bra BB74_44;

add.s64 %rd81, %rd295, 16;
ld.u64 %rd220, [%rd295+1040];
and.b64 %rd221, %rd220, 1;
add.s64 %rd222, %rd80, -2080;
and.b64 %rd223, %rd222, -2;
or.b64 %rd224, %rd221, %rd223;
st.u64 [%rd295+1040], %rd224;
st.u64 [%rd295+1048], %rd295;
cvt.u16.u64	%rs33, %rd222;
or.b16 %rs34, %rs33, 1;
and.b64 %rd225, %rd80, 1;
or.b64 %rd226, %rd225, 2048;
st.u64 [%rd295], %rd226;
st.u8 [%rd295+1040], %rs34;
ld.u64 %rd227, [%rd295+1040];
shr.u64 %rd82, %rd227, 1;
add.s64 %rd228, %rd82, %rd81;
add.s64 %rd229, %rd228, 1040;
ld.shared.u64 %rd230, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p52, %rd229, %rd230;
cvt.u16.u64	%rs35, %rd80;
and.b16 %rs47, %rs35, 1;
@%p52 bra BB74_44;

add.s64 %rd231, %rd81, 1024;
st.u64 [%rd228+1048], %rd231;
ld.u8 %rs47, [%rd295];

BB74_44:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd295], %rs36;
bra.uni BB74_45;

BB74_36:
mov.u64 %rd206, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd207, %rd206;
sub.s64 %rd208, %rd64, %rd207;
add.s64 %rd209, %rd208, 1040;
ld.shared.u64 %rd210, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16];
setp.gt.u64	%p48, %rd209, %rd210;
mov.u64 %rd293, -1;
mov.u64 %rd294, %rd64;
@%p48 bra BB74_38;

add.s64 %rd75, %rd64, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd75;
mov.u64 %rd293, %rd75;
mov.u64 %rd294, %rd75;

BB74_38:
mov.u64 %rd76, %rd294;
setp.eq.s64	%p49, %rd293, -1;
@%p49 bra BB74_40;

mov.u64 %rd211, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd212, %rd211;
sub.s64 %rd213, %rd64, %rd212;
add.s64 %rd214, %rd211, %rd213;
ld.shared.u64 %rd215, [%rd214];
and.b64 %rd216, %rd215, 1;
or.b64 %rd217, %rd216, 2048;
st.shared.u64 [%rd214], %rd217;
st.shared.u64 [%rd214+8], %rd289;
mov.u16 %rs32, 0;
st.shared.u8 [%rd214], %rs32;

BB74_40:
mov.u64 %rd295, %rd64;
setp.eq.s64	%p50, %rd64, %rd76;
mov.u64 %rd296, 0;
@%p50 bra BB74_46;

BB74_45:
add.s64 %rd296, %rd295, 16;

BB74_46:
mov.u64 %rd297, %rd296;
setp.ne.s64	%p53, %rd296, 0;
@%p53 bra BB74_48;

mov.u64 %rd233, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd233;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd297, [retval0+0];


	}

BB74_48:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result], %rd297;

BB74_49:
bar.sync 0;
ld.shared.u64 %rd89, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result];
mul.wide.s32 %rd234, %r43, 8;
add.s64 %rd90, %rd89, %rd234;
setp.eq.s16	%p54, %rs46, 0;
@%p54 bra BB74_51;

st.u64 [%rd90], %rd283;

BB74_51:
bar.sync 0;
mov.u32 %r72, 128;
min.s32 %r26, %r4, %r72;
setp.lt.s32	%p55, %r26, 2;
@%p55 bra BB74_56;

not.b32 %r27, %r43;
mov.u32 %r80, %r26;

BB74_53:
mov.u32 %r28, %r80;
shr.s32 %r29, %r28, 1;
setp.ge.s32	%p56, %r43, %r29;
@%p56 bra BB74_55;

add.s32 %r74, %r28, %r27;
mul.wide.s32 %rd235, %r74, 8;
add.s64 %rd236, %rd89, %rd235;
ld.u64 %rd237, [%rd236];
ld.u64 %rd238, [%rd90];
add.s64 %rd239, %rd237, %rd238;
st.u64 [%rd90], %rd239;

BB74_55:
bar.sync 0;
sub.s32 %r30, %r28, %r29;
setp.gt.s32	%p57, %r30, 1;
mov.u32 %r80, %r30;
@%p57 bra BB74_53;

BB74_56:
bar.sync 0;
setp.lt.s32	%p58, %r26, 1;
@%p58 bra BB74_58;

ld.u64 %rd240, [%rd89];
add.s64 %rd298, %rd240, %rd298;

BB74_58:
setp.eq.s32	%p3, %r43, 0;
bar.sync 0;
@!%p3 bra BB74_74;
bra.uni BB74_59;

BB74_59:

	{ 
.reg .pred p; 
isspacep.shared p, %rd89; 
selp.u32 %r76, 1, 0, p; 
} 


	setp.eq.s32	%p59, %r76, 0;
@%p59 bra BB74_73;

mov.u64 %rd242, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd243, %rd242;
sub.s64 %rd93, %rd89, %rd243;
setp.eq.s64	%p60, %rd89, 0;
@%p60 bra BB74_74;

add.s64 %rd244, %rd93, -16;
add.s64 %rd246, %rd242, %rd244;
add.s64 %rd95, %rd243, %rd244;
ld.shared.u8 %rs37, [%rd246];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd246], %rs38;
ld.shared.u64 %rd96, [%rd246+8];
setp.eq.s64	%p61, %rd96, 0;
mov.u64 %rd302, %rd95;
@%p61 bra BB74_67;

mov.u64 %rd97, %rd95;
ld.u8 %rs39, [%rd96];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p62, %rs40, 1;
mov.u64 %rd302, %rd97;
@!%p62 bra BB74_67;
bra.uni BB74_63;

BB74_63:
ld.u64 %rd99, [%rd96];
shr.u64 %rd100, %rd99, 1;
add.s64 %rd101, %rd96, 16;
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd248, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p63, %rd102, %rd248;
mov.u64 %rd302, %rd96;
@%p63 bra BB74_67;

ld.u8 %rs41, [%rd102];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p64, %rs42, 1;
mov.u64 %rd299, %rd96;
mov.u64 %rd302, %rd299;
@!%p64 bra BB74_67;
bra.uni BB74_65;

BB74_65:
ld.u64 %rd249, [%rd102];
shr.u64 %rd250, %rd249, 1;
add.s64 %rd251, %rd250, %rd100;
add.s64 %rd252, %rd251, 16;
shl.b64 %rd253, %rd252, 1;
and.b64 %rd254, %rd99, 1;
or.b64 %rd255, %rd253, %rd254;
st.u64 [%rd96], %rd255;
and.b64 %rd103, %rd252, 9223372036854775807;
add.s64 %rd256, %rd101, %rd103;
ld.shared.u64 %rd257, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p65, %rd256, %rd257;
mov.u64 %rd300, %rd96;
mov.u64 %rd302, %rd300;
@%p65 bra BB74_67;

add.s64 %rd258, %rd103, %rd101;
st.u64 [%rd258+8], %rd96;
mov.u64 %rd302, %rd96;

BB74_67:
ld.u64 %rd106, [%rd302];
shr.u64 %rd107, %rd106, 1;
add.s64 %rd108, %rd302, 16;
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd259, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p66, %rd109, %rd259;
@%p66 bra BB74_71;

ld.u8 %rs43, [%rd109];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p67, %rs44, 1;
@!%p67 bra BB74_74;
bra.uni BB74_69;

BB74_69:
ld.u64 %rd260, [%rd109];
shr.u64 %rd261, %rd260, 1;
add.s64 %rd262, %rd261, %rd107;
add.s64 %rd263, %rd262, 16;
shl.b64 %rd264, %rd263, 1;
and.b64 %rd265, %rd106, 1;
or.b64 %rd266, %rd264, %rd265;
st.u64 [%rd302], %rd266;
and.b64 %rd110, %rd263, 9223372036854775807;
add.s64 %rd267, %rd108, %rd110;
ld.shared.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p68, %rd267, %rd268;
@%p68 bra BB74_74;

add.s64 %rd269, %rd110, %rd108;
st.u64 [%rd269+8], %rd302;
bra.uni BB74_74;

BB74_73:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd89;
call.uni 
free, 
(
param0
);


	}

BB74_74:
bar.sync 0;
@!%p3 bra BB74_76;
bra.uni BB74_75;

BB74_75:
cvta.to.global.u64 %rd270, %rd117;
shl.b64 %rd271, %rd7, 3;
add.s64 %rd272, %rd270, %rd271;
st.global.u64 [%rd272], %rd298;

BB74_76:
ret;

BB74_71:
setp.lt.u64	%p69, %rd109, %rd302;
@%p69 bra BB74_74;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd302;
bra.uni BB74_74;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB75_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd12;

BB75_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB75_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB75_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB75_4;

BB75_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB76_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd19;

BB76_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB76_4;

BB76_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB76_3;

BB76_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0[80]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot77[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<193>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<747>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result;

mov.u64 %rd746, __local_depot77;
cvta.local.u64 %SP, %rd746;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd270, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd269, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16exclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_lNS_4plusIlEENS_9null_typeESV_SV_SV_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd675, %rd269;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p23, %r1, 0;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd272, %rd271;
setp.eq.s64	%p24, %rd272, 0;
or.pred %p25, %p23, %p24;
@%p25 bra BB77_2;

cvt.s64.s32	%rd273, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r28;
mov.u64 %rd274, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd275, %rd274;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd275;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd273;

BB77_2:
bar.sync 0;
bar.sync 0;
@%p23 bra BB77_23;

ld.shared.u64 %rd2, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
mov.u64 %rd642, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd649, %rd642;
setp.eq.s64	%p27, %rd2, %rd649;
mov.u64 %rd647, %rd2;
@%p27 bra BB77_7;

mov.u64 %rd648, %rd647;

BB77_5:
mov.u64 %rd644, %rd649;
mov.u64 %rd647, %rd648;
mov.u64 %rd648, %rd644;
ld.shared.u8 %rs23, [%rd642];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p28, %rs24, 1;
not.pred %p29, %p28;
ld.shared.u64 %rd7, [%rd642];
setp.lt.u64	%p30, %rd7, 12288;
or.pred %p31, %p29, %p30;
@!%p31 bra BB77_7;
bra.uni BB77_6;

BB77_6:
shr.u64 %rd278, %rd7, 1;
add.s64 %rd279, %rd642, %rd278;
add.s64 %rd642, %rd279, 16;
add.s64 %rd280, %rd648, %rd278;
add.s64 %rd649, %rd280, 16;
setp.ne.s64	%p32, %rd649, %rd2;
mov.u64 %rd647, %rd648;
@%p32 bra BB77_5;

BB77_7:
setp.eq.s64	%p34, %rd647, %rd2;
mov.pred %p192, 0;
@%p34 bra BB77_9;

ld.u64 %rd282, [%rd647];
shr.u64 %rd283, %rd282, 1;
add.s64 %rd284, %rd647, %rd283;
add.s64 %rd653, %rd284, 16;
setp.ne.s64	%p192, %rd653, %rd2;

BB77_9:
@%p192 bra BB77_15;
bra.uni BB77_10;

BB77_15:
ld.u64 %rd18, [%rd653];
and.b64 %rd299, %rd18, -32;
setp.eq.s64	%p38, %rd299, 12288;
cvt.u16.u64	%rs38, %rd18;
@%p38 bra BB77_18;

add.s64 %rd19, %rd653, 16;
ld.u64 %rd300, [%rd653+6160];
and.b64 %rd301, %rd300, 1;
add.s64 %rd302, %rd18, -12320;
and.b64 %rd303, %rd302, -2;
or.b64 %rd304, %rd301, %rd303;
st.u64 [%rd653+6160], %rd304;
st.u64 [%rd653+6168], %rd653;
cvt.u16.u64	%rs26, %rd302;
or.b16 %rs27, %rs26, 1;
and.b64 %rd305, %rd18, 1;
or.b64 %rd306, %rd305, 12288;
st.u64 [%rd653], %rd306;
st.u8 [%rd653+6160], %rs27;
ld.u64 %rd307, [%rd653+6160];
shr.u64 %rd20, %rd307, 1;
add.s64 %rd308, %rd20, %rd19;
add.s64 %rd309, %rd308, 6160;
ld.shared.u64 %rd310, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p39, %rd309, %rd310;
cvt.u16.u64	%rs28, %rd18;
and.b16 %rs38, %rs28, 1;
@%p39 bra BB77_18;

add.s64 %rd311, %rd19, 6144;
st.u64 [%rd308+6168], %rd311;
ld.u8 %rs38, [%rd653];

BB77_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd653], %rs29;
bra.uni BB77_19;

BB77_10:
mov.u64 %rd286, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd287, %rd286;
sub.s64 %rd288, %rd2, %rd287;
add.s64 %rd289, %rd288, 6160;
ld.shared.u64 %rd290, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16];
setp.gt.u64	%p35, %rd289, %rd290;
mov.u64 %rd651, -1;
mov.u64 %rd652, %rd2;
@%p35 bra BB77_12;

add.s64 %rd13, %rd2, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd13;
mov.u64 %rd651, %rd13;
mov.u64 %rd652, %rd13;

BB77_12:
mov.u64 %rd14, %rd652;
setp.eq.s64	%p36, %rd651, -1;
@%p36 bra BB77_14;

mov.u64 %rd291, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd292, %rd291;
sub.s64 %rd293, %rd2, %rd292;
add.s64 %rd294, %rd291, %rd293;
ld.shared.u64 %rd295, [%rd294];
and.b64 %rd296, %rd295, 1;
or.b64 %rd297, %rd296, 12288;
st.shared.u64 [%rd294], %rd297;
st.shared.u64 [%rd294+8], %rd647;
mov.u16 %rs25, 0;
st.shared.u8 [%rd294], %rs25;

BB77_14:
mov.u64 %rd653, %rd2;
setp.eq.s64	%p37, %rd2, %rd14;
mov.u64 %rd654, 0;
@%p37 bra BB77_20;

BB77_19:
add.s64 %rd654, %rd653, 16;

BB77_20:
mov.u64 %rd655, %rd654;
setp.ne.s64	%p40, %rd654, 0;
@%p40 bra BB77_22;

mov.u64 %rd313, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd313;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd655, [retval0+0];


	}

BB77_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result], %rd655;

BB77_23:
mov.u64 %rd684, %rd267;
mov.u64 %rd737, %rd270;
shl.b64 %rd314, %rd268, 3;
add.s64 %rd30, %rd267, %rd314;
bar.sync 0;
ld.shared.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd31; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p41, %r29, 0;
@%p41 bra BB77_140;

bfe.s64 %rd316, %rd268, 0, 61;
setp.lt.s64	%p42, %rd316, 1;
@%p42 bra BB77_257;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd31, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd656, %rd267;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd34, %rd320, %rd321;
cvta.to.global.u64 %rd661, %rd267;

BB77_26:
mov.u64 %rd37, %rd737;
mov.u64 %rd679, %rd684;
mov.u64 %rd38, %rd679;
mov.u64 %rd672, %rd675;
mov.u64 %rd40, %rd672;
mov.u64 %rd659, %rd661;
mov.u64 %rd39, %rd659;
mov.u64 %rd36, %rd656;
sub.s64 %rd322, %rd30, %rd36;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p43, %r2, 768;
@%p43 bra BB77_38;
bra.uni BB77_27;

BB77_38:
add.s64 %rd355, %rd39, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd34], %rd356;
st.shared.u64 [%rd34+2048], %rd357;
st.shared.u64 [%rd34+4096], %rd358;
mov.u64 %rd662, 768;
bra.uni BB77_39;

BB77_27:
cvt.s64.s32	%rd662, %r2;
setp.lt.s32	%p44, %r2, 1;
@%p44 bra BB77_39;

mov.u64 %rd657, %rd38;
mov.u64 %rd658, %rd320;
mov.u64 %rd660, %rd39;
mov.u64 %rd683, %rd38;

BB77_29:
mov.u64 %rd46, %rd683;
mov.u64 %rd47, %rd660;
mov.u64 %rd45, %rd658;
mov.u64 %rd44, %rd657;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd38, %rd327;
sub.s64 %rd48, %rd328, %rd44;
setp.gt.s64	%p45, %rd48, 6136;
@%p45 bra BB77_36;
bra.uni BB77_30;

BB77_36:
add.s64 %rd345, %rd47, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd45, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB77_37;

BB77_30:
shr.s64 %rd49, %rd48, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p46, %rd329, %rd49;
@%p46 bra BB77_32;

add.s64 %rd331, %rd47, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd45, %rd321;
st.shared.u64 [%rd333], %rd332;

BB77_32:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p47, %rd334, %rd49;
@%p47 bra BB77_34;

add.s64 %rd336, %rd47, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd45, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB77_34:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p48, %rd339, %rd49;
@%p48 bra BB77_37;

add.s64 %rd341, %rd47, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd45, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB77_37:
add.s64 %rd51, %rd47, 6144;
add.s64 %rd52, %rd45, 6144;
add.s64 %rd657, %rd46, 6144;
mov.u64 %rd53, %rd657;
sub.s64 %rd352, %rd657, %rd328;
setp.lt.s64	%p49, %rd352, 0;
mov.u64 %rd658, %rd52;
mov.u64 %rd660, %rd51;
mov.u64 %rd683, %rd53;
@%p49 bra BB77_29;

BB77_39:
bar.sync 0;
shl.b64 %rd361, %rd662, 3;
add.s64 %rd59, %rd31, %rd361;
sub.s64 %rd362, %rd59, %rd31;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd60, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p50, %r5, 2;
@%p50 bra BB77_46;
bra.uni BB77_40;

BB77_46:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB77_47;

BB77_40:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd663, %rd366;
setp.lt.s32	%p51, %r4, 1;
@%p51 bra BB77_42;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd663, %rd375, 8;

BB77_42:
setp.lt.s32	%p52, %r5, 2;
@%p52 bra BB77_44;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd663], %rd382;
add.s64 %rd663, %rd663, 8;

BB77_44:
setp.lt.s32	%p53, %r5, 3;
@%p53 bra BB77_47;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd663], %rd389;

BB77_47:
setp.eq.s32	%p54, %r5, 0;
@%p54 bra BB77_52;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd666, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p55, %r6, 1;
@%p55 bra BB77_50;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd666, %rd409, %rd666;

BB77_50:
setp.lt.s32	%p56, %r6, 2;
@%p56 bra BB77_52;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd666, %rd412, %rd666;

BB77_52:
bar.sync 0;
@%p54 bra BB77_54;

st.shared.u64 [%rd34], %rd666;

BB77_54:
bar.sync 0;
setp.gt.s32	%p58, %r3, 767;
mov.u32 %r87, 256;
@%p58 bra BB77_56;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB77_56:
add.s64 %rd667, %rd317, %rd319;
add.s64 %rd71, %rd667, %rd361;
setp.eq.s32	%p59, %r87, 256;
@%p59 bra BB77_98;
bra.uni BB77_57;

BB77_98:
@%p23 bra BB77_100;

ld.shared.u64 %rd430, [%rd667];
add.s64 %rd431, %rd430, %rd37;
st.shared.u64 [%rd667], %rd431;

BB77_100:
setp.lt.s32	%p11, %r1, 1;
ld.shared.u64 %rd665, [%rd34];
bar.sync 0;
@%p11 bra BB77_102;

ld.shared.u64 %rd432, [%rd34+-8];
add.s64 %rd665, %rd432, %rd665;

BB77_102:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p92, %r1, 2;
@%p92 bra BB77_104;

ld.shared.u64 %rd433, [%rd34+-16];
add.s64 %rd665, %rd433, %rd665;

BB77_104:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p93, %r1, 4;
@%p93 bra BB77_106;

ld.shared.u64 %rd434, [%rd34+-32];
add.s64 %rd665, %rd434, %rd665;

BB77_106:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p94, %r1, 8;
@%p94 bra BB77_108;

ld.shared.u64 %rd435, [%rd34+-64];
add.s64 %rd665, %rd435, %rd665;

BB77_108:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p95, %r1, 16;
@%p95 bra BB77_110;

ld.shared.u64 %rd436, [%rd34+-128];
add.s64 %rd665, %rd436, %rd665;

BB77_110:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p96, %r1, 32;
@%p96 bra BB77_112;

ld.shared.u64 %rd437, [%rd34+-256];
add.s64 %rd665, %rd437, %rd665;

BB77_112:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p97, %r1, 64;
@%p97 bra BB77_114;

ld.shared.u64 %rd438, [%rd34+-512];
add.s64 %rd665, %rd438, %rd665;

BB77_114:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
setp.lt.s32	%p98, %r1, 128;
@%p98 bra BB77_116;

ld.shared.u64 %rd439, [%rd34+-1024];
add.s64 %rd665, %rd439, %rd665;

BB77_116:
bar.sync 0;
st.shared.u64 [%rd34], %rd665;
bar.sync 0;
ld.shared.u64 %rd738, [%rd667+2040];
setp.eq.s32	%p99, %r1, 0;
mov.u64 %rd727, %rd37;
@%p99 bra BB77_118;

ld.shared.u64 %rd727, [%rd34+-8];

BB77_118:
bar.sync 0;
st.shared.u64 [%rd34], %rd727;
bar.sync 0;
bra.uni BB77_119;

BB77_57:
@%p23 bra BB77_59;

ld.shared.u64 %rd415, [%rd667];
add.s64 %rd416, %rd415, %rd37;
st.shared.u64 [%rd667], %rd416;

BB77_59:
setp.ge.s32	%p61, %r1, %r87;
mov.u64 %rd736, %rd37;
@%p61 bra BB77_61;

ld.shared.u64 %rd73, [%rd34];
mov.u64 %rd736, %rd73;

BB77_61:
mov.u64 %rd697, %rd736;
mov.u64 %rd735, %rd697;
bar.sync 0;
setp.le.s32	%p62, %r1, %r87;
setp.gt.s32	%p63, %r1, 0;
and.pred %p64, %p62, %p63;
@!%p64 bra BB77_63;
bra.uni BB77_62;

BB77_62:
ld.shared.u64 %rd417, [%rd34+-8];
add.s64 %rd735, %rd417, %rd735;

BB77_63:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p61 bra BB77_65;

st.shared.u64 [%rd34], %rd734;

BB77_65:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p66, %r45, %r87;
and.pred %p67, %p66, %p3;
@!%p67 bra BB77_67;
bra.uni BB77_66;

BB77_66:
ld.shared.u64 %rd418, [%rd34+-16];
add.s64 %rd734, %rd418, %rd734;

BB77_67:
mov.u64 %rd733, %rd734;
bar.sync 0;
@%p61 bra BB77_69;

st.shared.u64 [%rd34], %rd733;

BB77_69:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p69, %r46, %r87;
and.pred %p70, %p69, %p4;
@!%p70 bra BB77_71;
bra.uni BB77_70;

BB77_70:
ld.shared.u64 %rd419, [%rd34+-32];
add.s64 %rd733, %rd419, %rd733;

BB77_71:
mov.u64 %rd732, %rd733;
bar.sync 0;
@%p61 bra BB77_73;

st.shared.u64 [%rd34], %rd732;

BB77_73:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p72, %r47, %r87;
and.pred %p73, %p72, %p5;
@!%p73 bra BB77_75;
bra.uni BB77_74;

BB77_74:
ld.shared.u64 %rd420, [%rd34+-64];
add.s64 %rd732, %rd420, %rd732;

BB77_75:
mov.u64 %rd731, %rd732;
bar.sync 0;
@%p61 bra BB77_77;

st.shared.u64 [%rd34], %rd731;

BB77_77:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p75, %r48, %r87;
and.pred %p76, %p75, %p6;
@!%p76 bra BB77_79;
bra.uni BB77_78;

BB77_78:
ld.shared.u64 %rd421, [%rd34+-128];
add.s64 %rd731, %rd421, %rd731;

BB77_79:
mov.u64 %rd730, %rd731;
bar.sync 0;
@%p61 bra BB77_81;

st.shared.u64 [%rd34], %rd730;

BB77_81:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p78, %r49, %r87;
and.pred %p79, %p78, %p7;
@!%p79 bra BB77_83;
bra.uni BB77_82;

BB77_82:
ld.shared.u64 %rd422, [%rd34+-256];
add.s64 %rd730, %rd422, %rd730;

BB77_83:
mov.u64 %rd729, %rd730;
bar.sync 0;
@%p61 bra BB77_85;

st.shared.u64 [%rd34], %rd729;

BB77_85:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p81, %r50, %r87;
and.pred %p82, %p81, %p8;
@!%p82 bra BB77_87;
bra.uni BB77_86;

BB77_86:
ld.shared.u64 %rd423, [%rd34+-512];
add.s64 %rd729, %rd423, %rd729;

BB77_87:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p61 bra BB77_89;

st.shared.u64 [%rd34], %rd728;

BB77_89:
setp.gt.s32	%p9, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p84, %r51, %r87;
and.pred %p85, %p84, %p9;
@!%p85 bra BB77_91;
bra.uni BB77_90;

BB77_90:
ld.shared.u64 %rd424, [%rd34+-1024];
add.s64 %rd728, %rd424, %rd728;

BB77_91:
bar.sync 0;
@%p61 bra BB77_93;

st.shared.u64 [%rd34], %rd728;

BB77_93:
setp.lt.s32	%p10, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd667, %rd428;
ld.shared.u64 %rd738, [%rd429];
not.pred %p87, %p10;
setp.eq.s32	%p88, %r1, 0;
or.pred %p89, %p88, %p87;
selp.b64	%rd664, %rd37, %rd728, %p10;
@%p89 bra BB77_95;

ld.shared.u64 %rd664, [%rd34+-8];

BB77_95:
bar.sync 0;
@%p61 bra BB77_97;

st.shared.u64 [%rd34], %rd664;

BB77_97:
bar.sync 0;

BB77_119:
mov.u64 %rd737, %rd738;
@%p54 bra BB77_121;

ld.shared.u64 %rd666, [%rd34];

BB77_121:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd119, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd121, %rd119, %rd441;
setp.ge.u64	%p101, %rd119, %rd121;
@%p101 bra BB77_123;

add.s64 %rd445, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd446, %r53, 8;
add.s64 %rd447, %rd445, %rd446;
st.shared.u64 [%rd447], %rd666;
ld.local.u64 %rd450, [%rd119];
add.s64 %rd666, %rd450, %rd666;

BB77_123:
add.s64 %rd124, %rd119, 8;
setp.ge.u64	%p102, %rd124, %rd121;
@%p102 bra BB77_125;

add.s64 %rd454, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd455, %r54, 8;
add.s64 %rd456, %rd454, %rd455;
st.shared.u64 [%rd456+8], %rd666;
ld.local.u64 %rd459, [%rd119+8];
add.s64 %rd666, %rd459, %rd666;

BB77_125:
add.s64 %rd460, %rd124, 8;
setp.ge.u64	%p103, %rd460, %rd121;
@%p103 bra BB77_127;

add.s64 %rd464, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd465, %r55, 8;
add.s64 %rd466, %rd464, %rd465;
st.shared.u64 [%rd466+16], %rd666;

BB77_127:
bar.sync 0;
@%p43 bra BB77_138;
bra.uni BB77_128;

BB77_138:
add.s64 %rd481, %rd40, %rd321;
ld.shared.u64 %rd482, [%rd34];
ld.shared.u64 %rd483, [%rd34+2048];
ld.shared.u64 %rd484, [%rd34+4096];
st.global.u64 [%rd481], %rd482;
st.global.u64 [%rd481+2048], %rd483;
st.global.u64 [%rd481+4096], %rd484;
bra.uni BB77_139;

BB77_128:
mov.u64 %rd668, %rd31;
setp.ge.u64	%p104, %rd667, %rd71;
mov.u64 %rd674, %rd40;
@%p104 bra BB77_139;

BB77_129:
mov.u64 %rd131, %rd674;
sub.s64 %rd132, %rd59, %rd668;
setp.gt.s64	%p105, %rd132, 6136;
shl.b64 %rd470, %rd60, 3;
add.s64 %rd133, %rd667, %rd470;
add.s64 %rd134, %rd131, %rd470;
@%p105 bra BB77_136;
bra.uni BB77_130;

BB77_136:
ld.shared.u64 %rd477, [%rd133];
ld.shared.u64 %rd478, [%rd133+2048];
ld.shared.u64 %rd479, [%rd133+4096];
st.global.u64 [%rd134], %rd477;
st.global.u64 [%rd134+2048], %rd478;
st.global.u64 [%rd134+4096], %rd479;
bra.uni BB77_137;

BB77_130:
shr.s64 %rd135, %rd132, 3;
setp.ge.s64	%p106, %rd60, %rd135;
@%p106 bra BB77_132;

ld.shared.u64 %rd472, [%rd133];
st.global.u64 [%rd134], %rd472;

BB77_132:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd473, %r56;
setp.ge.s64	%p107, %rd473, %rd135;
@%p107 bra BB77_134;

ld.shared.u64 %rd474, [%rd133+2048];
st.global.u64 [%rd134+2048], %rd474;

BB77_134:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd475, %r57;
setp.ge.s64	%p108, %rd475, %rd135;
@%p108 bra BB77_137;

ld.shared.u64 %rd476, [%rd133+4096];
st.global.u64 [%rd134+4096], %rd476;

BB77_137:
add.s64 %rd667, %rd667, 6144;
add.s64 %rd668, %rd668, 6144;
add.s64 %rd138, %rd131, 6144;
setp.lt.u64	%p109, %rd667, %rd71;
mov.u64 %rd674, %rd138;
@%p109 bra BB77_129;

BB77_139:
bar.sync 0;
add.s64 %rd661, %rd39, 6144;
add.s64 %rd675, %rd40, 6144;
add.s64 %rd656, %rd38, 6144;
mov.u64 %rd684, %rd656;
sub.s64 %rd485, %rd656, %rd30;
setp.lt.s64	%p110, %rd485, 0;
@%p110 bra BB77_26;
bra.uni BB77_257;

BB77_140:
bfe.s64 %rd486, %rd268, 0, 61;
setp.lt.s64	%p111, %rd486, 1;
@%p111 bra BB77_257;

mov.u64 %rd670, %rd267;
mul.wide.s32 %rd488, %r1, 8;
add.s64 %rd145, %rd31, %rd488;
cvta.to.global.u64 %rd687, %rd267;
mov.u64 %rd669, 0;
mov.u64 %rd673, %rd675;
mov.u64 %rd682, %rd684;
mov.u64 %rd725, %rd737;

BB77_142:
mov.u64 %rd149, %rd725;
mov.u64 %rd685, %rd687;
mov.u64 %rd151, %rd685;
mov.u64 %rd680, %rd682;
mov.u64 %rd150, %rd680;
mov.u64 %rd148, %rd670;
sub.s64 %rd489, %rd30, %rd148;
shr.u64 %rd490, %rd489, 3;
cvt.u32.u64	%r58, %rd490;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p112, %r9, 768;
@%p112 bra BB77_154;
bra.uni BB77_143;

BB77_154:
mul.wide.s32 %rd518, %r1, 8;
add.s64 %rd519, %rd151, %rd518;
ld.global.u64 %rd520, [%rd519];
st.u64 [%rd145], %rd520;
ld.global.u64 %rd521, [%rd519+2048];
st.u64 [%rd145+2048], %rd521;
ld.global.u64 %rd522, [%rd519+4096];
st.u64 [%rd145+4096], %rd522;
mov.u64 %rd688, 768;
bra.uni BB77_155;

BB77_143:
cvt.s64.s32	%rd688, %r9;
setp.lt.s32	%p113, %r9, 1;
@%p113 bra BB77_155;

mov.u64 %rd677, %rd31;
mov.u64 %rd676, %rd150;
mov.u64 %rd681, %rd150;
mov.u64 %rd686, %rd151;

BB77_145:
mov.u64 %rd159, %rd686;
mov.u64 %rd158, %rd681;
mov.u64 %rd156, %rd676;
mul.wide.s32 %rd491, %r9, 8;
add.s64 %rd492, %rd150, %rd491;
sub.s64 %rd160, %rd492, %rd156;
setp.gt.s64	%p114, %rd160, 6136;
@%p114 bra BB77_152;
bra.uni BB77_146;

BB77_152:
add.s64 %rd509, %rd159, %rd488;
ld.global.u64 %rd510, [%rd509];
add.s64 %rd511, %rd677, %rd488;
st.u64 [%rd511], %rd510;
ld.global.u64 %rd512, [%rd509+2048];
st.u64 [%rd511+2048], %rd512;
ld.global.u64 %rd513, [%rd509+4096];
st.u64 [%rd511+4096], %rd513;
bra.uni BB77_153;

BB77_146:
shr.s64 %rd161, %rd160, 3;
cvt.s64.s32	%rd493, %r1;
setp.ge.s64	%p115, %rd493, %rd161;
@%p115 bra BB77_148;

add.s64 %rd495, %rd159, %rd488;
ld.global.u64 %rd496, [%rd495];
add.s64 %rd497, %rd677, %rd488;
st.u64 [%rd497], %rd496;

BB77_148:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd498, %r60;
setp.ge.s64	%p116, %rd498, %rd161;
@%p116 bra BB77_150;

add.s64 %rd500, %rd159, %rd488;
ld.global.u64 %rd501, [%rd500+2048];
add.s64 %rd502, %rd677, %rd488;
st.u64 [%rd502+2048], %rd501;

BB77_150:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd503, %r61;
setp.ge.s64	%p117, %rd503, %rd161;
@%p117 bra BB77_153;

add.s64 %rd505, %rd159, %rd488;
ld.global.u64 %rd506, [%rd505+4096];
add.s64 %rd507, %rd677, %rd488;
st.u64 [%rd507+4096], %rd506;

BB77_153:
add.s64 %rd163, %rd159, 6144;
add.s64 %rd677, %rd677, 6144;
add.s64 %rd676, %rd158, 6144;
mov.u64 %rd165, %rd676;
sub.s64 %rd516, %rd676, %rd492;
setp.lt.s64	%p118, %rd516, 0;
mov.u64 %rd681, %rd165;
mov.u64 %rd686, %rd163;
@%p118 bra BB77_145;

BB77_155:
bar.sync 0;
shl.b64 %rd523, %rd688, 3;
add.s64 %rd168, %rd31, %rd523;
and.b64 %rd524, %rd688, 2305843009213693951;
cvt.u32.u64	%r10, %rd688;
mul.wide.s32 %rd525, %r1, -3;
add.s64 %rd526, %rd524, %rd525;
cvt.u32.u64	%r62, %rd526;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p119, %r12, 2;
@%p119 bra BB77_162;
bra.uni BB77_156;

BB77_162:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd539, %r68, 8;
add.s64 %rd540, %rd31, %rd539;
ld.u64 %rd541, [%rd540];
add.u64 %rd542, %SP, 0;
cvta.to.local.u64 %rd543, %rd542;
st.local.u64 [%rd543], %rd541;
ld.u64 %rd544, [%rd540+8];
st.local.u64 [%rd543+8], %rd544;
ld.u64 %rd545, [%rd540+16];
st.local.u64 [%rd543+16], %rd545;
bra.uni BB77_163;

BB77_156:
add.u64 %rd527, %SP, 0;
cvta.to.local.u64 %rd689, %rd527;
setp.lt.s32	%p120, %r11, 1;
@%p120 bra BB77_158;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd528, %r65, 8;
add.s64 %rd529, %rd31, %rd528;
ld.u64 %rd530, [%rd529];
cvta.to.local.u64 %rd532, %rd527;
st.local.u64 [%rd532], %rd530;
add.s64 %rd689, %rd532, 8;

BB77_158:
setp.lt.s32	%p121, %r12, 2;
@%p121 bra BB77_160;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd533, %r66, 8;
add.s64 %rd534, %rd31, %rd533;
ld.u64 %rd535, [%rd534+8];
st.local.u64 [%rd689], %rd535;
add.s64 %rd689, %rd689, 8;

BB77_160:
setp.lt.s32	%p122, %r12, 3;
@%p122 bra BB77_163;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd536, %r67, 8;
add.s64 %rd537, %rd31, %rd536;
ld.u64 %rd538, [%rd537+16];
st.local.u64 [%rd689], %rd538;

BB77_163:
setp.eq.s32	%p123, %r12, 0;
@%p123 bra BB77_168;

add.u64 %rd547, %SP, 0;
cvta.to.local.u64 %rd548, %rd547;
ld.local.u64 %rd739, [%rd548];
mul.wide.u32 %rd549, %r12, 8;
add.s64 %rd550, %rd549, 34359738360;
shr.u64 %rd551, %rd550, 3;
cvt.u32.u64	%r13, %rd551;
setp.lt.s32	%p124, %r13, 1;
@%p124 bra BB77_166;

ld.local.u64 %rd554, [%rd548+8];
add.s64 %rd739, %rd554, %rd739;

BB77_166:
setp.lt.s32	%p125, %r13, 2;
@%p125 bra BB77_168;

ld.local.u64 %rd557, [%rd548+16];
add.s64 %rd739, %rd557, %rd739;

BB77_168:
bar.sync 0;
@%p123 bra BB77_170;

st.u64 [%rd145], %rd739;

BB77_170:
bar.sync 0;
setp.gt.s32	%p127, %r10, 767;
mov.u32 %r88, 256;
@%p127 bra BB77_172;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB77_172:
setp.eq.s32	%p128, %r88, 256;
@%p128 bra BB77_214;
bra.uni BB77_173;

BB77_214:
@%p23 bra BB77_216;

ld.u64 %rd570, [%rd31];
add.s64 %rd571, %rd570, %rd149;
st.u64 [%rd31], %rd571;

BB77_216:
setp.lt.s32	%p21, %r1, 1;
ld.u64 %rd691, [%rd145];
bar.sync 0;
@%p21 bra BB77_218;

ld.u64 %rd572, [%rd145+-8];
add.s64 %rd691, %rd572, %rd691;

BB77_218:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p161, %r1, 2;
@%p161 bra BB77_220;

ld.u64 %rd573, [%rd145+-16];
add.s64 %rd691, %rd573, %rd691;

BB77_220:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p162, %r1, 4;
@%p162 bra BB77_222;

ld.u64 %rd574, [%rd145+-32];
add.s64 %rd691, %rd574, %rd691;

BB77_222:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p163, %r1, 8;
@%p163 bra BB77_224;

ld.u64 %rd575, [%rd145+-64];
add.s64 %rd691, %rd575, %rd691;

BB77_224:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p164, %r1, 16;
@%p164 bra BB77_226;

ld.u64 %rd576, [%rd145+-128];
add.s64 %rd691, %rd576, %rd691;

BB77_226:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p165, %r1, 32;
@%p165 bra BB77_228;

ld.u64 %rd577, [%rd145+-256];
add.s64 %rd691, %rd577, %rd691;

BB77_228:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p166, %r1, 64;
@%p166 bra BB77_230;

ld.u64 %rd578, [%rd145+-512];
add.s64 %rd691, %rd578, %rd691;

BB77_230:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
setp.lt.s32	%p167, %r1, 128;
@%p167 bra BB77_232;

ld.u64 %rd579, [%rd145+-1024];
add.s64 %rd691, %rd579, %rd691;

BB77_232:
bar.sync 0;
st.u64 [%rd145], %rd691;
bar.sync 0;
ld.u64 %rd726, [%rd31+2040];
setp.eq.s32	%p168, %r1, 0;
mov.u64 %rd715, %rd149;
@%p168 bra BB77_234;

ld.u64 %rd715, [%rd145+-8];

BB77_234:
bar.sync 0;
st.u64 [%rd145], %rd715;
bar.sync 0;
bra.uni BB77_235;

BB77_173:
@%p23 bra BB77_175;

ld.u64 %rd558, [%rd31];
add.s64 %rd559, %rd558, %rd149;
st.u64 [%rd31], %rd559;

BB77_175:
setp.ge.s32	%p130, %r1, %r88;
mov.u64 %rd724, %rd149;
@%p130 bra BB77_177;

ld.u64 %rd180, [%rd145];
mov.u64 %rd724, %rd180;

BB77_177:
mov.u64 %rd707, %rd724;
mov.u64 %rd723, %rd707;
bar.sync 0;
setp.le.s32	%p131, %r1, %r88;
setp.gt.s32	%p132, %r1, 0;
and.pred %p133, %p131, %p132;
@!%p133 bra BB77_179;
bra.uni BB77_178;

BB77_178:
ld.u64 %rd560, [%rd145+-8];
add.s64 %rd723, %rd560, %rd723;

BB77_179:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p130 bra BB77_181;

st.u64 [%rd145], %rd722;

BB77_181:
setp.gt.s32	%p13, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p135, %r73, %r88;
and.pred %p136, %p135, %p13;
@!%p136 bra BB77_183;
bra.uni BB77_182;

BB77_182:
ld.u64 %rd561, [%rd145+-16];
add.s64 %rd722, %rd561, %rd722;

BB77_183:
mov.u64 %rd721, %rd722;
bar.sync 0;
@%p130 bra BB77_185;

st.u64 [%rd145], %rd721;

BB77_185:
setp.gt.s32	%p14, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p138, %r74, %r88;
and.pred %p139, %p138, %p14;
@!%p139 bra BB77_187;
bra.uni BB77_186;

BB77_186:
ld.u64 %rd562, [%rd145+-32];
add.s64 %rd721, %rd562, %rd721;

BB77_187:
mov.u64 %rd720, %rd721;
bar.sync 0;
@%p130 bra BB77_189;

st.u64 [%rd145], %rd720;

BB77_189:
setp.gt.s32	%p15, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p141, %r75, %r88;
and.pred %p142, %p141, %p15;
@!%p142 bra BB77_191;
bra.uni BB77_190;

BB77_190:
ld.u64 %rd563, [%rd145+-64];
add.s64 %rd720, %rd563, %rd720;

BB77_191:
mov.u64 %rd719, %rd720;
bar.sync 0;
@%p130 bra BB77_193;

st.u64 [%rd145], %rd719;

BB77_193:
setp.gt.s32	%p16, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p144, %r76, %r88;
and.pred %p145, %p144, %p16;
@!%p145 bra BB77_195;
bra.uni BB77_194;

BB77_194:
ld.u64 %rd564, [%rd145+-128];
add.s64 %rd719, %rd564, %rd719;

BB77_195:
mov.u64 %rd718, %rd719;
bar.sync 0;
@%p130 bra BB77_197;

st.u64 [%rd145], %rd718;

BB77_197:
setp.gt.s32	%p17, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p147, %r77, %r88;
and.pred %p148, %p147, %p17;
@!%p148 bra BB77_199;
bra.uni BB77_198;

BB77_198:
ld.u64 %rd565, [%rd145+-256];
add.s64 %rd718, %rd565, %rd718;

BB77_199:
mov.u64 %rd717, %rd718;
bar.sync 0;
@%p130 bra BB77_201;

st.u64 [%rd145], %rd717;

BB77_201:
setp.gt.s32	%p18, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p150, %r78, %r88;
and.pred %p151, %p150, %p18;
@!%p151 bra BB77_203;
bra.uni BB77_202;

BB77_202:
ld.u64 %rd566, [%rd145+-512];
add.s64 %rd717, %rd566, %rd717;

BB77_203:
mov.u64 %rd716, %rd717;
bar.sync 0;
@%p130 bra BB77_205;

st.u64 [%rd145], %rd716;

BB77_205:
setp.gt.s32	%p19, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p153, %r79, %r88;
and.pred %p154, %p153, %p19;
@!%p154 bra BB77_207;
bra.uni BB77_206;

BB77_206:
ld.u64 %rd567, [%rd145+-1024];
add.s64 %rd716, %rd567, %rd716;

BB77_207:
bar.sync 0;
@%p130 bra BB77_209;

st.u64 [%rd145], %rd716;

BB77_209:
setp.lt.s32	%p20, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd568, %r80, 8;
add.s64 %rd569, %rd31, %rd568;
ld.u64 %rd726, [%rd569];
not.pred %p156, %p20;
setp.eq.s32	%p157, %r1, 0;
or.pred %p158, %p157, %p156;
selp.b64	%rd690, %rd149, %rd716, %p20;
@%p158 bra BB77_211;

ld.u64 %rd690, [%rd145+-8];

BB77_211:
bar.sync 0;
@%p130 bra BB77_213;

st.u64 [%rd145], %rd690;

BB77_213:
bar.sync 0;

BB77_235:
mov.u64 %rd725, %rd726;
@%p123 bra BB77_237;

ld.u64 %rd739, [%rd145];

BB77_237:
add.u64 %rd580, %SP, 0;
cvta.to.local.u64 %rd225, %rd580;
bar.sync 0;
mul.wide.s32 %rd581, %r12, 8;
add.s64 %rd227, %rd225, %rd581;
setp.ge.u64	%p170, %rd225, %rd227;
@%p170 bra BB77_239;

mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd582, %r81, 8;
add.s64 %rd583, %rd31, %rd582;
st.u64 [%rd583], %rd739;
ld.local.u64 %rd586, [%rd225];
add.s64 %rd739, %rd586, %rd739;

BB77_239:
add.s64 %rd230, %rd225, 8;
setp.ge.u64	%p171, %rd230, %rd227;
@%p171 bra BB77_241;

mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd587, %r82, 8;
add.s64 %rd588, %rd31, %rd587;
st.u64 [%rd588+8], %rd739;
ld.local.u64 %rd591, [%rd225+8];
add.s64 %rd739, %rd591, %rd739;

BB77_241:
add.s64 %rd592, %rd230, 8;
setp.ge.u64	%p172, %rd592, %rd227;
@%p172 bra BB77_243;

mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd593, %r83, 8;
add.s64 %rd594, %rd31, %rd593;
st.u64 [%rd594+16], %rd739;

BB77_243:
bar.sync 0;
@%p112 bra BB77_255;
bra.uni BB77_244;

BB77_255:
mul.wide.s32 %rd607, %r1, 8;
add.s64 %rd608, %rd673, %rd607;
ld.u64 %rd609, [%rd145];
st.global.u64 [%rd608], %rd609;
ld.u64 %rd610, [%rd145+2048];
st.global.u64 [%rd608+2048], %rd610;
ld.u64 %rd611, [%rd145+4096];
st.global.u64 [%rd608+4096], %rd611;
bra.uni BB77_256;

BB77_244:
setp.ge.u64	%p173, %rd31, %rd168;
@%p173 bra BB77_256;

add.s64 %rd233, %rd675, %rd669;
mov.u64 %rd740, 0;
mov.u64 %rd741, %rd488;

BB77_246:
mov.u64 %rd236, %rd741;
add.s64 %rd596, %rd31, %rd740;
sub.s64 %rd237, %rd168, %rd596;
setp.gt.s64	%p174, %rd237, 6136;
add.s64 %rd238, %rd31, %rd236;
add.s64 %rd239, %rd233, %rd236;
@%p174 bra BB77_253;
bra.uni BB77_247;

BB77_253:
ld.u64 %rd603, [%rd238];
st.global.u64 [%rd239], %rd603;
ld.u64 %rd604, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd604;
ld.u64 %rd605, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd605;
bra.uni BB77_254;

BB77_247:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd597, %r1;
setp.ge.s64	%p175, %rd597, %rd240;
@%p175 bra BB77_249;

ld.u64 %rd598, [%rd238];
st.global.u64 [%rd239], %rd598;

BB77_249:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd599, %r84;
setp.ge.s64	%p176, %rd599, %rd240;
@%p176 bra BB77_251;

ld.u64 %rd600, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd600;

BB77_251:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd601, %r85;
setp.ge.s64	%p177, %rd601, %rd240;
@%p177 bra BB77_254;

ld.u64 %rd602, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd602;

BB77_254:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd740, %rd740, 6144;
add.s64 %rd606, %rd31, %rd740;
setp.lt.u64	%p178, %rd606, %rd168;
mov.u64 %rd741, %rd241;
@%p178 bra BB77_246;

BB77_256:
bar.sync 0;
add.s64 %rd687, %rd151, 6144;
add.s64 %rd673, %rd673, 6144;
add.s64 %rd670, %rd150, 6144;
mov.u64 %rd682, %rd670;
sub.s64 %rd612, %rd670, %rd30;
setp.lt.s64	%p179, %rd612, 0;
add.s64 %rd669, %rd669, 6144;
@%p179 bra BB77_142;

BB77_257:
@%p23 bra BB77_273;


	{ 
.reg .pred p; 
isspacep.shared p, %rd31; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p181, %r86, 0;
@%p181 bra BB77_272;

mov.u64 %rd614, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd615, %rd614;
sub.s64 %rd249, %rd31, %rd615;
setp.eq.s64	%p182, %rd31, 0;
@%p182 bra BB77_273;

add.s64 %rd616, %rd249, -16;
add.s64 %rd618, %rd614, %rd616;
add.s64 %rd251, %rd615, %rd616;
ld.shared.u8 %rs30, [%rd618];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd618], %rs31;
ld.shared.u64 %rd252, [%rd618+8];
setp.eq.s64	%p183, %rd252, 0;
mov.u64 %rd745, %rd251;
@%p183 bra BB77_266;

mov.u64 %rd253, %rd251;
ld.u8 %rs32, [%rd252];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p184, %rs33, 1;
mov.u64 %rd745, %rd253;
@!%p184 bra BB77_266;
bra.uni BB77_262;

BB77_262:
ld.u64 %rd255, [%rd252];
shr.u64 %rd256, %rd255, 1;
add.s64 %rd257, %rd252, 16;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u64 %rd620, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p185, %rd258, %rd620;
mov.u64 %rd745, %rd252;
@%p185 bra BB77_266;

ld.u8 %rs34, [%rd258];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p186, %rs35, 1;
mov.u64 %rd742, %rd252;
mov.u64 %rd745, %rd742;
@!%p186 bra BB77_266;
bra.uni BB77_264;

BB77_264:
ld.u64 %rd621, [%rd258];
shr.u64 %rd622, %rd621, 1;
add.s64 %rd623, %rd622, %rd256;
add.s64 %rd624, %rd623, 16;
shl.b64 %rd625, %rd624, 1;
and.b64 %rd626, %rd255, 1;
or.b64 %rd627, %rd625, %rd626;
st.u64 [%rd252], %rd627;
and.b64 %rd259, %rd624, 9223372036854775807;
add.s64 %rd628, %rd257, %rd259;
ld.shared.u64 %rd629, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd628, %rd629;
mov.u64 %rd743, %rd252;
mov.u64 %rd745, %rd743;
@%p187 bra BB77_266;

add.s64 %rd630, %rd259, %rd257;
st.u64 [%rd630+8], %rd252;
mov.u64 %rd745, %rd252;

BB77_266:
ld.u64 %rd262, [%rd745];
shr.u64 %rd263, %rd262, 1;
add.s64 %rd264, %rd745, 16;
add.s64 %rd265, %rd264, %rd263;
ld.shared.u64 %rd631, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p188, %rd265, %rd631;
@%p188 bra BB77_270;

ld.u8 %rs36, [%rd265];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p189, %rs37, 1;
@!%p189 bra BB77_273;
bra.uni BB77_268;

BB77_268:
ld.u64 %rd632, [%rd265];
shr.u64 %rd633, %rd632, 1;
add.s64 %rd634, %rd633, %rd263;
add.s64 %rd635, %rd634, 16;
shl.b64 %rd636, %rd635, 1;
and.b64 %rd637, %rd262, 1;
or.b64 %rd638, %rd636, %rd637;
st.u64 [%rd745], %rd638;
and.b64 %rd266, %rd635, 9223372036854775807;
add.s64 %rd639, %rd264, %rd266;
ld.shared.u64 %rd640, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd639, %rd640;
@%p190 bra BB77_273;

add.s64 %rd641, %rd266, %rd264;
st.u64 [%rd641+8], %rd745;
bra.uni BB77_273;

BB77_272:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd31;
call.uni 
free, 
(
param0
);


	}

BB77_273:
bar.sync 0;
ret;

BB77_270:
setp.lt.u64	%p191, %rd265, %rd745;
@%p191 bra BB77_273;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd745;
bra.uni BB77_273;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB78_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd12;

BB78_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB78_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB78_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB78_4;

BB78_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB79_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd19;

BB79_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB79_4;

BB79_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB79_3;

BB79_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot80[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<39>;
.reg .b32 %r<95>;
.reg .b64 %rd<895>;


mov.u64 %rd894, __local_depot80;
cvta.local.u64 %SP, %rd894;
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd362, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd360, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd363, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+72];
cvta.to.global.u64 %rd1, %rd363;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p21, %r1, 0;
mov.u64 %rd364, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE;
cvta.shared.u64 %rd365, %rd364;
setp.eq.s64	%p22, %rd365, 0;
or.pred %p23, %p21, %p22;
@%p23 bra BB80_2;

cvt.s64.s32	%rd366, %r28;
mov.u32 %r32, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE], %r32;
mov.u64 %rd367, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd368, %rd367;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd368;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16], %rd366;

BB80_2:
cvta.to.global.u64 %rd6, %rd362;
mov.u32 %r33, %ctaid.x;
add.s32 %r3, %r33, %r27;
bar.sync 0;
ld.param.u64 %rd758, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd757, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd756, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
cvt.s64.s32	%rd369, %r3;
mul.lo.s64 %rd370, %rd369, %rd756;
min.s64 %rd7, %rd757, %rd369;
add.s64 %rd8, %rd7, %rd370;
setp.lt.s64	%p24, %rd369, %rd757;
selp.u64	%rd371, 1, 0, %p24;
add.s64 %rd372, %rd371, %rd756;
add.s64 %rd373, %rd372, %rd8;
mul.lo.s64 %rd374, %rd373, %rd360;
min.s64 %rd9, %rd374, %rd758;
mul.wide.s32 %rd375, %r3, 8;
add.s64 %rd376, %rd6, %rd375;
ld.global.u64 %rd885, [%rd376];
bar.sync 0;
@%p21 bra BB80_23;

ld.shared.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
mov.u64 %rd766, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd773, %rd766;
setp.eq.s64	%p26, %rd11, %rd773;
mov.u64 %rd771, %rd11;
@%p26 bra BB80_7;

mov.u64 %rd772, %rd771;

BB80_5:
mov.u64 %rd768, %rd773;
mov.u64 %rd771, %rd772;
mov.u64 %rd772, %rd768;
ld.shared.u8 %rs23, [%rd766];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p27, %rs24, 1;
not.pred %p28, %p27;
ld.shared.u64 %rd16, [%rd766];
setp.lt.u64	%p29, %rd16, 18432;
or.pred %p30, %p28, %p29;
@!%p30 bra BB80_7;
bra.uni BB80_6;

BB80_6:
shr.u64 %rd379, %rd16, 1;
add.s64 %rd380, %rd766, %rd379;
add.s64 %rd766, %rd380, 16;
add.s64 %rd381, %rd772, %rd379;
add.s64 %rd773, %rd381, 16;
setp.ne.s64	%p31, %rd773, %rd11;
mov.u64 %rd771, %rd772;
@%p31 bra BB80_5;

BB80_7:
setp.eq.s64	%p33, %rd771, %rd11;
mov.pred %p243, 0;
@%p33 bra BB80_9;

ld.u64 %rd383, [%rd771];
shr.u64 %rd384, %rd383, 1;
add.s64 %rd385, %rd771, %rd384;
add.s64 %rd777, %rd385, 16;
setp.ne.s64	%p243, %rd777, %rd11;

BB80_9:
@%p243 bra BB80_15;
bra.uni BB80_10;

BB80_15:
ld.u64 %rd27, [%rd777];
and.b64 %rd400, %rd27, -32;
setp.eq.s64	%p37, %rd400, 18432;
cvt.u16.u64	%rs38, %rd27;
@%p37 bra BB80_18;

add.s64 %rd28, %rd777, 16;
ld.u64 %rd401, [%rd777+9232];
and.b64 %rd402, %rd401, 1;
add.s64 %rd403, %rd27, -18464;
and.b64 %rd404, %rd403, -2;
or.b64 %rd405, %rd402, %rd404;
st.u64 [%rd777+9232], %rd405;
st.u64 [%rd777+9240], %rd777;
cvt.u16.u64	%rs26, %rd403;
or.b16 %rs27, %rs26, 1;
and.b64 %rd406, %rd27, 1;
or.b64 %rd407, %rd406, 18432;
st.u64 [%rd777], %rd407;
st.u8 [%rd777+9232], %rs27;
ld.u64 %rd408, [%rd777+9232];
shr.u64 %rd29, %rd408, 1;
add.s64 %rd409, %rd29, %rd28;
add.s64 %rd410, %rd409, 9232;
ld.shared.u64 %rd411, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p38, %rd410, %rd411;
cvt.u16.u64	%rs28, %rd27;
and.b16 %rs38, %rs28, 1;
@%p38 bra BB80_18;

add.s64 %rd412, %rd28, 9216;
st.u64 [%rd409+9240], %rd412;
ld.u8 %rs38, [%rd777];

BB80_18:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd777], %rs29;
bra.uni BB80_19;

BB80_10:
mov.u64 %rd387, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd388, %rd387;
sub.s64 %rd389, %rd11, %rd388;
add.s64 %rd390, %rd389, 9232;
ld.shared.u64 %rd391, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+16];
setp.gt.u64	%p34, %rd390, %rd391;
mov.u64 %rd775, -1;
mov.u64 %rd776, %rd11;
@%p34 bra BB80_12;

add.s64 %rd22, %rd11, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd22;
mov.u64 %rd775, %rd22;
mov.u64 %rd776, %rd22;

BB80_12:
mov.u64 %rd23, %rd776;
setp.eq.s64	%p35, %rd775, -1;
@%p35 bra BB80_14;

mov.u64 %rd392, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd393, %rd392;
sub.s64 %rd394, %rd11, %rd393;
add.s64 %rd395, %rd392, %rd394;
ld.shared.u64 %rd396, [%rd395];
and.b64 %rd397, %rd396, 1;
or.b64 %rd398, %rd397, 18432;
st.shared.u64 [%rd395], %rd398;
st.shared.u64 [%rd395+8], %rd771;
mov.u16 %rs25, 0;
st.shared.u8 [%rd395], %rs25;

BB80_14:
mov.u64 %rd777, %rd11;
setp.eq.s64	%p36, %rd11, %rd23;
mov.u64 %rd778, 0;
@%p36 bra BB80_20;

BB80_19:
add.s64 %rd778, %rd777, 16;

BB80_20:
mov.u64 %rd779, %rd778;
setp.ne.s64	%p39, %rd778, 0;
@%p39 bra BB80_22;

mov.u64 %rd414, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd414;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd779, [retval0+0];


	}

BB80_22:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result], %rd779;

BB80_23:
ld.param.u64 %rd765, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd751, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd415, %rd751;
mul.lo.s64 %rd416, %rd8, %rd765;
shl.b64 %rd417, %rd9, 3;
add.s64 %rd36, %rd751, %rd417;
shl.b64 %rd418, %rd416, 3;
add.s64 %rd825, %rd415, %rd418;
add.s64 %rd818, %rd751, %rd418;
bar.sync 0;
ld.shared.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_195585_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r34, 1, 0, p; 
} 


	setp.eq.s32	%p40, %r34, 0;
sub.s64 %rd41, %rd417, %rd418;
add.u64 %rd426, %SP, 0;
cvta.to.local.u64 %rd42, %rd426;
@%p40 bra BB80_194;

setp.lt.s64	%p41, %rd41, 1;
@%p41 bra BB80_364;

add.s64 %rd806, %rd1, %rd418;
mov.u64 %rd427, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd428, %rd427;
sub.s64 %rd429, %rd40, %rd428;
add.s64 %rd44, %rd427, %rd429;
mov.u64 %rd780, %rd818;
cvt.s64.s32	%rd47, %r1;
mul.wide.s32 %rd430, %r1, 8;
add.s64 %rd48, %rd44, %rd430;
mul.wide.s32 %rd49, %r1, -9;
mul.lo.s32 %r37, %r1, 9;
mul.wide.s32 %rd431, %r37, 8;
add.s64 %rd50, %rd44, %rd431;
add.s64 %rd51, %rd42, 8;
add.s32 %r38, %r1, 128;
cvt.s64.s32	%rd52, %r38;
add.s32 %r39, %r1, 256;
cvt.s64.s32	%rd53, %r39;
add.s32 %r40, %r1, 384;
cvt.s64.s32	%rd54, %r40;
add.s32 %r41, %r1, 512;
cvt.s64.s32	%rd55, %r41;
add.s32 %r42, %r1, 640;
cvt.s64.s32	%rd56, %r42;
add.s32 %r43, %r1, 768;
cvt.s64.s32	%rd57, %r43;
add.s32 %r44, %r1, 896;
cvt.s64.s32	%rd58, %r44;
add.s32 %r45, %r1, 1024;
cvt.s64.s32	%rd59, %r45;
add.s32 %r4, %r1, -2;

BB80_26:
mov.u64 %rd61, %rd885;
mov.u64 %rd820, %rd825;
mov.u64 %rd63, %rd820;
mov.u64 %rd813, %rd818;
mov.u64 %rd62, %rd813;
mov.u64 %rd804, %rd806;
mov.u64 %rd64, %rd804;
mov.u64 %rd60, %rd780;
sub.s64 %rd434, %rd60, %rd36;
shr.u64 %rd435, %rd434, 3;
neg.s64 %rd436, %rd435;
cvt.u32.u64	%r46, %rd436;
mov.u32 %r47, 1152;
min.s32 %r5, %r46, %r47;
setp.eq.s32	%p42, %r5, 1152;
@%p42 bra BB80_50;
bra.uni BB80_27;

BB80_50:
shl.b64 %rd461, %rd47, 3;
add.s64 %rd462, %rd63, %rd461;
ld.global.u64 %rd463, [%rd462];
ld.global.u64 %rd464, [%rd462+1024];
ld.global.u64 %rd465, [%rd462+2048];
ld.global.u64 %rd466, [%rd462+3072];
ld.global.u64 %rd467, [%rd462+4096];
ld.global.u64 %rd468, [%rd462+5120];
ld.global.u64 %rd469, [%rd462+6144];
ld.global.u64 %rd470, [%rd462+7168];
ld.global.u64 %rd471, [%rd462+8192];
st.shared.u64 [%rd48], %rd463;
st.shared.u64 [%rd48+1024], %rd464;
st.shared.u64 [%rd48+2048], %rd465;
st.shared.u64 [%rd48+3072], %rd466;
st.shared.u64 [%rd48+4096], %rd467;
st.shared.u64 [%rd48+5120], %rd468;
st.shared.u64 [%rd48+6144], %rd469;
st.shared.u64 [%rd48+7168], %rd470;
st.shared.u64 [%rd48+8192], %rd471;
mov.u64 %rd783, 1152;
bra.uni BB80_51;

BB80_27:
cvt.s64.s32	%rd783, %r5;
setp.lt.s32	%p43, %r5, 1;
@%p43 bra BB80_51;

shl.b64 %rd437, %rd783, 3;
add.s64 %rd66, %rd62, %rd437;
mov.u64 %rd782, %rd44;
mov.u64 %rd781, %rd62;
mov.u64 %rd817, %rd62;
mov.u64 %rd824, %rd63;

BB80_29:
mov.u64 %rd72, %rd824;
mov.u64 %rd71, %rd817;
mov.u64 %rd69, %rd781;
sub.s64 %rd438, %rd69, %rd66;
shr.s64 %rd439, %rd438, 3;
neg.s64 %rd73, %rd439;
setp.gt.s64	%p44, %rd73, 1151;
shl.b64 %rd440, %rd47, 3;
add.s64 %rd74, %rd72, %rd440;
add.s64 %rd75, %rd782, %rd440;
@%p44 bra BB80_48;
bra.uni BB80_30;

BB80_48:
ld.global.u64 %rd450, [%rd74];
ld.global.u64 %rd451, [%rd74+1024];
ld.global.u64 %rd452, [%rd74+2048];
ld.global.u64 %rd453, [%rd74+3072];
ld.global.u64 %rd454, [%rd74+4096];
ld.global.u64 %rd455, [%rd74+5120];
ld.global.u64 %rd456, [%rd74+6144];
ld.global.u64 %rd457, [%rd74+7168];
ld.global.u64 %rd458, [%rd74+8192];
st.shared.u64 [%rd75], %rd450;
st.shared.u64 [%rd75+1024], %rd451;
st.shared.u64 [%rd75+2048], %rd452;
st.shared.u64 [%rd75+3072], %rd453;
st.shared.u64 [%rd75+4096], %rd454;
st.shared.u64 [%rd75+5120], %rd455;
st.shared.u64 [%rd75+6144], %rd456;
st.shared.u64 [%rd75+7168], %rd457;
st.shared.u64 [%rd75+8192], %rd458;
bra.uni BB80_49;

BB80_30:
setp.ge.s64	%p45, %rd47, %rd73;
@%p45 bra BB80_32;

ld.global.u64 %rd441, [%rd74];
st.shared.u64 [%rd75], %rd441;

BB80_32:
setp.ge.s64	%p46, %rd52, %rd73;
@%p46 bra BB80_34;

ld.global.u64 %rd442, [%rd74+1024];
st.shared.u64 [%rd75+1024], %rd442;

BB80_34:
setp.ge.s64	%p47, %rd53, %rd73;
@%p47 bra BB80_36;

ld.global.u64 %rd443, [%rd74+2048];
st.shared.u64 [%rd75+2048], %rd443;

BB80_36:
setp.ge.s64	%p48, %rd54, %rd73;
@%p48 bra BB80_38;

ld.global.u64 %rd444, [%rd74+3072];
st.shared.u64 [%rd75+3072], %rd444;

BB80_38:
setp.ge.s64	%p49, %rd55, %rd73;
@%p49 bra BB80_40;

ld.global.u64 %rd445, [%rd74+4096];
st.shared.u64 [%rd75+4096], %rd445;

BB80_40:
setp.ge.s64	%p50, %rd56, %rd73;
@%p50 bra BB80_42;

ld.global.u64 %rd446, [%rd74+5120];
st.shared.u64 [%rd75+5120], %rd446;

BB80_42:
setp.ge.s64	%p51, %rd57, %rd73;
@%p51 bra BB80_44;

ld.global.u64 %rd447, [%rd74+6144];
st.shared.u64 [%rd75+6144], %rd447;

BB80_44:
setp.ge.s64	%p52, %rd58, %rd73;
@%p52 bra BB80_46;

ld.global.u64 %rd448, [%rd74+7168];
st.shared.u64 [%rd75+7168], %rd448;

BB80_46:
setp.ge.s64	%p53, %rd59, %rd73;
@%p53 bra BB80_49;

ld.global.u64 %rd449, [%rd74+8192];
st.shared.u64 [%rd75+8192], %rd449;

BB80_49:
add.s64 %rd76, %rd72, 9216;
add.s64 %rd782, %rd782, 9216;
add.s64 %rd781, %rd71, 9216;
mov.u64 %rd78, %rd781;
sub.s64 %rd459, %rd66, %rd781;
setp.gt.s64	%p54, %rd459, 0;
mov.u64 %rd817, %rd78;
mov.u64 %rd824, %rd76;
@%p54 bra BB80_29;

BB80_51:
bar.sync 0;
and.b64 %rd473, %rd783, 2305843009213693951;
cvt.u32.u64	%r6, %rd783;
add.s64 %rd474, %rd473, %rd49;
cvt.u32.u64	%r48, %rd474;
mov.u32 %r49, 9;
min.s32 %r7, %r48, %r49;
mov.u32 %r50, 0;
max.s32 %r8, %r7, %r50;
setp.gt.u32	%p55, %r8, 8;
@%p55 bra BB80_70;
bra.uni BB80_52;

BB80_70:
ld.shared.u64 %rd485, [%rd50];
ld.shared.u64 %rd486, [%rd50+8];
ld.shared.u64 %rd487, [%rd50+16];
ld.shared.u64 %rd488, [%rd50+24];
ld.shared.u64 %rd489, [%rd50+32];
ld.shared.u64 %rd490, [%rd50+40];
ld.shared.u64 %rd491, [%rd50+48];
ld.shared.u64 %rd492, [%rd50+56];
ld.shared.u64 %rd493, [%rd50+64];
st.local.u64 [%rd42], %rd485;
st.local.u64 [%rd42+8], %rd486;
st.local.u64 [%rd42+16], %rd487;
st.local.u64 [%rd42+24], %rd488;
st.local.u64 [%rd42+32], %rd489;
st.local.u64 [%rd42+40], %rd490;
st.local.u64 [%rd42+48], %rd491;
st.local.u64 [%rd42+56], %rd492;
st.local.u64 [%rd42+64], %rd493;
bra.uni BB80_71;

BB80_52:
setp.lt.s32	%p56, %r7, 1;
mov.u64 %rd798, %rd42;
@%p56 bra BB80_54;

ld.shared.u64 %rd476, [%rd50];
st.local.u64 [%rd42], %rd476;
mov.u64 %rd798, %rd51;

BB80_54:
mov.u64 %rd784, %rd798;
mov.u64 %rd797, %rd784;
setp.lt.s32	%p57, %r8, 2;
@%p57 bra BB80_56;

ld.shared.u64 %rd477, [%rd50+8];
st.local.u64 [%rd797], %rd477;
add.s64 %rd797, %rd797, 8;

BB80_56:
mov.u64 %rd796, %rd797;
setp.lt.s32	%p58, %r8, 3;
@%p58 bra BB80_58;

ld.shared.u64 %rd478, [%rd50+16];
st.local.u64 [%rd796], %rd478;
add.s64 %rd796, %rd796, 8;

BB80_58:
mov.u64 %rd795, %rd796;
setp.lt.s32	%p59, %r8, 4;
@%p59 bra BB80_60;

ld.shared.u64 %rd479, [%rd50+24];
st.local.u64 [%rd795], %rd479;
add.s64 %rd795, %rd795, 8;

BB80_60:
mov.u64 %rd794, %rd795;
setp.lt.s32	%p60, %r8, 5;
@%p60 bra BB80_62;

ld.shared.u64 %rd480, [%rd50+32];
st.local.u64 [%rd794], %rd480;
add.s64 %rd794, %rd794, 8;

BB80_62:
mov.u64 %rd793, %rd794;
setp.lt.s32	%p61, %r8, 6;
@%p61 bra BB80_64;

ld.shared.u64 %rd481, [%rd50+40];
st.local.u64 [%rd793], %rd481;
add.s64 %rd793, %rd793, 8;

BB80_64:
mov.u64 %rd792, %rd793;
setp.lt.s32	%p62, %r8, 7;
@%p62 bra BB80_66;

ld.shared.u64 %rd482, [%rd50+48];
st.local.u64 [%rd792], %rd482;
add.s64 %rd792, %rd792, 8;

BB80_66:
mov.u64 %rd791, %rd792;
setp.lt.s32	%p63, %r8, 8;
@%p63 bra BB80_68;

ld.shared.u64 %rd483, [%rd50+56];
st.local.u64 [%rd791], %rd483;
add.s64 %rd791, %rd791, 8;

BB80_68:
setp.lt.s32	%p64, %r8, 9;
@%p64 bra BB80_71;

ld.shared.u64 %rd484, [%rd50+64];
st.local.u64 [%rd791], %rd484;

BB80_71:
setp.eq.s32	%p65, %r8, 0;
@%p65 bra BB80_88;

ld.local.u64 %rd801, [%rd42];
mul.wide.u32 %rd495, %r8, 8;
add.s64 %rd496, %rd495, 34359738360;
shr.u64 %rd497, %rd496, 3;
cvt.u32.u64	%r9, %rd497;
setp.lt.s32	%p66, %r9, 1;
@%p66 bra BB80_74;

ld.local.u64 %rd498, [%rd42+8];
add.s64 %rd801, %rd498, %rd801;

BB80_74:
setp.lt.s32	%p67, %r9, 2;
@%p67 bra BB80_76;

ld.local.u64 %rd499, [%rd42+16];
add.s64 %rd801, %rd499, %rd801;

BB80_76:
setp.lt.s32	%p68, %r9, 3;
@%p68 bra BB80_78;

ld.local.u64 %rd500, [%rd42+24];
add.s64 %rd801, %rd500, %rd801;

BB80_78:
setp.lt.s32	%p69, %r9, 4;
@%p69 bra BB80_80;

ld.local.u64 %rd501, [%rd42+32];
add.s64 %rd801, %rd501, %rd801;

BB80_80:
setp.lt.s32	%p70, %r9, 5;
@%p70 bra BB80_82;

ld.local.u64 %rd502, [%rd42+40];
add.s64 %rd801, %rd502, %rd801;

BB80_82:
setp.lt.s32	%p71, %r9, 6;
@%p71 bra BB80_84;

ld.local.u64 %rd503, [%rd42+48];
add.s64 %rd801, %rd503, %rd801;

BB80_84:
setp.lt.s32	%p72, %r9, 7;
@%p72 bra BB80_86;

ld.local.u64 %rd504, [%rd42+56];
add.s64 %rd801, %rd504, %rd801;

BB80_86:
setp.lt.s32	%p73, %r9, 8;
@%p73 bra BB80_88;

ld.local.u64 %rd505, [%rd42+64];
add.s64 %rd801, %rd505, %rd801;

BB80_88:
bar.sync 0;
@%p65 bra BB80_90;

st.shared.u64 [%rd48], %rd801;

BB80_90:
bar.sync 0;
setp.gt.s32	%p75, %r6, 1151;
mov.u32 %r93, 128;
@%p75 bra BB80_92;

add.s32 %r52, %r6, 8;
mul.hi.s32 %r53, %r52, 954437177;
shr.u32 %r54, %r53, 31;
shr.s32 %r55, %r53, 1;
add.s32 %r93, %r55, %r54;

BB80_92:
setp.eq.s32	%p76, %r93, 128;
@%p76 bra BB80_130;
bra.uni BB80_93;

BB80_130:
@%p21 bra BB80_132;

ld.shared.u64 %rd517, [%rd44];
add.s64 %rd518, %rd517, %rd61;
st.shared.u64 [%rd44], %rd518;

BB80_132:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd800, [%rd48];
bar.sync 0;
@%p10 bra BB80_134;

ld.shared.u64 %rd519, [%rd48+-8];
add.s64 %rd800, %rd519, %rd800;

BB80_134:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p106, %r1, 2;
@%p106 bra BB80_136;

ld.shared.u64 %rd520, [%rd48+-16];
add.s64 %rd800, %rd520, %rd800;

BB80_136:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p107, %r1, 4;
@%p107 bra BB80_138;

ld.shared.u64 %rd521, [%rd48+-32];
add.s64 %rd800, %rd521, %rd800;

BB80_138:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p108, %r1, 8;
@%p108 bra BB80_140;

ld.shared.u64 %rd522, [%rd48+-64];
add.s64 %rd800, %rd522, %rd800;

BB80_140:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p109, %r1, 16;
@%p109 bra BB80_142;

ld.shared.u64 %rd523, [%rd48+-128];
add.s64 %rd800, %rd523, %rd800;

BB80_142:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p110, %r1, 32;
@%p110 bra BB80_144;

ld.shared.u64 %rd524, [%rd48+-256];
add.s64 %rd800, %rd524, %rd800;

BB80_144:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
setp.lt.s32	%p111, %r1, 64;
@%p111 bra BB80_146;

ld.shared.u64 %rd525, [%rd48+-512];
add.s64 %rd800, %rd525, %rd800;

BB80_146:
bar.sync 0;
st.shared.u64 [%rd48], %rd800;
bar.sync 0;
ld.shared.u64 %rd886, [%rd44+1016];
setp.eq.s32	%p112, %r1, 0;
mov.u64 %rd876, %rd61;
@%p112 bra BB80_148;

ld.shared.u64 %rd876, [%rd48+-8];

BB80_148:
bar.sync 0;
st.shared.u64 [%rd48], %rd876;
bar.sync 0;
bra.uni BB80_149;

BB80_93:
@%p21 bra BB80_95;

ld.shared.u64 %rd506, [%rd44];
add.s64 %rd507, %rd506, %rd61;
st.shared.u64 [%rd44], %rd507;

BB80_95:
setp.ge.s32	%p78, %r1, %r93;
mov.u64 %rd884, %rd61;
@%p78 bra BB80_97;

ld.shared.u64 %rd116, [%rd48];
mov.u64 %rd884, %rd116;

BB80_97:
mov.u64 %rd849, %rd884;
mov.u64 %rd883, %rd849;
bar.sync 0;
setp.le.s32	%p79, %r1, %r93;
setp.gt.s32	%p80, %r1, 0;
and.pred %p81, %p79, %p80;
@!%p81 bra BB80_99;
bra.uni BB80_98;

BB80_98:
ld.shared.u64 %rd508, [%rd48+-8];
add.s64 %rd883, %rd508, %rd883;

BB80_99:
mov.u64 %rd882, %rd883;
bar.sync 0;
@%p78 bra BB80_101;

st.shared.u64 [%rd48], %rd882;

BB80_101:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p83, %r4, %r93;
and.pred %p84, %p83, %p3;
@!%p84 bra BB80_103;
bra.uni BB80_102;

BB80_102:
ld.shared.u64 %rd509, [%rd48+-16];
add.s64 %rd882, %rd509, %rd882;

BB80_103:
mov.u64 %rd881, %rd882;
bar.sync 0;
@%p78 bra BB80_105;

st.shared.u64 [%rd48], %rd881;

BB80_105:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r56, %r4, -2;
setp.lt.s32	%p86, %r56, %r93;
and.pred %p87, %p86, %p4;
@!%p87 bra BB80_107;
bra.uni BB80_106;

BB80_106:
ld.shared.u64 %rd510, [%rd48+-32];
add.s64 %rd881, %rd510, %rd881;

BB80_107:
mov.u64 %rd880, %rd881;
bar.sync 0;
@%p78 bra BB80_109;

st.shared.u64 [%rd48], %rd880;

BB80_109:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r57, %r4, -6;
setp.lt.s32	%p89, %r57, %r93;
and.pred %p90, %p89, %p5;
@!%p90 bra BB80_111;
bra.uni BB80_110;

BB80_110:
ld.shared.u64 %rd511, [%rd48+-64];
add.s64 %rd880, %rd511, %rd880;

BB80_111:
mov.u64 %rd879, %rd880;
bar.sync 0;
@%p78 bra BB80_113;

st.shared.u64 [%rd48], %rd879;

BB80_113:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r58, %r4, -14;
setp.lt.s32	%p92, %r58, %r93;
and.pred %p93, %p92, %p6;
@!%p93 bra BB80_115;
bra.uni BB80_114;

BB80_114:
ld.shared.u64 %rd512, [%rd48+-128];
add.s64 %rd879, %rd512, %rd879;

BB80_115:
mov.u64 %rd878, %rd879;
bar.sync 0;
@%p78 bra BB80_117;

st.shared.u64 [%rd48], %rd878;

BB80_117:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r59, %r4, -30;
setp.lt.s32	%p95, %r59, %r93;
and.pred %p96, %p95, %p7;
@!%p96 bra BB80_119;
bra.uni BB80_118;

BB80_118:
ld.shared.u64 %rd513, [%rd48+-256];
add.s64 %rd878, %rd513, %rd878;

BB80_119:
mov.u64 %rd877, %rd878;
bar.sync 0;
@%p78 bra BB80_121;

st.shared.u64 [%rd48], %rd877;

BB80_121:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r60, %r4, -62;
setp.lt.s32	%p98, %r60, %r93;
and.pred %p99, %p98, %p8;
@!%p99 bra BB80_123;
bra.uni BB80_122;

BB80_122:
ld.shared.u64 %rd514, [%rd48+-512];
add.s64 %rd877, %rd514, %rd877;

BB80_123:
bar.sync 0;
@%p78 bra BB80_125;

st.shared.u64 [%rd48], %rd877;

BB80_125:
setp.lt.s32	%p9, %r1, %r93;
bar.sync 0;
add.s32 %r61, %r93, -1;
mul.wide.s32 %rd515, %r61, 8;
add.s64 %rd516, %rd44, %rd515;
ld.shared.u64 %rd886, [%rd516];
not.pred %p101, %p9;
setp.eq.s32	%p102, %r1, 0;
or.pred %p103, %p102, %p101;
selp.b64	%rd799, %rd61, %rd877, %p9;
@%p103 bra BB80_127;

ld.shared.u64 %rd799, [%rd48+-8];

BB80_127:
bar.sync 0;
@%p78 bra BB80_129;

st.shared.u64 [%rd48], %rd799;

BB80_129:
bar.sync 0;

BB80_149:
mov.u64 %rd885, %rd886;
@%p65 bra BB80_151;

ld.shared.u64 %rd801, [%rd48];

BB80_151:
bar.sync 0;
mul.wide.s32 %rd526, %r8, 8;
add.s64 %rd157, %rd42, %rd526;
setp.ge.u64	%p114, %rd42, %rd157;
@%p114 bra BB80_153;

st.shared.u64 [%rd50], %rd801;
ld.local.u64 %rd527, [%rd42];
add.s64 %rd801, %rd527, %rd801;

BB80_153:
setp.ge.u64	%p115, %rd51, %rd157;
@%p115 bra BB80_155;

st.shared.u64 [%rd50+8], %rd801;
ld.local.u64 %rd528, [%rd42+8];
add.s64 %rd801, %rd528, %rd801;

BB80_155:
add.s64 %rd529, %rd51, 8;
setp.ge.u64	%p116, %rd529, %rd157;
@%p116 bra BB80_157;

st.shared.u64 [%rd50+16], %rd801;
ld.local.u64 %rd530, [%rd42+16];
add.s64 %rd801, %rd530, %rd801;

BB80_157:
add.s64 %rd531, %rd51, 16;
setp.ge.u64	%p117, %rd531, %rd157;
@%p117 bra BB80_159;

st.shared.u64 [%rd50+24], %rd801;
ld.local.u64 %rd532, [%rd42+24];
add.s64 %rd801, %rd532, %rd801;

BB80_159:
add.s64 %rd533, %rd51, 24;
setp.ge.u64	%p118, %rd533, %rd157;
@%p118 bra BB80_161;

st.shared.u64 [%rd50+32], %rd801;
ld.local.u64 %rd534, [%rd42+32];
add.s64 %rd801, %rd534, %rd801;

BB80_161:
add.s64 %rd535, %rd51, 32;
setp.ge.u64	%p119, %rd535, %rd157;
@%p119 bra BB80_163;

st.shared.u64 [%rd50+40], %rd801;
ld.local.u64 %rd536, [%rd42+40];
add.s64 %rd801, %rd536, %rd801;

BB80_163:
add.s64 %rd537, %rd51, 40;
setp.ge.u64	%p120, %rd537, %rd157;
@%p120 bra BB80_165;

st.shared.u64 [%rd50+48], %rd801;
ld.local.u64 %rd538, [%rd42+48];
add.s64 %rd801, %rd538, %rd801;

BB80_165:
add.s64 %rd539, %rd51, 48;
setp.ge.u64	%p121, %rd539, %rd157;
@%p121 bra BB80_167;

st.shared.u64 [%rd50+56], %rd801;
ld.local.u64 %rd540, [%rd42+56];
add.s64 %rd801, %rd540, %rd801;

BB80_167:
add.s64 %rd541, %rd51, 56;
setp.ge.u64	%p122, %rd541, %rd157;
@%p122 bra BB80_169;

st.shared.u64 [%rd50+64], %rd801;

BB80_169:
bar.sync 0;
@%p42 bra BB80_192;
bra.uni BB80_170;

BB80_192:
shl.b64 %rd562, %rd47, 3;
add.s64 %rd563, %rd64, %rd562;
ld.shared.u64 %rd564, [%rd48];
ld.shared.u64 %rd565, [%rd48+1024];
ld.shared.u64 %rd566, [%rd48+2048];
ld.shared.u64 %rd567, [%rd48+3072];
ld.shared.u64 %rd568, [%rd48+4096];
ld.shared.u64 %rd569, [%rd48+5120];
ld.shared.u64 %rd570, [%rd48+6144];
ld.shared.u64 %rd571, [%rd48+7168];
ld.shared.u64 %rd572, [%rd48+8192];
st.global.u64 [%rd563], %rd564;
st.global.u64 [%rd563+1024], %rd565;
st.global.u64 [%rd563+2048], %rd566;
st.global.u64 [%rd563+3072], %rd567;
st.global.u64 [%rd563+4096], %rd568;
st.global.u64 [%rd563+5120], %rd569;
st.global.u64 [%rd563+6144], %rd570;
st.global.u64 [%rd563+7168], %rd571;
st.global.u64 [%rd563+8192], %rd572;
bra.uni BB80_193;

BB80_170:
shl.b64 %rd760, %rd783, 3;
add.s64 %rd174, %rd44, %rd760;
mov.u64 %rd803, %rd40;
mov.u64 %rd802, %rd44;
setp.ge.u64	%p123, %rd44, %rd174;
mov.u64 %rd805, %rd64;
@%p123 bra BB80_193;

BB80_171:
mov.u64 %rd179, %rd805;
shl.b64 %rd762, %rd783, 3;
add.s64 %rd761, %rd40, %rd762;
sub.s64 %rd180, %rd761, %rd803;
setp.gt.s64	%p124, %rd180, 9208;
shl.b64 %rd543, %rd47, 3;
add.s64 %rd181, %rd802, %rd543;
add.s64 %rd182, %rd179, %rd543;
@%p124 bra BB80_190;
bra.uni BB80_172;

BB80_190:
ld.shared.u64 %rd553, [%rd181];
ld.shared.u64 %rd554, [%rd181+1024];
ld.shared.u64 %rd555, [%rd181+2048];
ld.shared.u64 %rd556, [%rd181+3072];
ld.shared.u64 %rd557, [%rd181+4096];
ld.shared.u64 %rd558, [%rd181+5120];
ld.shared.u64 %rd559, [%rd181+6144];
ld.shared.u64 %rd560, [%rd181+7168];
ld.shared.u64 %rd561, [%rd181+8192];
st.global.u64 [%rd182], %rd553;
st.global.u64 [%rd182+1024], %rd554;
st.global.u64 [%rd182+2048], %rd555;
st.global.u64 [%rd182+3072], %rd556;
st.global.u64 [%rd182+4096], %rd557;
st.global.u64 [%rd182+5120], %rd558;
st.global.u64 [%rd182+6144], %rd559;
st.global.u64 [%rd182+7168], %rd560;
st.global.u64 [%rd182+8192], %rd561;
bra.uni BB80_191;

BB80_172:
shr.s64 %rd183, %rd180, 3;
setp.ge.s64	%p125, %rd47, %rd183;
@%p125 bra BB80_174;

ld.shared.u64 %rd544, [%rd181];
st.global.u64 [%rd182], %rd544;

BB80_174:
setp.ge.s64	%p126, %rd52, %rd183;
@%p126 bra BB80_176;

ld.shared.u64 %rd545, [%rd181+1024];
st.global.u64 [%rd182+1024], %rd545;

BB80_176:
setp.ge.s64	%p127, %rd53, %rd183;
@%p127 bra BB80_178;

ld.shared.u64 %rd546, [%rd181+2048];
st.global.u64 [%rd182+2048], %rd546;

BB80_178:
setp.ge.s64	%p128, %rd54, %rd183;
@%p128 bra BB80_180;

ld.shared.u64 %rd547, [%rd181+3072];
st.global.u64 [%rd182+3072], %rd547;

BB80_180:
setp.ge.s64	%p129, %rd55, %rd183;
@%p129 bra BB80_182;

ld.shared.u64 %rd548, [%rd181+4096];
st.global.u64 [%rd182+4096], %rd548;

BB80_182:
setp.ge.s64	%p130, %rd56, %rd183;
@%p130 bra BB80_184;

ld.shared.u64 %rd549, [%rd181+5120];
st.global.u64 [%rd182+5120], %rd549;

BB80_184:
setp.ge.s64	%p131, %rd57, %rd183;
@%p131 bra BB80_186;

ld.shared.u64 %rd550, [%rd181+6144];
st.global.u64 [%rd182+6144], %rd550;

BB80_186:
setp.ge.s64	%p132, %rd58, %rd183;
@%p132 bra BB80_188;

ld.shared.u64 %rd551, [%rd181+7168];
st.global.u64 [%rd182+7168], %rd551;

BB80_188:
setp.ge.s64	%p133, %rd59, %rd183;
@%p133 bra BB80_191;

ld.shared.u64 %rd552, [%rd181+8192];
st.global.u64 [%rd182+8192], %rd552;

BB80_191:
shl.b64 %rd764, %rd783, 3;
add.s64 %rd763, %rd44, %rd764;
add.s64 %rd802, %rd802, 9216;
add.s64 %rd803, %rd803, 9216;
add.s64 %rd186, %rd179, 9216;
setp.lt.u64	%p134, %rd802, %rd763;
mov.u64 %rd805, %rd186;
@%p134 bra BB80_171;

BB80_193:
bar.sync 0;
add.s64 %rd825, %rd63, 9216;
add.s64 %rd806, %rd64, 9216;
add.s64 %rd780, %rd62, 9216;
mov.u64 %rd818, %rd780;
sub.s64 %rd573, %rd36, %rd780;
setp.gt.s64	%p135, %rd573, 0;
@%p135 bra BB80_26;
bra.uni BB80_364;

BB80_194:
setp.lt.s64	%p136, %rd41, 1;
@%p136 bra BB80_364;

ld.param.u64 %rd759, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+48];
add.u64 %rd755, %SP, 0;
add.s64 %rd809, %rd1, %rd418;
ld.param.u64 %rd753, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19exclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_10device_ptrIlEENS2_21aligned_decompositionIlEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESU_EEEESK_NS_4plusIlEENS_9null_typeESZ_SZ_SZ_EEEEEEEEvT0__param_0+40];
mov.u32 %r90, %ctaid.x;
mov.u64 %rd808, %rd818;
cvt.s64.s32	%rd193, %r1;
mul.wide.s32 %rd206, %r1, 8;
add.s64 %rd194, %rd40, %rd206;
mul.wide.s32 %rd195, %r1, -9;
mul.lo.s32 %r62, %r1, 9;
mul.wide.s32 %rd575, %r62, 8;
add.s64 %rd196, %rd40, %rd575;
cvta.to.local.u64 %rd577, %rd755;
add.s64 %rd197, %rd577, 8;
add.s32 %r63, %r1, 128;
cvt.s64.s32	%rd198, %r63;
add.s32 %r64, %r1, 256;
cvt.s64.s32	%rd199, %r64;
add.s32 %r65, %r1, 384;
cvt.s64.s32	%rd200, %r65;
add.s32 %r66, %r1, 512;
cvt.s64.s32	%rd201, %r66;
add.s32 %r67, %r1, 640;
cvt.s64.s32	%rd202, %r67;
add.s32 %r68, %r1, 768;
cvt.s64.s32	%rd203, %r68;
add.s32 %r69, %r1, 896;
cvt.s64.s32	%rd204, %r69;
add.s32 %r70, %r1, 1024;
cvt.s64.s32	%rd205, %r70;
add.s32 %r12, %r1, -2;
add.s32 %r72, %r27, %r90;
cvt.s64.s32	%rd578, %r72;
mul.lo.s64 %rd579, %rd753, %rd578;
add.s64 %rd580, %rd7, %rd579;
mul.lo.s64 %rd581, %rd759, %rd580;
add.s64 %rd207, %rd581, %rd193;
mov.u64 %rd807, 0;
mov.u64 %rd816, %rd818;
mov.u64 %rd823, %rd825;
mov.u64 %rd874, %rd885;

BB80_196:
mov.u64 %rd210, %rd874;
mov.u64 %rd821, %rd823;
mov.u64 %rd212, %rd821;
mov.u64 %rd814, %rd816;
mov.u64 %rd211, %rd814;
mov.u64 %rd209, %rd808;
sub.s64 %rd582, %rd209, %rd36;
shr.u64 %rd583, %rd582, 3;
neg.s64 %rd584, %rd583;
cvt.u32.u64	%r73, %rd584;
mov.u32 %r74, 1152;
min.s32 %r13, %r73, %r74;
setp.eq.s32	%p137, %r13, 1152;
@%p137 bra BB80_220;
bra.uni BB80_197;

BB80_220:
shl.b64 %rd609, %rd193, 3;
add.s64 %rd610, %rd212, %rd609;
ld.global.u64 %rd611, [%rd610];
st.u64 [%rd194], %rd611;
ld.global.u64 %rd612, [%rd610+1024];
st.u64 [%rd194+1024], %rd612;
ld.global.u64 %rd613, [%rd610+2048];
st.u64 [%rd194+2048], %rd613;
ld.global.u64 %rd614, [%rd610+3072];
st.u64 [%rd194+3072], %rd614;
ld.global.u64 %rd615, [%rd610+4096];
st.u64 [%rd194+4096], %rd615;
ld.global.u64 %rd616, [%rd610+5120];
st.u64 [%rd194+5120], %rd616;
ld.global.u64 %rd617, [%rd610+6144];
st.u64 [%rd194+6144], %rd617;
ld.global.u64 %rd618, [%rd610+7168];
st.u64 [%rd194+7168], %rd618;
ld.global.u64 %rd619, [%rd610+8192];
st.u64 [%rd194+8192], %rd619;
mov.u64 %rd826, 1152;
bra.uni BB80_221;

BB80_197:
cvt.s64.s32	%rd826, %r13;
setp.lt.s32	%p138, %r13, 1;
@%p138 bra BB80_221;

shl.b64 %rd585, %rd826, 3;
add.s64 %rd215, %rd211, %rd585;
mov.u64 %rd811, %rd40;
mov.u64 %rd810, %rd211;
mov.u64 %rd815, %rd211;
mov.u64 %rd822, %rd212;

BB80_199:
mov.u64 %rd221, %rd822;
mov.u64 %rd220, %rd815;
mov.u64 %rd218, %rd810;
sub.s64 %rd586, %rd218, %rd215;
shr.s64 %rd587, %rd586, 3;
neg.s64 %rd222, %rd587;
setp.gt.s64	%p139, %rd222, 1151;
shl.b64 %rd588, %rd193, 3;
add.s64 %rd223, %rd221, %rd588;
add.s64 %rd224, %rd811, %rd588;
@%p139 bra BB80_218;
bra.uni BB80_200;

BB80_218:
ld.global.u64 %rd598, [%rd223];
st.u64 [%rd224], %rd598;
ld.global.u64 %rd599, [%rd223+1024];
st.u64 [%rd224+1024], %rd599;
ld.global.u64 %rd600, [%rd223+2048];
st.u64 [%rd224+2048], %rd600;
ld.global.u64 %rd601, [%rd223+3072];
st.u64 [%rd224+3072], %rd601;
ld.global.u64 %rd602, [%rd223+4096];
st.u64 [%rd224+4096], %rd602;
ld.global.u64 %rd603, [%rd223+5120];
st.u64 [%rd224+5120], %rd603;
ld.global.u64 %rd604, [%rd223+6144];
st.u64 [%rd224+6144], %rd604;
ld.global.u64 %rd605, [%rd223+7168];
st.u64 [%rd224+7168], %rd605;
ld.global.u64 %rd606, [%rd223+8192];
st.u64 [%rd224+8192], %rd606;
bra.uni BB80_219;

BB80_200:
setp.ge.s64	%p140, %rd193, %rd222;
@%p140 bra BB80_202;

ld.global.u64 %rd589, [%rd223];
st.u64 [%rd224], %rd589;

BB80_202:
setp.ge.s64	%p141, %rd198, %rd222;
@%p141 bra BB80_204;

ld.global.u64 %rd590, [%rd223+1024];
st.u64 [%rd224+1024], %rd590;

BB80_204:
setp.ge.s64	%p142, %rd199, %rd222;
@%p142 bra BB80_206;

ld.global.u64 %rd591, [%rd223+2048];
st.u64 [%rd224+2048], %rd591;

BB80_206:
setp.ge.s64	%p143, %rd200, %rd222;
@%p143 bra BB80_208;

ld.global.u64 %rd592, [%rd223+3072];
st.u64 [%rd224+3072], %rd592;

BB80_208:
setp.ge.s64	%p144, %rd201, %rd222;
@%p144 bra BB80_210;

ld.global.u64 %rd593, [%rd223+4096];
st.u64 [%rd224+4096], %rd593;

BB80_210:
setp.ge.s64	%p145, %rd202, %rd222;
@%p145 bra BB80_212;

ld.global.u64 %rd594, [%rd223+5120];
st.u64 [%rd224+5120], %rd594;

BB80_212:
setp.ge.s64	%p146, %rd203, %rd222;
@%p146 bra BB80_214;

ld.global.u64 %rd595, [%rd223+6144];
st.u64 [%rd224+6144], %rd595;

BB80_214:
setp.ge.s64	%p147, %rd204, %rd222;
@%p147 bra BB80_216;

ld.global.u64 %rd596, [%rd223+7168];
st.u64 [%rd224+7168], %rd596;

BB80_216:
setp.ge.s64	%p148, %rd205, %rd222;
@%p148 bra BB80_219;

ld.global.u64 %rd597, [%rd223+8192];
st.u64 [%rd224+8192], %rd597;

BB80_219:
add.s64 %rd225, %rd221, 9216;
add.s64 %rd811, %rd811, 9216;
add.s64 %rd810, %rd220, 9216;
mov.u64 %rd227, %rd810;
sub.s64 %rd607, %rd215, %rd810;
setp.gt.s64	%p149, %rd607, 0;
mov.u64 %rd815, %rd227;
mov.u64 %rd822, %rd225;
@%p149 bra BB80_199;

BB80_221:
bar.sync 0;
shl.b64 %rd620, %rd826, 3;
add.s64 %rd230, %rd40, %rd620;
and.b64 %rd621, %rd826, 2305843009213693951;
add.s64 %rd622, %rd621, %rd195;
cvt.u32.u64	%r75, %rd622;
mov.u32 %r76, 9;
min.s32 %r15, %r75, %r76;
mov.u32 %r77, 0;
max.s32 %r16, %r15, %r77;
setp.gt.u32	%p150, %r16, 8;
@%p150 bra BB80_240;
bra.uni BB80_222;

BB80_240:
ld.u64 %rd633, [%rd196];
st.local.u64 [%rd42], %rd633;
ld.u64 %rd634, [%rd196+8];
st.local.u64 [%rd42+8], %rd634;
ld.u64 %rd635, [%rd196+16];
st.local.u64 [%rd42+16], %rd635;
ld.u64 %rd636, [%rd196+24];
st.local.u64 [%rd42+24], %rd636;
ld.u64 %rd637, [%rd196+32];
st.local.u64 [%rd42+32], %rd637;
ld.u64 %rd638, [%rd196+40];
st.local.u64 [%rd42+40], %rd638;
ld.u64 %rd639, [%rd196+48];
st.local.u64 [%rd42+48], %rd639;
ld.u64 %rd640, [%rd196+56];
st.local.u64 [%rd42+56], %rd640;
ld.u64 %rd641, [%rd196+64];
st.local.u64 [%rd42+64], %rd641;
bra.uni BB80_241;

BB80_222:
setp.lt.s32	%p151, %r15, 1;
mov.u64 %rd841, %rd577;
@%p151 bra BB80_224;

ld.u64 %rd624, [%rd196];
st.local.u64 [%rd42], %rd624;
mov.u64 %rd841, %rd197;

BB80_224:
mov.u64 %rd827, %rd841;
mov.u64 %rd840, %rd827;
setp.lt.s32	%p152, %r16, 2;
@%p152 bra BB80_226;

ld.u64 %rd625, [%rd196+8];
st.local.u64 [%rd840], %rd625;
add.s64 %rd840, %rd840, 8;

BB80_226:
mov.u64 %rd839, %rd840;
setp.lt.s32	%p153, %r16, 3;
@%p153 bra BB80_228;

ld.u64 %rd626, [%rd196+16];
st.local.u64 [%rd839], %rd626;
add.s64 %rd839, %rd839, 8;

BB80_228:
mov.u64 %rd838, %rd839;
setp.lt.s32	%p154, %r16, 4;
@%p154 bra BB80_230;

ld.u64 %rd627, [%rd196+24];
st.local.u64 [%rd838], %rd627;
add.s64 %rd838, %rd838, 8;

BB80_230:
mov.u64 %rd837, %rd838;
setp.lt.s32	%p155, %r16, 5;
@%p155 bra BB80_232;

ld.u64 %rd628, [%rd196+32];
st.local.u64 [%rd837], %rd628;
add.s64 %rd837, %rd837, 8;

BB80_232:
mov.u64 %rd836, %rd837;
setp.lt.s32	%p156, %r16, 6;
@%p156 bra BB80_234;

ld.u64 %rd629, [%rd196+40];
st.local.u64 [%rd836], %rd629;
add.s64 %rd836, %rd836, 8;

BB80_234:
mov.u64 %rd835, %rd836;
setp.lt.s32	%p157, %r16, 7;
@%p157 bra BB80_236;

ld.u64 %rd630, [%rd196+48];
st.local.u64 [%rd835], %rd630;
add.s64 %rd835, %rd835, 8;

BB80_236:
mov.u64 %rd834, %rd835;
setp.lt.s32	%p158, %r16, 8;
@%p158 bra BB80_238;

ld.u64 %rd631, [%rd196+56];
st.local.u64 [%rd834], %rd631;
add.s64 %rd834, %rd834, 8;

BB80_238:
setp.lt.s32	%p159, %r16, 9;
@%p159 bra BB80_241;

ld.u64 %rd632, [%rd196+64];
st.local.u64 [%rd834], %rd632;

BB80_241:
setp.eq.s32	%p160, %r16, 0;
@%p160 bra BB80_258;

ld.local.u64 %rd887, [%rd42];
mul.wide.u32 %rd643, %r16, 8;
add.s64 %rd644, %rd643, 34359738360;
shr.u64 %rd645, %rd644, 3;
cvt.u32.u64	%r17, %rd645;
setp.lt.s32	%p161, %r17, 1;
@%p161 bra BB80_244;

ld.local.u64 %rd646, [%rd42+8];
add.s64 %rd887, %rd646, %rd887;

BB80_244:
setp.lt.s32	%p162, %r17, 2;
@%p162 bra BB80_246;

ld.local.u64 %rd647, [%rd42+16];
add.s64 %rd887, %rd647, %rd887;

BB80_246:
setp.lt.s32	%p163, %r17, 3;
@%p163 bra BB80_248;

ld.local.u64 %rd648, [%rd42+24];
add.s64 %rd887, %rd648, %rd887;

BB80_248:
setp.lt.s32	%p164, %r17, 4;
@%p164 bra BB80_250;

ld.local.u64 %rd649, [%rd42+32];
add.s64 %rd887, %rd649, %rd887;

BB80_250:
setp.lt.s32	%p165, %r17, 5;
@%p165 bra BB80_252;

ld.local.u64 %rd650, [%rd42+40];
add.s64 %rd887, %rd650, %rd887;

BB80_252:
setp.lt.s32	%p166, %r17, 6;
@%p166 bra BB80_254;

ld.local.u64 %rd651, [%rd42+48];
add.s64 %rd887, %rd651, %rd887;

BB80_254:
setp.lt.s32	%p167, %r17, 7;
@%p167 bra BB80_256;

ld.local.u64 %rd652, [%rd42+56];
add.s64 %rd887, %rd652, %rd887;

BB80_256:
setp.lt.s32	%p168, %r17, 8;
@%p168 bra BB80_258;

ld.local.u64 %rd653, [%rd42+64];
add.s64 %rd887, %rd653, %rd887;

BB80_258:
bar.sync 0;
@%p160 bra BB80_260;

st.u64 [%rd194], %rd887;

BB80_260:
bar.sync 0;
cvt.u32.u64	%r91, %rd826;
setp.gt.s32	%p170, %r91, 1151;
mov.u32 %r94, 128;
@%p170 bra BB80_262;

cvt.u32.u64	%r92, %rd826;
add.s32 %r79, %r92, 8;
mul.hi.s32 %r80, %r79, 954437177;
shr.u32 %r81, %r80, 31;
shr.s32 %r82, %r80, 1;
add.s32 %r94, %r82, %r81;

BB80_262:
setp.eq.s32	%p171, %r94, 128;
@%p171 bra BB80_300;
bra.uni BB80_263;

BB80_300:
@%p21 bra BB80_302;

ld.u64 %rd665, [%rd40];
add.s64 %rd666, %rd665, %rd210;
st.u64 [%rd40], %rd666;

BB80_302:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd843, [%rd194];
bar.sync 0;
@%p19 bra BB80_304;

ld.u64 %rd667, [%rd194+-8];
add.s64 %rd843, %rd667, %rd843;

BB80_304:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p201, %r1, 2;
@%p201 bra BB80_306;

ld.u64 %rd668, [%rd194+-16];
add.s64 %rd843, %rd668, %rd843;

BB80_306:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p202, %r1, 4;
@%p202 bra BB80_308;

ld.u64 %rd669, [%rd194+-32];
add.s64 %rd843, %rd669, %rd843;

BB80_308:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p203, %r1, 8;
@%p203 bra BB80_310;

ld.u64 %rd670, [%rd194+-64];
add.s64 %rd843, %rd670, %rd843;

BB80_310:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p204, %r1, 16;
@%p204 bra BB80_312;

ld.u64 %rd671, [%rd194+-128];
add.s64 %rd843, %rd671, %rd843;

BB80_312:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p205, %r1, 32;
@%p205 bra BB80_314;

ld.u64 %rd672, [%rd194+-256];
add.s64 %rd843, %rd672, %rd843;

BB80_314:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
setp.lt.s32	%p206, %r1, 64;
@%p206 bra BB80_316;

ld.u64 %rd673, [%rd194+-512];
add.s64 %rd843, %rd673, %rd843;

BB80_316:
bar.sync 0;
st.u64 [%rd194], %rd843;
bar.sync 0;
ld.u64 %rd875, [%rd40+1016];
setp.eq.s32	%p207, %r1, 0;
mov.u64 %rd865, %rd210;
@%p207 bra BB80_318;

ld.u64 %rd865, [%rd194+-8];

BB80_318:
bar.sync 0;
st.u64 [%rd194], %rd865;
bar.sync 0;
bra.uni BB80_319;

BB80_263:
@%p21 bra BB80_265;

ld.u64 %rd654, [%rd40];
add.s64 %rd655, %rd654, %rd210;
st.u64 [%rd40], %rd655;

BB80_265:
setp.ge.s32	%p173, %r1, %r94;
mov.u64 %rd873, %rd210;
@%p173 bra BB80_267;

ld.u64 %rd265, [%rd194];
mov.u64 %rd873, %rd265;

BB80_267:
mov.u64 %rd858, %rd873;
mov.u64 %rd872, %rd858;
bar.sync 0;
setp.le.s32	%p174, %r1, %r94;
setp.gt.s32	%p175, %r1, 0;
and.pred %p176, %p174, %p175;
@!%p176 bra BB80_269;
bra.uni BB80_268;

BB80_268:
ld.u64 %rd656, [%rd194+-8];
add.s64 %rd872, %rd656, %rd872;

BB80_269:
mov.u64 %rd871, %rd872;
bar.sync 0;
@%p173 bra BB80_271;

st.u64 [%rd194], %rd871;

BB80_271:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p178, %r12, %r94;
and.pred %p179, %p178, %p12;
@!%p179 bra BB80_273;
bra.uni BB80_272;

BB80_272:
ld.u64 %rd657, [%rd194+-16];
add.s64 %rd871, %rd657, %rd871;

BB80_273:
mov.u64 %rd870, %rd871;
bar.sync 0;
@%p173 bra BB80_275;

st.u64 [%rd194], %rd870;

BB80_275:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r83, %r12, -2;
setp.lt.s32	%p181, %r83, %r94;
and.pred %p182, %p181, %p13;
@!%p182 bra BB80_277;
bra.uni BB80_276;

BB80_276:
ld.u64 %rd658, [%rd194+-32];
add.s64 %rd870, %rd658, %rd870;

BB80_277:
mov.u64 %rd869, %rd870;
bar.sync 0;
@%p173 bra BB80_279;

st.u64 [%rd194], %rd869;

BB80_279:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r84, %r12, -6;
setp.lt.s32	%p184, %r84, %r94;
and.pred %p185, %p184, %p14;
@!%p185 bra BB80_281;
bra.uni BB80_280;

BB80_280:
ld.u64 %rd659, [%rd194+-64];
add.s64 %rd869, %rd659, %rd869;

BB80_281:
mov.u64 %rd868, %rd869;
bar.sync 0;
@%p173 bra BB80_283;

st.u64 [%rd194], %rd868;

BB80_283:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r85, %r12, -14;
setp.lt.s32	%p187, %r85, %r94;
and.pred %p188, %p187, %p15;
@!%p188 bra BB80_285;
bra.uni BB80_284;

BB80_284:
ld.u64 %rd660, [%rd194+-128];
add.s64 %rd868, %rd660, %rd868;

BB80_285:
mov.u64 %rd867, %rd868;
bar.sync 0;
@%p173 bra BB80_287;

st.u64 [%rd194], %rd867;

BB80_287:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r86, %r12, -30;
setp.lt.s32	%p190, %r86, %r94;
and.pred %p191, %p190, %p16;
@!%p191 bra BB80_289;
bra.uni BB80_288;

BB80_288:
ld.u64 %rd661, [%rd194+-256];
add.s64 %rd867, %rd661, %rd867;

BB80_289:
mov.u64 %rd866, %rd867;
bar.sync 0;
@%p173 bra BB80_291;

st.u64 [%rd194], %rd866;

BB80_291:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r87, %r12, -62;
setp.lt.s32	%p193, %r87, %r94;
and.pred %p194, %p193, %p17;
@!%p194 bra BB80_293;
bra.uni BB80_292;

BB80_292:
ld.u64 %rd662, [%rd194+-512];
add.s64 %rd866, %rd662, %rd866;

BB80_293:
bar.sync 0;
@%p173 bra BB80_295;

st.u64 [%rd194], %rd866;

BB80_295:
setp.lt.s32	%p18, %r1, %r94;
bar.sync 0;
add.s32 %r88, %r94, -1;
mul.wide.s32 %rd663, %r88, 8;
add.s64 %rd664, %rd40, %rd663;
ld.u64 %rd875, [%rd664];
not.pred %p196, %p18;
setp.eq.s32	%p197, %r1, 0;
or.pred %p198, %p197, %p196;
selp.b64	%rd842, %rd210, %rd866, %p18;
@%p198 bra BB80_297;

ld.u64 %rd842, [%rd194+-8];

BB80_297:
bar.sync 0;
@%p173 bra BB80_299;

st.u64 [%rd194], %rd842;

BB80_299:
bar.sync 0;

BB80_319:
mov.u64 %rd874, %rd875;
@%p160 bra BB80_321;

ld.u64 %rd887, [%rd194];

BB80_321:
bar.sync 0;
mul.wide.s32 %rd674, %r16, 8;
add.s64 %rd306, %rd42, %rd674;
setp.ge.u64	%p209, %rd42, %rd306;
@%p209 bra BB80_323;

st.u64 [%rd196], %rd887;
ld.local.u64 %rd675, [%rd42];
add.s64 %rd887, %rd675, %rd887;

BB80_323:
setp.ge.u64	%p210, %rd197, %rd306;
@%p210 bra BB80_325;

st.u64 [%rd196+8], %rd887;
ld.local.u64 %rd676, [%rd42+8];
add.s64 %rd887, %rd676, %rd887;

BB80_325:
add.s64 %rd677, %rd197, 8;
setp.ge.u64	%p211, %rd677, %rd306;
@%p211 bra BB80_327;

st.u64 [%rd196+16], %rd887;
ld.local.u64 %rd678, [%rd42+16];
add.s64 %rd887, %rd678, %rd887;

BB80_327:
add.s64 %rd679, %rd197, 16;
setp.ge.u64	%p212, %rd679, %rd306;
@%p212 bra BB80_329;

st.u64 [%rd196+24], %rd887;
ld.local.u64 %rd680, [%rd42+24];
add.s64 %rd887, %rd680, %rd887;

BB80_329:
add.s64 %rd681, %rd197, 24;
setp.ge.u64	%p213, %rd681, %rd306;
@%p213 bra BB80_331;

st.u64 [%rd196+32], %rd887;
ld.local.u64 %rd682, [%rd42+32];
add.s64 %rd887, %rd682, %rd887;

BB80_331:
add.s64 %rd683, %rd197, 32;
setp.ge.u64	%p214, %rd683, %rd306;
@%p214 bra BB80_333;

st.u64 [%rd196+40], %rd887;
ld.local.u64 %rd684, [%rd42+40];
add.s64 %rd887, %rd684, %rd887;

BB80_333:
add.s64 %rd685, %rd197, 40;
setp.ge.u64	%p215, %rd685, %rd306;
@%p215 bra BB80_335;

st.u64 [%rd196+48], %rd887;
ld.local.u64 %rd686, [%rd42+48];
add.s64 %rd887, %rd686, %rd887;

BB80_335:
add.s64 %rd687, %rd197, 48;
setp.ge.u64	%p216, %rd687, %rd306;
@%p216 bra BB80_337;

st.u64 [%rd196+56], %rd887;
ld.local.u64 %rd688, [%rd42+56];
add.s64 %rd887, %rd688, %rd887;

BB80_337:
add.s64 %rd689, %rd197, 56;
setp.ge.u64	%p217, %rd689, %rd306;
@%p217 bra BB80_339;

st.u64 [%rd196+64], %rd887;

BB80_339:
bar.sync 0;
@%p137 bra BB80_362;
bra.uni BB80_340;

BB80_362:
shl.b64 %rd710, %rd193, 3;
add.s64 %rd711, %rd809, %rd710;
ld.u64 %rd712, [%rd194];
st.global.u64 [%rd711], %rd712;
ld.u64 %rd713, [%rd194+1024];
st.global.u64 [%rd711+1024], %rd713;
ld.u64 %rd714, [%rd194+2048];
st.global.u64 [%rd711+2048], %rd714;
ld.u64 %rd715, [%rd194+3072];
st.global.u64 [%rd711+3072], %rd715;
ld.u64 %rd716, [%rd194+4096];
st.global.u64 [%rd711+4096], %rd716;
ld.u64 %rd717, [%rd194+5120];
st.global.u64 [%rd711+5120], %rd717;
ld.u64 %rd718, [%rd194+6144];
st.global.u64 [%rd711+6144], %rd718;
ld.u64 %rd719, [%rd194+7168];
st.global.u64 [%rd711+7168], %rd719;
ld.u64 %rd720, [%rd194+8192];
st.global.u64 [%rd711+8192], %rd720;
bra.uni BB80_363;

BB80_340:
add.s64 %rd690, %rd207, %rd807;
shl.b64 %rd691, %rd690, 3;
add.s64 %rd888, %rd1, %rd691;
mov.u64 %rd889, %rd40;
setp.ge.u64	%p218, %rd40, %rd230;
@%p218 bra BB80_363;

BB80_341:
sub.s64 %rd327, %rd230, %rd889;
setp.gt.s64	%p219, %rd327, 9208;
add.s64 %rd328, %rd889, %rd206;
@%p219 bra BB80_360;
bra.uni BB80_342;

BB80_360:
ld.u64 %rd701, [%rd328];
st.global.u64 [%rd888], %rd701;
ld.u64 %rd702, [%rd328+1024];
st.global.u64 [%rd888+1024], %rd702;
ld.u64 %rd703, [%rd328+2048];
st.global.u64 [%rd888+2048], %rd703;
ld.u64 %rd704, [%rd328+3072];
st.global.u64 [%rd888+3072], %rd704;
ld.u64 %rd705, [%rd328+4096];
st.global.u64 [%rd888+4096], %rd705;
ld.u64 %rd706, [%rd328+5120];
st.global.u64 [%rd888+5120], %rd706;
ld.u64 %rd707, [%rd328+6144];
st.global.u64 [%rd888+6144], %rd707;
ld.u64 %rd708, [%rd328+7168];
st.global.u64 [%rd888+7168], %rd708;
ld.u64 %rd709, [%rd328+8192];
st.global.u64 [%rd888+8192], %rd709;
bra.uni BB80_361;

BB80_342:
shr.s64 %rd329, %rd327, 3;
setp.ge.s64	%p220, %rd193, %rd329;
@%p220 bra BB80_344;

ld.u64 %rd692, [%rd328];
st.global.u64 [%rd888], %rd692;

BB80_344:
setp.ge.s64	%p221, %rd198, %rd329;
@%p221 bra BB80_346;

ld.u64 %rd693, [%rd328+1024];
st.global.u64 [%rd888+1024], %rd693;

BB80_346:
setp.ge.s64	%p222, %rd199, %rd329;
@%p222 bra BB80_348;

ld.u64 %rd694, [%rd328+2048];
st.global.u64 [%rd888+2048], %rd694;

BB80_348:
setp.ge.s64	%p223, %rd200, %rd329;
@%p223 bra BB80_350;

ld.u64 %rd695, [%rd328+3072];
st.global.u64 [%rd888+3072], %rd695;

BB80_350:
setp.ge.s64	%p224, %rd201, %rd329;
@%p224 bra BB80_352;

ld.u64 %rd696, [%rd328+4096];
st.global.u64 [%rd888+4096], %rd696;

BB80_352:
setp.ge.s64	%p225, %rd202, %rd329;
@%p225 bra BB80_354;

ld.u64 %rd697, [%rd328+5120];
st.global.u64 [%rd888+5120], %rd697;

BB80_354:
setp.ge.s64	%p226, %rd203, %rd329;
@%p226 bra BB80_356;

ld.u64 %rd698, [%rd328+6144];
st.global.u64 [%rd888+6144], %rd698;

BB80_356:
setp.ge.s64	%p227, %rd204, %rd329;
@%p227 bra BB80_358;

ld.u64 %rd699, [%rd328+7168];
st.global.u64 [%rd888+7168], %rd699;

BB80_358:
setp.ge.s64	%p228, %rd205, %rd329;
@%p228 bra BB80_361;

ld.u64 %rd700, [%rd328+8192];
st.global.u64 [%rd888+8192], %rd700;

BB80_361:
add.s64 %rd889, %rd889, 9216;
add.s64 %rd888, %rd888, 9216;
setp.lt.u64	%p229, %rd889, %rd230;
@%p229 bra BB80_341;

BB80_363:
bar.sync 0;
add.s64 %rd823, %rd212, 9216;
add.s64 %rd809, %rd809, 9216;
add.s64 %rd808, %rd211, 9216;
mov.u64 %rd816, %rd808;
sub.s64 %rd721, %rd36, %rd808;
setp.gt.s64	%p230, %rd721, 0;
add.s64 %rd807, %rd807, 1152;
@%p230 bra BB80_196;

BB80_364:
@%p21 bra BB80_380;


	{ 
.reg .pred p; 
isspacep.shared p, %rd40; 
selp.u32 %r89, 1, 0, p; 
} 


	setp.eq.s32	%p232, %r89, 0;
@%p232 bra BB80_379;

mov.u64 %rd723, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd724, %rd723;
sub.s64 %rd338, %rd40, %rd724;
setp.eq.s64	%p233, %rd40, 0;
@%p233 bra BB80_380;

add.s64 %rd725, %rd338, -16;
add.s64 %rd727, %rd723, %rd725;
add.s64 %rd340, %rd724, %rd725;
ld.shared.u8 %rs30, [%rd727];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd727], %rs31;
ld.shared.u64 %rd341, [%rd727+8];
setp.eq.s64	%p234, %rd341, 0;
mov.u64 %rd893, %rd340;
@%p234 bra BB80_373;

mov.u64 %rd342, %rd340;
ld.u8 %rs32, [%rd341];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p235, %rs33, 1;
mov.u64 %rd893, %rd342;
@!%p235 bra BB80_373;
bra.uni BB80_369;

BB80_369:
ld.u64 %rd344, [%rd341];
shr.u64 %rd345, %rd344, 1;
add.s64 %rd346, %rd341, 16;
add.s64 %rd347, %rd346, %rd345;
ld.shared.u64 %rd729, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p236, %rd347, %rd729;
mov.u64 %rd893, %rd341;
@%p236 bra BB80_373;

ld.u8 %rs34, [%rd347];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p237, %rs35, 1;
mov.u64 %rd890, %rd341;
mov.u64 %rd893, %rd890;
@!%p237 bra BB80_373;
bra.uni BB80_371;

BB80_371:
ld.u64 %rd730, [%rd347];
shr.u64 %rd731, %rd730, 1;
add.s64 %rd732, %rd731, %rd345;
add.s64 %rd733, %rd732, 16;
shl.b64 %rd734, %rd733, 1;
and.b64 %rd735, %rd344, 1;
or.b64 %rd736, %rd734, %rd735;
st.u64 [%rd341], %rd736;
and.b64 %rd348, %rd733, 9223372036854775807;
add.s64 %rd737, %rd346, %rd348;
ld.shared.u64 %rd738, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p238, %rd737, %rd738;
mov.u64 %rd891, %rd341;
mov.u64 %rd893, %rd891;
@%p238 bra BB80_373;

add.s64 %rd739, %rd348, %rd346;
st.u64 [%rd739+8], %rd341;
mov.u64 %rd893, %rd341;

BB80_373:
ld.u64 %rd351, [%rd893];
shr.u64 %rd352, %rd351, 1;
add.s64 %rd353, %rd893, 16;
add.s64 %rd354, %rd353, %rd352;
ld.shared.u64 %rd740, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p239, %rd354, %rd740;
@%p239 bra BB80_377;

ld.u8 %rs36, [%rd354];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p240, %rs37, 1;
@!%p240 bra BB80_380;
bra.uni BB80_375;

BB80_375:
ld.u64 %rd741, [%rd354];
shr.u64 %rd742, %rd741, 1;
add.s64 %rd743, %rd742, %rd352;
add.s64 %rd744, %rd743, 16;
shl.b64 %rd745, %rd744, 1;
and.b64 %rd746, %rd351, 1;
or.b64 %rd747, %rd745, %rd746;
st.u64 [%rd893], %rd747;
and.b64 %rd355, %rd744, 9223372036854775807;
add.s64 %rd748, %rd353, %rd355;
ld.shared.u64 %rd749, [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8];
setp.eq.s64	%p241, %rd748, %rd749;
@%p241 bra BB80_380;

add.s64 %rd750, %rd355, %rd353;
st.u64 [%rd750+8], %rd893;
bra.uni BB80_380;

BB80_379:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd40;
call.uni 
free, 
(
param0
);


	}

BB80_380:
bar.sync 0;
ret;

BB80_377:
setp.lt.u64	%p242, %rd354, %rd893;
@%p242 bra BB80_380;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_00003987_00000000_7_THCTensorMaskedByte_cpp1_ii_fdfa1c5119s_on_chip_allocatorE+8], %rd893;
bra.uni BB80_380;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


