# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../tp7/fifo.0.vhd" \
"../../../../../tp7/test_fifo.0.vhd" \

# Do not sort compile order
nosort
