
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,1,offset}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={1,rS,1,offset}                       IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlConditionReg_MEM=0                                 Premise(F38)
	S55= CtrlIR_MEM=0                                           Premise(F39)
	S56= CtrlIR_DMMU1=0                                         Premise(F40)
	S57= CtrlIR_WB=0                                            Premise(F41)
	S58= CtrlA_MEM=0                                            Premise(F42)
	S59= CtrlA_WB=0                                             Premise(F43)
	S60= CtrlB_MEM=0                                            Premise(F44)
	S61= CtrlB_WB=0                                             Premise(F45)
	S62= CtrlALUOut_WB=0                                        Premise(F46)
	S63= CtrlConditionReg_DMMU1=0                               Premise(F47)
	S64= CtrlConditionReg_WB=0                                  Premise(F48)
	S65= CtrlIR_DMMU2=0                                         Premise(F49)
	S66= CtrlConditionReg_DMMU2=0                               Premise(F50)
	S67= GPR[rS]=a                                              Premise(F51)

IF(IMMU)	S68= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S69= PC.Out=addr                                            PC-Out(S39)
	S70= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S71= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S72= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S73= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F52)
	S74= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F53)
	S75= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F54)
	S76= IAddrReg.Out=>IMem.RAddr                               Premise(F55)
	S77= IMem.RAddr={pid,addr}                                  Path(S70,S76)
	S78= IMem.Out={1,rS,1,offset}                               IMem-Read(S77,S47)
	S79= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S77,S47)
	S80= IMem.Out=>IRMux.MemData                                Premise(F56)
	S81= IRMux.MemData={1,rS,1,offset}                          Path(S78,S80)
	S82= IRMux.Out={1,rS,1,offset}                              IRMux-Select2(S81)
	S83= ICacheReg.Out=>IRMux.CacheData                         Premise(F57)
	S84= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F58)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F59)
	S86= IRMux.Out=>IR_ID.In                                    Premise(F60)
	S87= IR_ID.In={1,rS,1,offset}                               Path(S82,S86)
	S88= IMem.MEM8WordOut=>ICache.WData                         Premise(F61)
	S89= ICache.WData=IMemGet8Word({pid,addr})                  Path(S79,S88)
	S90= PC.Out=>ICache.IEA                                     Premise(F62)
	S91= ICache.IEA=addr                                        Path(S69,S90)
	S92= ICache.Hit=ICacheHit(addr)                             ICache-Search(S91)
	S93= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F63)
	S94= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F64)
	S95= CtrlASIDIn=0                                           Premise(F65)
	S96= CtrlCP0=0                                              Premise(F66)
	S97= CP0[ASID]=pid                                          CP0-Hold(S33,S96)
	S98= CtrlEPCIn=0                                            Premise(F67)
	S99= CtrlExCodeIn=0                                         Premise(F68)
	S100= CtrlIMMU=0                                            Premise(F69)
	S101= CtrlPC=0                                              Premise(F70)
	S102= CtrlPCInc=1                                           Premise(F71)
	S103= PC[Out]=addr+4                                        PC-Inc(S39,S101,S102)
	S104= PC[CIA]=addr                                          PC-Inc(S39,S101,S102)
	S105= CtrlIAddrReg=0                                        Premise(F72)
	S106= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S105)
	S107= CtrlICache=1                                          Premise(F73)
	S108= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S91,S89,S107)
	S109= CtrlIR_IMMU=0                                         Premise(F74)
	S110= CtrlICacheReg=0                                       Premise(F75)
	S111= CtrlIR_ID=1                                           Premise(F76)
	S112= [IR_ID]={1,rS,1,offset}                               IR_ID-Write(S87,S111)
	S113= CtrlIMem=0                                            Premise(F77)
	S114= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S47,S113)
	S115= CtrlIRMux=0                                           Premise(F78)
	S116= CtrlGPR=0                                             Premise(F79)
	S117= GPR[rS]=a                                             GPR-Hold(S67,S116)
	S118= CtrlA_EX=0                                            Premise(F80)
	S119= CtrlB_EX=0                                            Premise(F81)
	S120= CtrlIR_EX=0                                           Premise(F82)
	S121= CtrlALUOut_MEM=0                                      Premise(F83)
	S122= CtrlConditionReg_MEM=0                                Premise(F84)
	S123= CtrlIR_MEM=0                                          Premise(F85)
	S124= CtrlIR_DMMU1=0                                        Premise(F86)
	S125= CtrlIR_WB=0                                           Premise(F87)
	S126= CtrlA_MEM=0                                           Premise(F88)
	S127= CtrlA_WB=0                                            Premise(F89)
	S128= CtrlB_MEM=0                                           Premise(F90)
	S129= CtrlB_WB=0                                            Premise(F91)
	S130= CtrlALUOut_WB=0                                       Premise(F92)
	S131= CtrlConditionReg_DMMU1=0                              Premise(F93)
	S132= CtrlConditionReg_WB=0                                 Premise(F94)
	S133= CtrlIR_DMMU2=0                                        Premise(F95)
	S134= CtrlConditionReg_DMMU2=0                              Premise(F96)

ID	S135= CP0.ASID=pid                                          CP0-Read-ASID(S97)
	S136= PC.Out=addr+4                                         PC-Out(S103)
	S137= PC.CIA=addr                                           PC-Out(S104)
	S138= PC.CIA31_28=addr[31:28]                               PC-Out(S104)
	S139= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S106)
	S140= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S106)
	S141= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S106)
	S142= IR_ID.Out={1,rS,1,offset}                             IR-Out(S112)
	S143= IR_ID.Out31_26=1                                      IR-Out(S112)
	S144= IR_ID.Out25_21=rS                                     IR-Out(S112)
	S145= IR_ID.Out20_16=1                                      IR-Out(S112)
	S146= IR_ID.Out15_0=offset                                  IR-Out(S112)
	S147= IR_ID.Out=>FU.IR_ID                                   Premise(F97)
	S148= FU.IR_ID={1,rS,1,offset}                              Path(S142,S147)
	S149= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F98)
	S150= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F99)
	S151= IR_ID.Out31_26=>CU_ID.Op                              Premise(F100)
	S152= CU_ID.Op=1                                            Path(S143,S151)
	S153= IR_ID.Out25_21=>GPR.RReg1                             Premise(F101)
	S154= GPR.RReg1=rS                                          Path(S144,S153)
	S155= GPR.Rdata1=a                                          GPR-Read(S154,S117)
	S156= IR_ID.Out20_16=>GPR.RReg2                             Premise(F102)
	S157= GPR.RReg2=1                                           Path(S145,S156)
	S158= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S159= GPR.Rdata1=>FU.InID1                                  Premise(F103)
	S160= FU.InID1=a                                            Path(S155,S159)
	S161= FU.OutID1=FU(a)                                       FU-Forward(S160)
	S162= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F104)
	S163= FU.InID1_RReg=rS                                      Path(S144,S162)
	S164= FU.OutID1=>A_EX.In                                    Premise(F105)
	S165= A_EX.In=FU(a)                                         Path(S161,S164)
	S166= GPR.Rdata2=>FU.InID2                                  Premise(F106)
	S167= FU.InID2=32'b0                                        Path(S158,S166)
	S168= FU.OutID2=FU(32'b0)                                   FU-Forward(S167)
	S169= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F107)
	S170= FU.InID2_RReg=1                                       Path(S145,S169)
	S171= FU.OutID2=>B_EX.In                                    Premise(F108)
	S172= B_EX.In=FU(32'b0)                                     Path(S168,S171)
	S173= IR_ID.Out=>IR_EX.In                                   Premise(F109)
	S174= IR_EX.In={1,rS,1,offset}                              Path(S142,S173)
	S175= FU.Halt_ID=>CU_ID.Halt                                Premise(F110)
	S176= FU.Bub_ID=>CU_ID.Bub                                  Premise(F111)
	S177= CtrlASIDIn=0                                          Premise(F112)
	S178= CtrlCP0=0                                             Premise(F113)
	S179= CP0[ASID]=pid                                         CP0-Hold(S97,S178)
	S180= CtrlEPCIn=0                                           Premise(F114)
	S181= CtrlExCodeIn=0                                        Premise(F115)
	S182= CtrlIMMU=0                                            Premise(F116)
	S183= CtrlPC=0                                              Premise(F117)
	S184= CtrlPCInc=0                                           Premise(F118)
	S185= PC[CIA]=addr                                          PC-Hold(S104,S184)
	S186= PC[Out]=addr+4                                        PC-Hold(S103,S183,S184)
	S187= CtrlIAddrReg=0                                        Premise(F119)
	S188= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S106,S187)
	S189= CtrlICache=0                                          Premise(F120)
	S190= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S108,S189)
	S191= CtrlIR_IMMU=0                                         Premise(F121)
	S192= CtrlICacheReg=0                                       Premise(F122)
	S193= CtrlIR_ID=0                                           Premise(F123)
	S194= [IR_ID]={1,rS,1,offset}                               IR_ID-Hold(S112,S193)
	S195= CtrlIMem=0                                            Premise(F124)
	S196= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S114,S195)
	S197= CtrlIRMux=0                                           Premise(F125)
	S198= CtrlGPR=0                                             Premise(F126)
	S199= GPR[rS]=a                                             GPR-Hold(S117,S198)
	S200= CtrlA_EX=1                                            Premise(F127)
	S201= [A_EX]=FU(a)                                          A_EX-Write(S165,S200)
	S202= CtrlB_EX=1                                            Premise(F128)
	S203= [B_EX]=FU(32'b0)                                      B_EX-Write(S172,S202)
	S204= CtrlIR_EX=1                                           Premise(F129)
	S205= [IR_EX]={1,rS,1,offset}                               IR_EX-Write(S174,S204)
	S206= CtrlALUOut_MEM=0                                      Premise(F130)
	S207= CtrlConditionReg_MEM=0                                Premise(F131)
	S208= CtrlIR_MEM=0                                          Premise(F132)
	S209= CtrlIR_DMMU1=0                                        Premise(F133)
	S210= CtrlIR_WB=0                                           Premise(F134)
	S211= CtrlA_MEM=0                                           Premise(F135)
	S212= CtrlA_WB=0                                            Premise(F136)
	S213= CtrlB_MEM=0                                           Premise(F137)
	S214= CtrlB_WB=0                                            Premise(F138)
	S215= CtrlALUOut_WB=0                                       Premise(F139)
	S216= CtrlConditionReg_DMMU1=0                              Premise(F140)
	S217= CtrlConditionReg_WB=0                                 Premise(F141)
	S218= CtrlIR_DMMU2=0                                        Premise(F142)
	S219= CtrlConditionReg_DMMU2=0                              Premise(F143)

EX	S220= CP0.ASID=pid                                          CP0-Read-ASID(S179)
	S221= PC.CIA=addr                                           PC-Out(S185)
	S222= PC.CIA31_28=addr[31:28]                               PC-Out(S185)
	S223= PC.Out=addr+4                                         PC-Out(S186)
	S224= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S188)
	S225= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S188)
	S226= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S188)
	S227= IR_ID.Out={1,rS,1,offset}                             IR-Out(S194)
	S228= IR_ID.Out31_26=1                                      IR-Out(S194)
	S229= IR_ID.Out25_21=rS                                     IR-Out(S194)
	S230= IR_ID.Out20_16=1                                      IR-Out(S194)
	S231= IR_ID.Out15_0=offset                                  IR-Out(S194)
	S232= A_EX.Out=FU(a)                                        A_EX-Out(S201)
	S233= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S201)
	S234= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S201)
	S235= B_EX.Out=FU(32'b0)                                    B_EX-Out(S203)
	S236= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S203)
	S237= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S203)
	S238= IR_EX.Out={1,rS,1,offset}                             IR_EX-Out(S205)
	S239= IR_EX.Out31_26=1                                      IR_EX-Out(S205)
	S240= IR_EX.Out25_21=rS                                     IR_EX-Out(S205)
	S241= IR_EX.Out20_16=1                                      IR_EX-Out(S205)
	S242= IR_EX.Out15_0=offset                                  IR_EX-Out(S205)
	S243= IR_EX.Out=>FU.IR_EX                                   Premise(F144)
	S244= FU.IR_EX={1,rS,1,offset}                              Path(S238,S243)
	S245= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F145)
	S246= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F146)
	S247= IR_EX.Out31_26=>CU_EX.Op                              Premise(F147)
	S248= CU_EX.Op=1                                            Path(S239,S247)
	S249= IR_EX.Out15_0=>SEXT.In                                Premise(F148)
	S250= SEXT.In=offset                                        Path(S242,S249)
	S251= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S250)
	S252= PC.CIA=>ALU.A                                         Premise(F149)
	S253= ALU.A=addr                                            Path(S221,S252)
	S254= SEXT.Out=>ALU.B                                       Premise(F150)
	S255= ALU.B={14{offset[15]},offset,2{0}}                    Path(S251,S254)
	S256= ALU.Func=6'b010010                                    Premise(F151)
	S257= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S253,S255)
	S258= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S253,S255)
	S259= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S253,S255)
	S260= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S253,S255)
	S261= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S253,S255)
	S262= ALU.Out=>ALUOut_MEM.In                                Premise(F152)
	S263= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S257,S262)
	S264= A_EX.Out=>CMPU.A                                      Premise(F153)
	S265= CMPU.A=FU(a)                                          Path(S232,S264)
	S266= B_EX.Out=>CMPU.B                                      Premise(F154)
	S267= CMPU.B=FU(32'b0)                                      Path(S235,S266)
	S268= CMPU.Func=6'b000011                                   Premise(F155)
	S269= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S265,S267)
	S270= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S265,S267)
	S271= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S265,S267)
	S272= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S265,S267)
	S273= CMPU.lt=>ConditionReg_MEM.In                          Premise(F156)
	S274= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S272,S273)
	S275= IR_EX.Out=>IR_MEM.In                                  Premise(F157)
	S276= IR_MEM.In={1,rS,1,offset}                             Path(S238,S275)
	S277= FU.InEX_WReg=5'b00000                                 Premise(F158)
	S278= CtrlASIDIn=0                                          Premise(F159)
	S279= CtrlCP0=0                                             Premise(F160)
	S280= CP0[ASID]=pid                                         CP0-Hold(S179,S279)
	S281= CtrlEPCIn=0                                           Premise(F161)
	S282= CtrlExCodeIn=0                                        Premise(F162)
	S283= CtrlIMMU=0                                            Premise(F163)
	S284= CtrlPC=0                                              Premise(F164)
	S285= CtrlPCInc=0                                           Premise(F165)
	S286= PC[CIA]=addr                                          PC-Hold(S185,S285)
	S287= PC[Out]=addr+4                                        PC-Hold(S186,S284,S285)
	S288= CtrlIAddrReg=0                                        Premise(F166)
	S289= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S188,S288)
	S290= CtrlICache=0                                          Premise(F167)
	S291= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S190,S290)
	S292= CtrlIR_IMMU=0                                         Premise(F168)
	S293= CtrlICacheReg=0                                       Premise(F169)
	S294= CtrlIR_ID=0                                           Premise(F170)
	S295= [IR_ID]={1,rS,1,offset}                               IR_ID-Hold(S194,S294)
	S296= CtrlIMem=0                                            Premise(F171)
	S297= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S196,S296)
	S298= CtrlIRMux=0                                           Premise(F172)
	S299= CtrlGPR=0                                             Premise(F173)
	S300= GPR[rS]=a                                             GPR-Hold(S199,S299)
	S301= CtrlA_EX=0                                            Premise(F174)
	S302= [A_EX]=FU(a)                                          A_EX-Hold(S201,S301)
	S303= CtrlB_EX=0                                            Premise(F175)
	S304= [B_EX]=FU(32'b0)                                      B_EX-Hold(S203,S303)
	S305= CtrlIR_EX=0                                           Premise(F176)
	S306= [IR_EX]={1,rS,1,offset}                               IR_EX-Hold(S205,S305)
	S307= CtrlALUOut_MEM=1                                      Premise(F177)
	S308= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S263,S307)
	S309= CtrlConditionReg_MEM=1                                Premise(F178)
	S310= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S274,S309)
	S311= CtrlIR_MEM=1                                          Premise(F179)
	S312= [IR_MEM]={1,rS,1,offset}                              IR_MEM-Write(S276,S311)
	S313= CtrlIR_DMMU1=0                                        Premise(F180)
	S314= CtrlIR_WB=0                                           Premise(F181)
	S315= CtrlA_MEM=0                                           Premise(F182)
	S316= CtrlA_WB=0                                            Premise(F183)
	S317= CtrlB_MEM=0                                           Premise(F184)
	S318= CtrlB_WB=0                                            Premise(F185)
	S319= CtrlALUOut_WB=0                                       Premise(F186)
	S320= CtrlConditionReg_DMMU1=0                              Premise(F187)
	S321= CtrlConditionReg_WB=0                                 Premise(F188)
	S322= CtrlIR_DMMU2=0                                        Premise(F189)
	S323= CtrlConditionReg_DMMU2=0                              Premise(F190)

MEM	S324= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S325= PC.CIA=addr                                           PC-Out(S286)
	S326= PC.CIA31_28=addr[31:28]                               PC-Out(S286)
	S327= PC.Out=addr+4                                         PC-Out(S287)
	S328= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S289)
	S329= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S289)
	S330= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S289)
	S331= IR_ID.Out={1,rS,1,offset}                             IR-Out(S295)
	S332= IR_ID.Out31_26=1                                      IR-Out(S295)
	S333= IR_ID.Out25_21=rS                                     IR-Out(S295)
	S334= IR_ID.Out20_16=1                                      IR-Out(S295)
	S335= IR_ID.Out15_0=offset                                  IR-Out(S295)
	S336= A_EX.Out=FU(a)                                        A_EX-Out(S302)
	S337= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S302)
	S338= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S302)
	S339= B_EX.Out=FU(32'b0)                                    B_EX-Out(S304)
	S340= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S304)
	S341= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S304)
	S342= IR_EX.Out={1,rS,1,offset}                             IR_EX-Out(S306)
	S343= IR_EX.Out31_26=1                                      IR_EX-Out(S306)
	S344= IR_EX.Out25_21=rS                                     IR_EX-Out(S306)
	S345= IR_EX.Out20_16=1                                      IR_EX-Out(S306)
	S346= IR_EX.Out15_0=offset                                  IR_EX-Out(S306)
	S347= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S308)
	S348= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S308)
	S349= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S308)
	S350= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S310)
	S351= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S310)
	S352= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S310)
	S353= IR_MEM.Out={1,rS,1,offset}                            IR_MEM-Out(S312)
	S354= IR_MEM.Out31_26=1                                     IR_MEM-Out(S312)
	S355= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S312)
	S356= IR_MEM.Out20_16=1                                     IR_MEM-Out(S312)
	S357= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S312)
	S358= IR_MEM.Out=>FU.IR_MEM                                 Premise(F191)
	S359= FU.IR_MEM={1,rS,1,offset}                             Path(S353,S358)
	S360= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F192)
	S361= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F193)
	S362= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F194)
	S363= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F195)
	S364= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F196)
	S365= CU_MEM.Op=1                                           Path(S354,S364)
	S366= ALUOut_MEM.Out=>PC.In                                 Premise(F197)
	S367= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S347,S366)
	S368= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F198)
	S369= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S350,S368)
	S370= IR_MEM.Out=>IR_DMMU1.In                               Premise(F199)
	S371= IR_DMMU1.In={1,rS,1,offset}                           Path(S353,S370)
	S372= IR_MEM.Out=>IR_WB.In                                  Premise(F200)
	S373= IR_WB.In={1,rS,1,offset}                              Path(S353,S372)
	S374= A_MEM.Out=>A_WB.In                                    Premise(F201)
	S375= B_MEM.Out=>B_WB.In                                    Premise(F202)
	S376= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F203)
	S377= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S347,S376)
	S378= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F204)
	S379= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S350,S378)
	S380= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F205)
	S381= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S350,S380)
	S382= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F206)
	S383= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F207)
	S384= FU.InMEM_WReg=5'b00000                                Premise(F208)
	S385= CtrlASIDIn=0                                          Premise(F209)
	S386= CtrlCP0=0                                             Premise(F210)
	S387= CP0[ASID]=pid                                         CP0-Hold(S280,S386)
	S388= CtrlEPCIn=0                                           Premise(F211)
	S389= CtrlExCodeIn=0                                        Premise(F212)
	S390= CtrlIMMU=0                                            Premise(F213)
	S391= CtrlPC=0                                              Premise(F214)
	S392= CtrlPCInc=0                                           Premise(F215)
	S393= PC[CIA]=addr                                          PC-Hold(S286,S392)
	S394= PC[Out]=addr+4                                        PC-Hold(S287,S391,S392)
	S395= CtrlIAddrReg=0                                        Premise(F216)
	S396= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S289,S395)
	S397= CtrlICache=0                                          Premise(F217)
	S398= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S291,S397)
	S399= CtrlIR_IMMU=0                                         Premise(F218)
	S400= CtrlICacheReg=0                                       Premise(F219)
	S401= CtrlIR_ID=0                                           Premise(F220)
	S402= [IR_ID]={1,rS,1,offset}                               IR_ID-Hold(S295,S401)
	S403= CtrlIMem=0                                            Premise(F221)
	S404= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S297,S403)
	S405= CtrlIRMux=0                                           Premise(F222)
	S406= CtrlGPR=0                                             Premise(F223)
	S407= GPR[rS]=a                                             GPR-Hold(S300,S406)
	S408= CtrlA_EX=0                                            Premise(F224)
	S409= [A_EX]=FU(a)                                          A_EX-Hold(S302,S408)
	S410= CtrlB_EX=0                                            Premise(F225)
	S411= [B_EX]=FU(32'b0)                                      B_EX-Hold(S304,S410)
	S412= CtrlIR_EX=0                                           Premise(F226)
	S413= [IR_EX]={1,rS,1,offset}                               IR_EX-Hold(S306,S412)
	S414= CtrlALUOut_MEM=0                                      Premise(F227)
	S415= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S308,S414)
	S416= CtrlConditionReg_MEM=0                                Premise(F228)
	S417= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S310,S416)
	S418= CtrlIR_MEM=0                                          Premise(F229)
	S419= [IR_MEM]={1,rS,1,offset}                              IR_MEM-Hold(S312,S418)
	S420= CtrlIR_DMMU1=1                                        Premise(F230)
	S421= [IR_DMMU1]={1,rS,1,offset}                            IR_DMMU1-Write(S371,S420)
	S422= CtrlIR_WB=1                                           Premise(F231)
	S423= [IR_WB]={1,rS,1,offset}                               IR_WB-Write(S373,S422)
	S424= CtrlA_MEM=0                                           Premise(F232)
	S425= CtrlA_WB=1                                            Premise(F233)
	S426= CtrlB_MEM=0                                           Premise(F234)
	S427= CtrlB_WB=1                                            Premise(F235)
	S428= CtrlALUOut_WB=1                                       Premise(F236)
	S429= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S377,S428)
	S430= CtrlConditionReg_DMMU1=1                              Premise(F237)
	S431= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Write(S379,S430)
	S432= CtrlConditionReg_WB=1                                 Premise(F238)
	S433= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S381,S432)
	S434= CtrlIR_DMMU2=0                                        Premise(F239)
	S435= CtrlConditionReg_DMMU2=0                              Premise(F240)

WB	S436= CP0.ASID=pid                                          CP0-Read-ASID(S387)
	S437= PC.CIA=addr                                           PC-Out(S393)
	S438= PC.CIA31_28=addr[31:28]                               PC-Out(S393)
	S439= PC.Out=addr+4                                         PC-Out(S394)
	S440= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S396)
	S441= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S396)
	S442= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S396)
	S443= IR_ID.Out={1,rS,1,offset}                             IR-Out(S402)
	S444= IR_ID.Out31_26=1                                      IR-Out(S402)
	S445= IR_ID.Out25_21=rS                                     IR-Out(S402)
	S446= IR_ID.Out20_16=1                                      IR-Out(S402)
	S447= IR_ID.Out15_0=offset                                  IR-Out(S402)
	S448= A_EX.Out=FU(a)                                        A_EX-Out(S409)
	S449= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S409)
	S450= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S409)
	S451= B_EX.Out=FU(32'b0)                                    B_EX-Out(S411)
	S452= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S411)
	S453= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S411)
	S454= IR_EX.Out={1,rS,1,offset}                             IR_EX-Out(S413)
	S455= IR_EX.Out31_26=1                                      IR_EX-Out(S413)
	S456= IR_EX.Out25_21=rS                                     IR_EX-Out(S413)
	S457= IR_EX.Out20_16=1                                      IR_EX-Out(S413)
	S458= IR_EX.Out15_0=offset                                  IR_EX-Out(S413)
	S459= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S415)
	S460= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S415)
	S461= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S415)
	S462= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S417)
	S463= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S417)
	S464= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S417)
	S465= IR_MEM.Out={1,rS,1,offset}                            IR_MEM-Out(S419)
	S466= IR_MEM.Out31_26=1                                     IR_MEM-Out(S419)
	S467= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S419)
	S468= IR_MEM.Out20_16=1                                     IR_MEM-Out(S419)
	S469= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S419)
	S470= IR_DMMU1.Out={1,rS,1,offset}                          IR_DMMU1-Out(S421)
	S471= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S421)
	S472= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S421)
	S473= IR_DMMU1.Out20_16=1                                   IR_DMMU1-Out(S421)
	S474= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S421)
	S475= IR_WB.Out={1,rS,1,offset}                             IR-Out(S423)
	S476= IR_WB.Out31_26=1                                      IR-Out(S423)
	S477= IR_WB.Out25_21=rS                                     IR-Out(S423)
	S478= IR_WB.Out20_16=1                                      IR-Out(S423)
	S479= IR_WB.Out15_0=offset                                  IR-Out(S423)
	S480= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S429)
	S481= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S429)
	S482= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S429)
	S483= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))      ConditionReg_DMMU1-Out(S431)
	S484= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S431)
	S485= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S431)
	S486= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))         ConditionReg_WB-Out(S433)
	S487= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S433)
	S488= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S433)
	S489= IR_WB.Out=>FU.IR_WB                                   Premise(F322)
	S490= FU.IR_WB={1,rS,1,offset}                              Path(S475,S489)
	S491= IR_WB.Out31_26=>CU_WB.Op                              Premise(F323)
	S492= CU_WB.Op=1                                            Path(S476,S491)
	S493= FU.InWB_WReg=5'b00000                                 Premise(F324)
	S494= CtrlASIDIn=0                                          Premise(F325)
	S495= CtrlCP0=0                                             Premise(F326)
	S496= CP0[ASID]=pid                                         CP0-Hold(S387,S495)
	S497= CtrlEPCIn=0                                           Premise(F327)
	S498= CtrlExCodeIn=0                                        Premise(F328)
	S499= CtrlIMMU=0                                            Premise(F329)
	S500= CtrlPC=0                                              Premise(F330)
	S501= CtrlPCInc=0                                           Premise(F331)
	S502= PC[CIA]=addr                                          PC-Hold(S393,S501)
	S503= PC[Out]=addr+4                                        PC-Hold(S394,S500,S501)
	S504= CtrlIAddrReg=0                                        Premise(F332)
	S505= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S396,S504)
	S506= CtrlICache=0                                          Premise(F333)
	S507= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S398,S506)
	S508= CtrlIR_IMMU=0                                         Premise(F334)
	S509= CtrlICacheReg=0                                       Premise(F335)
	S510= CtrlIR_ID=0                                           Premise(F336)
	S511= [IR_ID]={1,rS,1,offset}                               IR_ID-Hold(S402,S510)
	S512= CtrlIMem=0                                            Premise(F337)
	S513= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S404,S512)
	S514= CtrlIRMux=0                                           Premise(F338)
	S515= CtrlGPR=0                                             Premise(F339)
	S516= GPR[rS]=a                                             GPR-Hold(S407,S515)
	S517= CtrlA_EX=0                                            Premise(F340)
	S518= [A_EX]=FU(a)                                          A_EX-Hold(S409,S517)
	S519= CtrlB_EX=0                                            Premise(F341)
	S520= [B_EX]=FU(32'b0)                                      B_EX-Hold(S411,S519)
	S521= CtrlIR_EX=0                                           Premise(F342)
	S522= [IR_EX]={1,rS,1,offset}                               IR_EX-Hold(S413,S521)
	S523= CtrlALUOut_MEM=0                                      Premise(F343)
	S524= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S415,S523)
	S525= CtrlConditionReg_MEM=0                                Premise(F344)
	S526= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S417,S525)
	S527= CtrlIR_MEM=0                                          Premise(F345)
	S528= [IR_MEM]={1,rS,1,offset}                              IR_MEM-Hold(S419,S527)
	S529= CtrlIR_DMMU1=0                                        Premise(F346)
	S530= [IR_DMMU1]={1,rS,1,offset}                            IR_DMMU1-Hold(S421,S529)
	S531= CtrlIR_WB=0                                           Premise(F347)
	S532= [IR_WB]={1,rS,1,offset}                               IR_WB-Hold(S423,S531)
	S533= CtrlA_MEM=0                                           Premise(F348)
	S534= CtrlA_WB=0                                            Premise(F349)
	S535= CtrlB_MEM=0                                           Premise(F350)
	S536= CtrlB_WB=0                                            Premise(F351)
	S537= CtrlALUOut_WB=0                                       Premise(F352)
	S538= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S429,S537)
	S539= CtrlConditionReg_DMMU1=0                              Premise(F353)
	S540= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S431,S539)
	S541= CtrlConditionReg_WB=0                                 Premise(F354)
	S542= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S433,S541)
	S543= CtrlIR_DMMU2=0                                        Premise(F355)
	S544= CtrlConditionReg_DMMU2=0                              Premise(F356)

POST	S496= CP0[ASID]=pid                                         CP0-Hold(S387,S495)
	S502= PC[CIA]=addr                                          PC-Hold(S393,S501)
	S503= PC[Out]=addr+4                                        PC-Hold(S394,S500,S501)
	S505= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S396,S504)
	S507= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S398,S506)
	S511= [IR_ID]={1,rS,1,offset}                               IR_ID-Hold(S402,S510)
	S513= IMem[{pid,addr}]={1,rS,1,offset}                      IMem-Hold(S404,S512)
	S516= GPR[rS]=a                                             GPR-Hold(S407,S515)
	S518= [A_EX]=FU(a)                                          A_EX-Hold(S409,S517)
	S520= [B_EX]=FU(32'b0)                                      B_EX-Hold(S411,S519)
	S522= [IR_EX]={1,rS,1,offset}                               IR_EX-Hold(S413,S521)
	S524= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S415,S523)
	S526= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S417,S525)
	S528= [IR_MEM]={1,rS,1,offset}                              IR_MEM-Hold(S419,S527)
	S530= [IR_DMMU1]={1,rS,1,offset}                            IR_DMMU1-Hold(S421,S529)
	S532= [IR_WB]={1,rS,1,offset}                               IR_WB-Hold(S423,S531)
	S538= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S429,S537)
	S540= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S431,S539)
	S542= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S433,S541)

