Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue May 24 10:04:31 2016
| Host         : RM132B13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    25 |
| Minimum Number of register sites lost to control set restrictions |    63 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           12 |
| No           | No                    | Yes                    |              26 |           11 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |             108 |           44 |
| Yes          | No                    | Yes                    |              18 |           10 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------+---------------------------------+------------------+----------------+
|     Clock Signal     |                    Enable Signal                   |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------+---------------------------------+------------------+----------------+
|  n_0_h_end_reg_i_2   |                                                    |                                 |                1 |              1 |
| ~PS2C_IOBUF_inst/O   |                                                    |                                 |                2 |              2 |
|  CLK_IBUF_BUFG       |                                                    | RESET_IBUF                      |                1 |              2 |
|  sclk_BUFG           |                                                    | RESET_IBUF                      |                1 |              2 |
|  sevenseg/my_clk/CLK |                                                    |                                 |                1 |              2 |
|  CLK_IBUF_BUFG       |                                                    |                                 |                4 |              5 |
|  sclk_BUFG           |                                                    |                                 |                5 |              6 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/O28[0]                           |                                 |                3 |              7 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/E[0]                             |                                 |                5 |              8 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/O29[0]                           |                                 |                2 |              8 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/O30[0]                           |                                 |                3 |              8 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/O31[0]                           |                                 |                3 |              8 |
|  CLK_IBUF_BUFG       | CPU/prog_rom_port/O32[0]                           |                                 |                4 |              8 |
|  sclk_BUFG           | CPU/prog_rom_port/O21[0]                           | CPU/control_unit_port/AS[0]     |                4 |              8 |
|  n_0_h_end_reg_i_2   |                                                    | VGA/vga_sync_inst0/clear        |                4 |             10 |
|  n_0_h_end_reg_i_2   | VGA/vga_sync_inst0/h_end                           | VGA/vga_sync_inst0/v_count_reg0 |                3 |             10 |
|  sclk_BUFG           | CPU/control_unit_port/E[0]                         | CPU/control_unit_port/AS[0]     |                6 |             10 |
|  n_0_h_end_reg_i_2   | VGA/pixel_gen_inst0/face/n_0_obj_x_reg[6]_i_1__1   |                                 |                7 |             15 |
|  sclk_BUFG           | CPU/prog_rom_port/RF_WR                            |                                 |                2 |             16 |
| ~PS2C_IOBUF_inst/O   |                                                    | n_0_r_PS2CONTROL_reg[0]         |                9 |             22 |
|  n_0_h_end_reg_i_2   | VGA/pixel_gen_inst0/guy/n_0_obj_x_reg[6]_i_1       |                                 |                9 |             23 |
|  n_0_h_end_reg_i_2   | VGA/pixel_gen_inst0/square/n_0_obj_x_reg[6]_i_1__0 |                                 |                8 |             23 |
|  CLK_IBUF_BUFG       |                                                    | clk50M/tmp_clk                  |                8 |             31 |
|  CLK_IBUF_BUFG       |                                                    | sevenseg/my_clk/tmp_clk         |                8 |             31 |
|  sclk_BUFG           | CPU/prog_rom_port/SCR_WE                           |                                 |               10 |             40 |
+----------------------+----------------------------------------------------+---------------------------------+------------------+----------------+


