/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 9a5e30fbaaaf2071c8390c98a7d6f3f636ca4a95 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050306 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_rfff_1.05v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 rfff_1_05 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 1.05;

   voltage_map(vccd_1p0, 1.05);
   voltage_map(vccdgt_1p0, 1.05);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 1.05 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_inputPin) {
     variable_1 : input_transition_time ;
     index_1 ("110");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_outputPin) {
     variable_1 : total_output_net_capacitance ;
     variable_2 : input_transition_time ;
     index_1 ("50");
     index_2 ("110");
   }

/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;
	  cell_leakage_power :     101.8154;
	leakage_power() {
		when : !ipwreninb;
		value :     101.8154;
	}
	leakage_power() {
		when : ipwreninb;
		value :      13.2114;
	}
      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("2345.36");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("3518.78");
            }
         }
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : !iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("427.91");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("513.50");
            }
         }
         capacitance :      7.364;

 	 min_pulse_width_high :   402.772;
         min_pulse_width_low  :   402.772;
         min_period           :   805.546;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "186, 184, 179, 173, 168, 162", \
                     "189, 187, 182, 177, 172, 166", \
                     "199, 197, 192, 186, 181, 175", \
                     "204, 202, 197, 192, 187, 181", \
                     "212, 210, 205, 200, 195, 189", \
                     "219, 217, 212, 207, 202, 196");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "176, 174, 169, 163, 158, 152", \
                     "179, 177, 172, 166, 161, 155", \
                     "188, 185, 181, 175, 170, 164", \
                     "193, 191, 186, 180, 175, 169", \
                     "201, 198, 194, 188, 183, 177", \
                     "207, 205, 200, 195, 190, 184");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "226, 228, 233, 238, 243, 249", \
                     "225, 227, 232, 237, 242, 248", \
                     "222, 224, 229, 235, 240, 245", \
                     "221, 223, 228, 233, 238, 244", \
                     "219, 221, 226, 232, 237, 242", \
                     "219, 221, 226, 231, 236, 242");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "227, 229, 234, 239, 244, 250", \
                     "226, 228, 233, 238, 243, 249", \
                     "223, 225, 230, 236, 241, 247", \
                     "222, 224, 229, 234, 239, 245", \
                     "221, 223, 228, 233, 238, 244", \
                     "220, 222, 227, 233, 238, 244");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 87,  85,  80,  74,  69,  63", \
                     " 90,  88,  83,  78,  73,  67", \
                     "100,  98,  93,  87,  82,  77", \
                     "106, 104,  99,  93,  88,  82", \
                     "114, 112, 107, 101,  96,  91", \
                     "121, 119, 114, 108, 103,  98");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 88,  86,  81,  76,  71,  65", \
                     " 91,  89,  84,  79,  74,  68", \
                     "101,  99,  94,  88,  83,  77", \
                     "106, 104,  99,  94,  89,  83", \
                     "115, 112, 107, 102,  97,  91", \
                     "122, 119, 115, 109, 104,  98");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 57,  59,  64,  69,  74,  80", \
                     " 56,  58,  63,  68,  73,  79", \
                     " 53,  55,  60,  65,  70,  76", \
                     " 51,  53,  58,  64,  69,  75", \
                     " 49,  52,  56,  62,  67,  73", \
                     " 49,  51,  56,  61,  66,  72");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 58,  60,  65,  70,  75,  81", \
                     " 57,  59,  64,  69,  74,  80", \
                     " 54,  56,  61,  67,  72,  77", \
                     " 53,  55,  60,  65,  70,  76", \
                     " 51,  53,  58,  64,  69,  75", \
                     " 51,  53,  58,  63,  68,  74");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            internal_power() {
				  related_pg_pin : vccdgt_1p0; 
				  related_pin : ickr;
            rise_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("61.56");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("13.85");
            }
            }
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "524, 530, 542, 549, 566, 587", \
                     "525, 532, 544, 551, 568, 589", \
                     "530, 537, 549, 556, 573, 594", \
                     "535, 542, 554, 561, 578, 599", \
                     "540, 547, 559, 566, 583, 604", \
                     "546, 552, 564, 572, 588, 609");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  6,  14,  29,  39,  67, 132", \
                     "  6,  14,  29,  39,  67, 132", \
                     "  6,  14,  29,  39,  67, 132", \
                     "  6,  14,  29,  39,  67, 132", \
                     "  6,  14,  29,  39,  67, 132", \
                     "  6,  14,  29,  39,  67, 132");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "237, 244, 257, 264, 281, 297", \
                     "239, 246, 259, 266, 282, 299", \
                     "244, 251, 263, 271, 287, 304", \
                     "249, 256, 268, 276, 292, 309", \
                     "254, 260, 273, 280, 297, 314", \
                     "259, 266, 279, 286, 303, 319");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  6,  13,  26,  35,  58, 107", \
                     "  6,  13,  26,  35,  58, 107", \
                     "  6,  13,  26,  35,  58, 107", \
                     "  6,  13,  26,  35,  58, 107", \
                     "  6,  13,  26,  35,  58, 107", \
                     "  6,  13,  26,  35,  58, 107");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2378, 2394, 2426, 2445, 2491, 2558", \
                     "2383, 2399, 2430, 2449, 2495, 2563", \
                     "2396, 2413, 2444, 2463, 2509, 2577", \
                     "2404, 2420, 2451, 2471, 2516, 2584", \
                     "2415, 2431, 2463, 2482, 2528, 2595", \
                     "2424, 2440, 2471, 2490, 2536, 2604");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 11,  24,  52,  72, 140, 346", \
                     " 11,  24,  52,  72, 140, 346", \
                     " 11,  24,  52,  72, 140, 346", \
                     " 11,  24,  52,  72, 140, 346", \
                     " 11,  24,  52,  72, 140, 346", \
                     " 11,  24,  52,  72, 140, 346");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2371, 2387, 2417, 2436, 2478, 2535", \
                     "2376, 2392, 2422, 2440, 2483, 2540", \
                     "2389, 2406, 2436, 2454, 2496, 2554", \
                     "2397, 2413, 2443, 2462, 2504, 2561", \
                     "2408, 2425, 2455, 2473, 2515, 2573", \
                     "2417, 2433, 2463, 2481, 2524, 2581");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 11,  21,  45,  62, 117, 279", \
                     " 11,  21,  45,  62, 117, 279", \
                     " 11,  21,  45,  62, 117, 279", \
                     " 11,  21,  45,  62, 117, 279", \
                     " 11,  21,  45,  62, 117, 279", \
                     " 11,  21,  45,  62, 117, 279");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


