
---------- Begin Simulation Statistics ----------
final_tick                               2542110221500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228388                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.38                       # Real time elapsed on the host
host_tick_rate                              658507375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196706                       # Number of instructions simulated
sim_ops                                       4196706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012100                       # Number of seconds simulated
sim_ticks                                 12100376500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.100021                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360588                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               666521                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2666                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109817                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            979803                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26615                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          155465                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           128850                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1183674                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71200                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27342                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196706                       # Number of instructions committed
system.cpu.committedOps                       4196706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.763318                       # CPI: cycles per instruction
system.cpu.discardedOps                        314122                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617947                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1476996                       # DTB hits
system.cpu.dtb.data_misses                       8342                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416213                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873082                       # DTB read hits
system.cpu.dtb.read_misses                       7459                       # DTB read misses
system.cpu.dtb.write_accesses                  201734                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603914                       # DTB write hits
system.cpu.dtb.write_misses                       883                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18252                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689241                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1153229                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685356                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17011992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173511                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  976694                       # ITB accesses
system.cpu.itb.fetch_acv                          365                       # ITB acv
system.cpu.itb.fetch_hits                      971868                       # ITB hits
system.cpu.itb.fetch_misses                      4826                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11155072500     92.16%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8801500      0.07%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19873000      0.16%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               920653000      7.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12104400000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8162588500     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3941811500     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24186953                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541882     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839473     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592655     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196706                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7174961                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22887457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22887457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22887457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22887457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117371.574359                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117371.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117371.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117371.574359                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13122493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13122493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13122493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13122493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67294.835897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67294.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67294.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67294.835897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22537960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22537960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117385.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117385.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12922996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12922996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67307.270833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67307.270833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280538                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539628160000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280538                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130314                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88326                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34502                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28966                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28966                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41292                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11339456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11339456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18070073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159589                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002719                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052078                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159155     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159589                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           833322539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378040000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471442250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5686592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5686592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5686592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469951658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371574554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841526212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469951658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469951658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184621032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184621032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184621032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469951658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371574554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026147244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214908750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10511                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2049                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036353750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  742975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4822510000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13704.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32454.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105154                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.532102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.305197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.766453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35029     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24680     29.84%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10003     12.09%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4823      5.83%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2356      2.85%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1454      1.76%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.15%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          609      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2818      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.961580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.371948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.458832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1338     17.97%     17.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5612     75.39%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.10%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.10%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.27%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7444                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6634     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.42%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              457      6.14%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.32%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7444                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9510080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7740608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10182784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7872896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12100371500                       # Total gap between requests
system.mem_ctrls.avgGap                      42890.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5046976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7740608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417092476.420051932335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368840093.529321193695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639699764.713932752609                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2565281750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257228250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297135372250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28871.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32129.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415459.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318722460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169397415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567115920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313690680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5280024000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        200208960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7804309995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.964229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    468054750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11228281750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271948320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144528780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493852380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317652660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5224657620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246833280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7654623600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.593837                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587996250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11108340250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12093176500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687259                       # number of overall hits
system.cpu.icache.overall_hits::total         1687259                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88917                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88917                       # number of overall misses
system.cpu.icache.overall_misses::total         88917                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5473428500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5473428500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5473428500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5473428500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1776176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1776176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1776176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1776176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61556.603349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61556.603349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61556.603349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61556.603349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88326                       # number of writebacks
system.cpu.icache.writebacks::total             88326                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88917                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88917                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5384512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5384512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5384512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5384512500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60556.614596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60556.614596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60556.614596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60556.614596                       # average overall mshr miss latency
system.cpu.icache.replacements                  88326                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687259                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88917                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5473428500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5473428500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1776176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1776176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61556.603349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61556.603349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5384512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5384512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60556.614596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60556.614596                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1745824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.748247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3641268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3641268                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334038                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334038                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105961                       # number of overall misses
system.cpu.dcache.overall_misses::total        105961                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793345500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793345500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793345500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439999                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073584                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64111.753381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64111.753381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64111.753381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64111.753381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36585                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418826500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418826500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.878286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322856000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322856000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67064.726421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67064.726421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66848.949179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66848.949179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61518.231290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61518.231290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718329500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718329500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59295.679630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59295.679630                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62212500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62212500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079921                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079921                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69588.926174                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69588.926174                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68588.926174                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68588.926174                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542110221500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.343018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.158879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.343018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994863                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603251902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 293453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   293453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   130.15                       # Real time elapsed on the host
host_tick_rate                              452152260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38191944                       # Number of instructions simulated
sim_ops                                      38191944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058846                       # Number of seconds simulated
sim_ticks                                 58846163000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.254514                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779941                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4394850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             116364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            507737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4735638                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             154983                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          719640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           564657                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6673749                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1113171                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79024                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255969                       # Number of instructions committed
system.cpu.committedOps                      33255969                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.498854                       # CPI: cycles per instruction
system.cpu.discardedOps                       3053159                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6419721                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9667977                       # DTB hits
system.cpu.dtb.data_misses                      11916                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3618308                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5459771                       # DTB read hits
system.cpu.dtb.read_misses                      10467                       # DTB read misses
system.cpu.dtb.write_accesses                 2801413                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4208206                       # DTB write hits
system.cpu.dtb.write_misses                      1449                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613474                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26711367                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7769954                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4455154                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62826638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285808                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10463837                       # ITB accesses
system.cpu.itb.fetch_acv                         1228                       # ITB acv
system.cpu.itb.fetch_hits                    10459885                       # ITB hits
system.cpu.itb.fetch_misses                      3952                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15702     27.93%     28.53% # number of callpals executed
system.cpu.kern.callpal::rdps                     722      1.28%     29.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.81% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rti                     1601      2.85%     32.66% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56222                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63476                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6964     39.82%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10339     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17488                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6593     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6593     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13371                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49599149500     84.28%     84.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               237305500      0.40%     84.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                72944000      0.12%     84.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8939055500     15.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58848454500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637683                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764581                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1072                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1875                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1072                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  51                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584533                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.470588                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731154                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33105272000     56.26%     56.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24361046500     41.40%     97.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1382136000      2.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        116357774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328005      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475189     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533668      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456419     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429017     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184403      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255969                       # Class of committed instruction
system.cpu.quiesceCycles                      1334552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53531136                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       755677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1510743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15479679310                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15479679310                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15479679310                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15479679310                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118063.649753                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118063.649753                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118063.649753                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118063.649753                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1148                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.764706                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8916680210                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8916680210                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8916680210                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8916680210                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68007.598102                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68007.598102                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68007.598102                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68007.598102                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35240881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35240881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118656.164983                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118656.164983                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20390881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20390881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68656.164983                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68656.164983                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15444438429                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15444438429                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118062.304527                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118062.304527                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8896289329                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8896289329                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68006.125619                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68006.125619                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             515009                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267548                       # Transaction distribution
system.membus.trans_dist::WritebackClean       361861                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125651                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110826                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110826                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         361862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151626                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1085569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1085569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       793965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2141767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46317248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46317248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25528512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25536169                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80226089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            758937                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032490                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  758135     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     802      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              758937                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4096553008                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1658379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1408773500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1900538999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23158144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16777664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39936256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23158144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23158144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17123072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17123072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          361846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              624004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         393537026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         285110586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             678655225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    393537026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        393537026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290980263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290980263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290980263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        393537026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        285110586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            969635488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    561906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    269292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000786820500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1536911                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             530815                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      624004                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     629073                       # Number of write requests accepted
system.mem_ctrls.readBursts                    624004                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   629073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67167                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30449                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7396563750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2646095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17319420000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13976.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32726.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       511                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  414306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                624004                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               629073                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  492824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.861651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.981622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.339902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122593     41.58%     41.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84227     28.57%     70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33924     11.51%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14439      4.90%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8677      2.94%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4785      1.62%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3032      1.03%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2334      0.79%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20809      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294820                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.391676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.976364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8383     24.38%     24.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4239     12.33%     36.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18484     53.76%     90.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1496      4.35%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           646      1.88%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           365      1.06%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           209      0.61%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           137      0.40%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           124      0.36%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            68      0.20%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            71      0.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            31      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           25      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           17      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           18      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.307701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.678959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33981     98.83%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           355      1.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            28      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33870016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6066240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35961600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39936256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40260672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       611.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    678.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58846163000                       # Total gap between requests
system.mem_ctrls.avgGap                      46961.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17234688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16634880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35961600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292877005.421746850014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 282684191.321021199226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7613.070711169393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 611112061.800868868828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       361846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       629073                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9120245500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8198262000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       912500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1491452781250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25204.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31273.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    130357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2370873.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1137430560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            604535910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1996365420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1511106480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24141578220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2269721280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36306186990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.967788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5668572750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51219137750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            968105460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            514533690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1782929400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1422533520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24203312640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2217708000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35754571830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.593937                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5526424500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51361217000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               824000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683144310                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5483500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              547500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1885414.364641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    20400918.449115                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       262500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    388917000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60459161000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    682520000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14109072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14109072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14109072                       # number of overall hits
system.cpu.icache.overall_hits::total        14109072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       361862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         361862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       361862                       # number of overall misses
system.cpu.icache.overall_misses::total        361862                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20439768000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20439768000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20439768000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20439768000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14470934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14470934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14470934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14470934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56484.980462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56484.980462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56484.980462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56484.980462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       361861                       # number of writebacks
system.cpu.icache.writebacks::total            361861                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       361862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       361862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       361862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20077906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20077906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20077906000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20077906000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55484.980462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55484.980462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55484.980462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55484.980462                       # average overall mshr miss latency
system.cpu.icache.replacements                 361861                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14109072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14109072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       361862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        361862                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20439768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20439768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14470934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14470934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56484.980462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56484.980462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       361862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       361862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20077906000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20077906000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55484.980462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55484.980462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14507376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            361861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.091018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29303730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29303730                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9046266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9046266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9046266                       # number of overall hits
system.cpu.dcache.overall_hits::total         9046266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368198                       # number of overall misses
system.cpu.dcache.overall_misses::total        368198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23340409000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23340409000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23340409000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23340409000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9414464                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9414464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9414464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9414464                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63390.917387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63390.917387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63390.917387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63390.917387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136732                       # number of writebacks
system.cpu.dcache.writebacks::total            136732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107885                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16327028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16327028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16327028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16327028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256408000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256408000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62720.755398                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62720.755398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62720.755398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62720.755398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68103.054449                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68103.054449                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5177551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5177551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10148183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10148183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5330436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5330436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66377.888609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66377.888609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9776716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9776716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256408000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256408000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65417.100474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65417.100474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168467.805519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168467.805519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13192225500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13192225500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61269.990665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61269.990665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6550311500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6550311500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59085.805649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59085.805649                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146255000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146255000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77179.419525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77179.419525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017330                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017330                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76271.231423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76271.231423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108573                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108573                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61141681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.607851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9295734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.459058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.607851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19525652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19525652                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3143163423500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 330880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   330880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1646.07                       # Real time elapsed on the host
host_tick_rate                              327999967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   544652475                       # Number of instructions simulated
sim_ops                                     544652475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.539912                       # Number of seconds simulated
sim_ticks                                539911521000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.311691                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35423424                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48318929                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18663                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8102692                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58926455                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             613443                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2969612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2356169                       # Number of indirect misses.
system.cpu.branchPred.lookups                68311802                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3245023                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       143651                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506460531                       # Number of instructions committed
system.cpu.committedOps                     506460531                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.103186                       # CPI: cycles per instruction
system.cpu.discardedOps                      26057593                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                142272539                       # DTB accesses
system.cpu.dtb.data_acv                           126                       # DTB access violations
system.cpu.dtb.data_hits                    144788504                       # DTB hits
system.cpu.dtb.data_misses                     261379                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                101368384                       # DTB read accesses
system.cpu.dtb.read_acv                           125                       # DTB read access violations
system.cpu.dtb.read_hits                    102198104                       # DTB read hits
system.cpu.dtb.read_misses                     211887                       # DTB read misses
system.cpu.dtb.write_accesses                40904155                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    42590400                       # DTB write hits
system.cpu.dtb.write_misses                     49492                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            90302360                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          310571926                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         120936748                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         48557348                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       363220630                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.475469                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               143413826                       # ITB accesses
system.cpu.itb.fetch_acv                          772                       # ITB acv
system.cpu.itb.fetch_hits                   143404498                       # ITB hits
system.cpu.itb.fetch_misses                      9328                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   316      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19907     17.43%     17.71% # number of callpals executed
system.cpu.kern.callpal::rdps                    1318      1.15%     18.86% # number of callpals executed
system.cpu.kern.callpal::rti                     2349      2.06%     20.92% # number of callpals executed
system.cpu.kern.callpal::callsys                  564      0.49%     21.41% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.41% # number of callpals executed
system.cpu.kern.callpal::rdunique               89753     78.59%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 114210                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     239849                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8178     35.82%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.11%     35.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     553      2.42%     38.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14078     61.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22834                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8177     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.15%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      553      3.27%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8177     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16932                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             528711138000     98.03%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49387000      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               762602500      0.14%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9818168000      1.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         539341295500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999878                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580835                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741526                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2305                      
system.cpu.kern.mode_good::user                  2297                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2642                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2297                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.872445                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929061                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27983882000      5.19%      5.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         503740296500     93.40%     98.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7617066000      1.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      316                       # number of times the context was actually changed
system.cpu.numCycles                       1065180753                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35899586      7.09%      7.09% # Class of committed instruction
system.cpu.op_class_0::IntAlu               250065951     49.38%     56.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                1832155      0.36%     56.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50874083     10.05%     66.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11504824      2.27%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126854      0.42%     69.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11628394      2.30%     71.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109943      0.22%     72.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               274202      0.05%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.13% # Class of committed instruction
system.cpu.op_class_0::MemRead               64947260     12.82%     84.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36443293      7.20%     92.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32528749      6.42%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5789556      1.14%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1435681      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506460531                       # Class of committed instruction
system.cpu.quiesceCycles                     14642289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       701960123                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3694623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7389201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1467713635                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1467713635                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1467713635                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1467713635                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117879.177175                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117879.177175                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117879.177175                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117879.177175                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844476551                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844476551                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844476551                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844476551                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67823.994137                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67823.994137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67823.994137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67823.994137                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65528.028571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65528.028571                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1463670154                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1463670154                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117885.804929                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117885.804929                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842183070                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842183070                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67830.466334                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67830.466334                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2359673                       # Transaction distribution
system.membus.trans_dist::WriteReq                939                       # Transaction distribution
system.membus.trans_dist::WriteResp               939                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1871758                       # Transaction distribution
system.membus.trans_dist::WritebackClean       545624                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1277196                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1322772                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1322772                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         545624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1813766                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1636808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1636808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9409483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9411927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11073637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69835776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69835776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    319732416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    319738217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390368617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              125                       # Total snoops (count)
system.membus.snoopTraffic                       8000                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3695800                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007037                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3695617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     183      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3695800                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2606500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17988729185                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16660978750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2878151498                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34915840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      200734528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          235650368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34915840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34915840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    119792512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       119792512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          545560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3136477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3682037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1871758                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1871758                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64669559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371791525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             436461085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64669559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64669559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221874339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221874339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221874339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64669559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371791525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658335424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2263982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    431382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2866619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009764294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       138411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       138411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8967142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2128151                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3682037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2417282                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3682037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2417282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 384036                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                153300                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            150375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            199792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            252906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            153698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            172888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            220456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            224639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           216133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           275502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           166642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           184244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           220455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            186730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            157219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            125888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           160104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           188476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           104720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           128508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           165776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39363455000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16490005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101200973750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11935.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30685.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        45                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2437440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1740573                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3682037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2417282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3174598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 139655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 140243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 138926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 139689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 138997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 138985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 138958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 138544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    141                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1383978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.207187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.402427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.807037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       550566     39.78%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       381339     27.55%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144040     10.41%     77.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75022      5.42%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64004      4.62%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25190      1.82%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17889      1.29%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13372      0.97%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112556      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1383978                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       138411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.827615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.983743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        137043     99.01%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1073      0.78%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          172      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           50      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           34      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        138411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       138411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.356922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        137361     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1036      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        138411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              211072064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24578304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               144894592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               235650368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154706048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    436.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  539910488000                       # Total gap between requests
system.mem_ctrls.avgGap                      88519.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27608448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    183463616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    144894592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51135134.047269202769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 339803113.777229487896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 268367290.499066829681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       545560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3136477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2417282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14324885250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  86876088500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13134003929000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26257.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27698.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5433376.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5136116160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2729933250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11616887100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5500486260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42620366880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185821081860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50845113120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       304269984630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.555273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130110164500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18028920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 391772436500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4745401080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2522263260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11930840040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6317478900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42620366880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     184868479620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51647304480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       304652134260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.263074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132180243500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18028920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 389702357500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13355                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13355                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1494000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1505000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64804635                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              870000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              154500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     110959954.545455                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    304441916.420316                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974298000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    532588164000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7323357000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    144849612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144849612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144849612                       # number of overall hits
system.cpu.icache.overall_hits::total       144849612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       545623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         545623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       545623                       # number of overall misses
system.cpu.icache.overall_misses::total        545623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31581604500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31581604500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31581604500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31581604500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    145395235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    145395235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    145395235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    145395235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57881.732442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57881.732442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57881.732442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57881.732442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       545624                       # number of writebacks
system.cpu.icache.writebacks::total            545624                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       545623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       545623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       545623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       545623                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31035980500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31035980500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31035980500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31035980500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56881.730609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56881.730609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56881.730609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56881.730609                       # average overall mshr miss latency
system.cpu.icache.replacements                 545624                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144849612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144849612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       545623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        545623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31581604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31581604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    145395235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    145395235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57881.732442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57881.732442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       545623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       545623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31035980500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31035980500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56881.730609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56881.730609                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145407492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            546136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            266.247770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         291336094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        291336094                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    129931727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129931727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    129931727                       # number of overall hits
system.cpu.dcache.overall_hits::total       129931727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4325842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4325842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4325842                       # number of overall misses
system.cpu.dcache.overall_misses::total       4325842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 261087273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 261087273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 261087273500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 261087273500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    134257569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    134257569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    134257569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    134257569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60355.249568                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60355.249568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60355.249568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60355.249568                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1859342                       # number of writebacks
system.cpu.dcache.writebacks::total           1859342                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1192570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1192570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1192570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1192570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3133272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3133272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3133272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3133272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 183453832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 183453832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 183453832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 183453832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49678000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49678000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023338                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023338                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58550.241569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58550.241569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58550.241569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58550.241569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40653.027823                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40653.027823                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3136503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     90240504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90240504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1919638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1919638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111819156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111819156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92160142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92160142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58250.126326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58250.126326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       109009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1810629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1810629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 103659769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103659769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49678000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49678000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57250.695477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57250.695477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175540.636042                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175540.636042                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39691223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39691223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2406204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2406204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 149268117500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 149268117500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42097427                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42097427                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62034.689287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62034.689287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1083561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1083561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1322643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1322643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          939                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          939                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  79794063000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  79794063000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60329.252111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60329.252111                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        81636                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        81636                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    242976500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    242976500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038083                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038083                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75178.372525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75178.372525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3231                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3231                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    239674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    239674500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74179.665738                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74179.665738                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84743                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84743                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84743                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84743                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539911521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           133495769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3137527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.548086                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         271990863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        271990863                       # Number of data accesses

---------- End Simulation Statistics   ----------
