# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Jan  3 16:38:56 2024 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AG22
set_io DBGport_9 AG24
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AL20
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[1] 2332 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2213 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 2017 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1124 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 1842 240
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 1088 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1451 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 2029 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 2184 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1178 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2410 370
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1979 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1127 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 951 151
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 1040 145
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 1232 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 1874 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 967 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2366 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2313 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIDSCQ6_0[2] 2327 345
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 1095 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 1019 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[4] 1822 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 2130 249
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1074 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 1918 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 1143 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 2145 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[0] 2027 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1667 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[4] 2294 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1338 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2285 355
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 1068 132
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 1317 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2449 351
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1302 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[1] 1442 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2264 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1105 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1271 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 986 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1071 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1152 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1002 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 2047 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 1835 255
set_location Controler_0/ADI_SPI_1/data_counter[15] 1528 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 2024 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 860 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 1069 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2375 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 893 109
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1225 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1555 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[9] 1336 180
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1887 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2005 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1106 153
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 988 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 1812 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1182 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 1090 153
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1316 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1124 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1809 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 2064 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2412 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 872 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2357 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2228 291
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1245 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1771 226
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 1078 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 1057 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1489 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 2147 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2448 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1516 153
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 1112 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2140 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 1811 247
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1182 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1240 219
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1492 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1024 157
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1147 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1122 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 917 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 1059 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 2067 237
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 538 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1087 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1118 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 923 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1832 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1124 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1313 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2317 375
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 938 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1269 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1100 153
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 935 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 2374 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2137 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 958 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1181 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1214 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1157 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2244 300
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1320 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1243 220
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1068 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1497 151
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1280 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 849 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 2021 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1803 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2419 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1542 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1075 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2423 352
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1883 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1207 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1142 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1124 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2205 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 1963 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1018 157
set_location Controler_0/ADI_SPI_0/data_counter[12] 1297 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1639 190
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 1215 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1848 229
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 1497 195
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1245 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1307 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2313 337
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1447 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 1832 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 2072 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[0] 2307 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[2] 2327 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 2161 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2332 334
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 1012 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2198 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 928 153
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1055 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1234 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2200 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2429 349
set_location Controler_0/Reset_Controler_0/state_reg[1] 1229 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 1236 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1338 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 1846 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1040 157
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1115 159
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1177 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1803 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 675 88
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1281 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2335 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2443 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1501 166
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 1053 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2236 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 2162 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 1825 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1244 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 1769 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2295 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1294 220
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1829 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2376 369
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1243 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2418 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2143 211
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1993 229
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1244 112
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1302 111
set_location Controler_0/ADI_SPI_0/data_counter[25] 1310 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 1238 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1134 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 847 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 2043 250
set_location Communication_0/UART_Protocol_0/INV_0 1094 156
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 1330 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1060 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 905 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2199 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 837 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2301 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2258 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 1812 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 1970 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[1] 2227 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 2146 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2336 343
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 992 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 2143 246
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1330 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 1806 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 2150 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 897 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 843 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 1769 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 2134 237
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1136 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3 1842 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 898 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1800 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 2102 244
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1214 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1185 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[3] 2062 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 1833 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1513 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2283 355
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1274 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2380 349
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 1078 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 2042 250
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[0] 2041 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1478 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 1820 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 2134 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 1792 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 918 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 2140 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1041 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2277 151
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIO8IC1[0] 2319 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1221 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 842 225
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 1309 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 2060 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 689 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2426 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[5] 2325 336
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1226 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2286 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1727 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2257 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 2028 253
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 1177 126
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 1318 117
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1299 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2406 358
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1227 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2451 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2085 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2391 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 1843 241
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1206 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2258 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2442 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2466 320
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 1092 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 2135 243
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 1271 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_3 2226 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2430 343
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1194 111
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 1513 135
set_location Controler_0/Command_Decoder_0/counter[28] 1168 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1044 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 1782 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1127 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1125 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2402 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 1080 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2455 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2432 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 1914 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1321 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2360 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 2043 253
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 847 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 1061 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1117 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1519 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 2082 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1193 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 2038 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1888 211
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1233 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 1048 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2400 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2347 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 969 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 913 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2160 276
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1259 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1350 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 1038 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 886 105
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1189 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 901 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2123 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1350 217
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1334 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 2094 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2339 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2274 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2240 321
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 890 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 1214 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1635 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2015 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1491 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_0 1454 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2427 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 1231 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1185 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1094 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1115 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1067 118
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 1281 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1604 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1200 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 1883 243
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1253 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 1059 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 1778 249
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 1225 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1111 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1933 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0_RNIO1EO[5] 2373 363
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 832 118
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1495 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 915 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1646 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 1864 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[0] 1861 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1343 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1039 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1241 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1209 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1019 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2292 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 2014 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 980 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1163 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 953 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1481 166
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1111 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 1888 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNI0BMG1[3] 2297 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1118 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1265 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1761 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[6] 2351 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1061 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 873 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1189 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 1112 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2244 298
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1241 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2453 363
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1311 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1895 210
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 1094 169
set_location Controler_0/gpio_controler_0/Outputs_8[14] 1210 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 1067 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 2022 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2068 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2417 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2359 349
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1203 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2077 213
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1307 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNI642T2 1819 261
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 982 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1598 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[7] 2455 325
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 1866 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1978 244
set_location Controler_0/REGISTERS_0/state_reg[4] 1215 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1244 226
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 1237 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 1096 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2243 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1600 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2021 208
set_location Controler_0/ADI_SPI_0/data_counter[21] 1306 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2377 348
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1427 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2338 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 947 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1429 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1004 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2438 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2378 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2090 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2387 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1782 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 819 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 918 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 984 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 2022 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1602 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 833 127
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1167 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 999 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 997 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2360 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[7] 2374 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 2019 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2409 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 857 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1206 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 927 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1149 154
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1121 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 1947 255
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 1078 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1035 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 1830 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1182 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 1094 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 2066 246
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 1852 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 2034 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2458 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 842 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 1196 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2331 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 961 118
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1278 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2433 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1164 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 978 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 1093 154
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1247 124
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1274 181
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1226 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1551 184
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 1044 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_2 2373 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2366 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 876 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2301 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1023 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1088 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 1117 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2439 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 827 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1276 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1173 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 926 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 1875 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1798 226
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 2003 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 962 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 815 118
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1301 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1194 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2411 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1201 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 916 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1257 220
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i_1 1281 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 928 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2316 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 965 106
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 1290 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 1053 100
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 1185 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[2] 1201 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 864 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2147 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 1067 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2443 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 789 118
set_location Controler_0/gpio_controler_0/un19_read_signal_1 1292 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 1909 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1471 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[8] 1332 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1107 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1166 157
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1245 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 1437 150
set_location Controler_0/ADI_SPI_0/data_counter[15] 1300 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1891 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1077 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2375 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1385 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2358 328
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 716 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 1853 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1059 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1952 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1034 153
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 916 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_1 1867 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1231 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2088 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 912 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1065 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1162 288
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 976 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2416 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1477 211
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1059 115
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1550 180
set_location Controler_0/gpio_controler_0/un12_write_signal_1 1270 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1342 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[3] 2045 247
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 1214 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 1906 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 1825 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2394 337
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1311 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1070 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 635 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1028 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 1837 246
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1301 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1128 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2380 327
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1463 180
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1330 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 922 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 1972 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1133 145
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 1218 126
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[2] 2055 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1100 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 1807 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1362 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 2086 249
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1306 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2392 352
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 1058 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1312 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 2132 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1125 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1256 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1330 124
set_location Controler_0/Command_Decoder_0/decode_vector[8] 1214 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2350 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1121 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2359 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[5] 2105 244
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 1224 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2292 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1010 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_1 2387 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 1891 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1119 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1150 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1162 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1002 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2272 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_3 2372 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2402 316
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1509 159
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[4] 2331 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 1807 240
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 1244 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 894 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2421 343
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1283 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 1910 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2440 373
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 1245 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1496 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1390 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1109 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1070 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1113 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 991 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 828 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1117 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2378 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1757 202
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1095 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 1092 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 994 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1304 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1118 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2367 343
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 883 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1308 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 1849 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 2142 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2419 363
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1072 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 2179 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 1102 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2093 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 1976 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2380 337
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1288 129
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 1239 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1255 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 1834 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1145 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2407 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[5] 2337 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1754 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 2089 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1099 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1175 133
set_location Controler_0/Answer_Encoder_0/periph_data[7] 1316 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 2205 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 2094 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 2005 250
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1048 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1146 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_0 1847 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2371 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1127 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1186 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2424 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2381 370
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[0] 1321 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1100 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1173 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 951 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 791 117
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1168 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2298 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2413 343
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 1105 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2374 333
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 1227 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 1061 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1263 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 2105 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2409 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_0_a2 2056 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1184 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 1787 252
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1016 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 979 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 857 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 895 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 2099 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 1099 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1690 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1550 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1496 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1127 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1602 207
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1328 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2314 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2366 343
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1509 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2437 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1807 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 918 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1049 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1162 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781[2] 2363 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1035 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un39_test_data_1_CO2 2386 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 1834 237
set_location Controler_0/Command_Decoder_0/state_reg[9] 1195 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1075 111
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1341 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 1871 250
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1550 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1073 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1186 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1124 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1161 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2395 333
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 1224 129
set_location Controler_0/ADI_SPI_0/data_counter[11] 1296 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[24] 1327 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1155 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 1100 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 2091 237
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1089 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2277 318
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1016 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1166 133
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1524 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 2058 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 2136 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 824 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2330 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2447 360
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1893 229
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 965 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2003 336
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1085 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 1816 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2405 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 1798 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIPSBK7[1] 2328 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1057 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1111 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 962 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2380 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 2197 246
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 1318 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1339 219
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 1520 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2227 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 1088 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 2046 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 976 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1209 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1252 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1189 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIB99F1 2345 330
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1228 106
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1353 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2324 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 2106 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1178 139
set_location Controler_0/Answer_Encoder_0/periph_data[6] 1299 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1047 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1134 141
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 1216 117
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[9] 2050 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1028 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 1111 175
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 991 114
set_location Controler_0/Answer_Encoder_0/periph_data[8] 1319 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2339 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 2357 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1133 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 999 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 441 360
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1197 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 1807 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1181 150
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1245 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 1869 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1192 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 1835 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1141 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_i_a3 2316 357
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 836 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 690 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2441 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2380 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1047 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 2100 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2358 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1712 202
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[1] 2459 355
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1527 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 2071 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 855 106
set_location I_2/U0_RGB1 1740 120
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_3 1494 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1144 160
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1010 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2402 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2419 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2370 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2422 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2196 319
set_location Controler_0/Command_Decoder_0/counter[20] 1160 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1269 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 1007 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2316 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 848 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1278 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2362 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2414 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1_1 1827 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2404 316
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 908 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2204 318
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1170 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 2033 235
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1337 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 761 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2413 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 2019 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_0_a2 2066 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 2170 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1185 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1865 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2231 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 1814 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2220 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 946 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 937 154
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1483 124
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1213 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1565 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 2063 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1483 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 1019 135
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1445 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 2103 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 2027 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2263 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 2092 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 1076 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2222 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2256 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_0 2062 234
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1297 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[15] 1377 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1493 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2348 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2408 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1043 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 965 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1602 202
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1322 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2358 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 2144 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1070 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 2041 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2300 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1102 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 1072 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[3] 2060 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 1833 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1120 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 1801 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 2155 252
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[3] 2347 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2384 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1031 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 962 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1070 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 2147 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 1809 255
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[4] 2331 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2438 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 942 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1393 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1241 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 1101 156
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 1332 135
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 1297 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 2027 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1096 208
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1262 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 2040 249
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1293 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1213 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 991 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 2104 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2197 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1104 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[3] 1817 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 960 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[2] 2301 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 950 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 2051 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1136 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 1017 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1181 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 1092 174
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[1] 1498 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1181 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1717 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1007 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 2142 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1235 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2317 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2292 343
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 1024 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 1914 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 2025 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2457 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 2157 237
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1565 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1338 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1715 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 1923 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1191 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2414 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1666 213
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1221 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2399 334
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 478 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 863 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 2083 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 2115 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2363 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIN3SP[2] 2330 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1130 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 859 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1005 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2214 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 2116 246
set_location Controler_0/Answer_Encoder_0/periph_data[3] 1298 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 1071 133
set_location Controler_0/ADI_SPI_0/sclk_4 1282 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1799 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 2070 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 1844 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1488 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1506 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1073 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 983 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1316 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2370 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 978 144
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1295 184
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1291 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 958 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1119 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 2039 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1128 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1494 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 895 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 1098 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 1818 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2446 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 2061 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2404 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 1008 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1060 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1057 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2414 333
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1484 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1306 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2232 300
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 958 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 939 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 2072 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2419 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 975 100
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1288 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 1800 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 823 106
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 1241 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 849 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1747 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1154 142
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1290 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2393 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1677 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 2018 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 876 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2307 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 1816 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_1 2121 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 940 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 939 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 1976 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 2123 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 995 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 299 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1206 150
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1188 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2418 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1147 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2226 291
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1087 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 2045 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 2200 246
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1231 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1013 157
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 1099 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 1069 132
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[2] 2055 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1947 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2234 322
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1354 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2398 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1264 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 900 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1492 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 897 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 941 106
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1041 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 2102 240
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1269 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1146 156
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1297 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 954 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 889 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2378 346
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 1097 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2402 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1351 235
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 634 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 1927 243
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1851 229
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1059 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 1081 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2312 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 1018 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1493 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 2115 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1183 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 844 127
set_location Communication_0/Communication_Controler_0/m4_e_1 1219 117
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1374 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2294 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[1] 2054 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1319 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2414 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 2098 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2207 319
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 1078 141
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 1257 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 1859 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 2137 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2423 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 857 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2221 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 2142 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2436 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 2169 238
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1250 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1444 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1268 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1145 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 1835 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2359 337
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 830 123
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1270 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 2032 249
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 974 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 1091 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2284 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 2032 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2419 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2371 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 330 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1182 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1055 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2441 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 896 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1332 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2285 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1320 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1268 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2394 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 1789 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2319 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 1890 234
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 974 151
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1275 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 2144 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2378 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 811 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1421 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1212 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 888 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1332 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 2141 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1015 115
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1462 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1 1496 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 988 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 1858 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1138 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 1905 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1212 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2329 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 874 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2436 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1116 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 944 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1344 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2360 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1165 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1491 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2340 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2454 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1285 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2 1475 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 1095 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 2122 237
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1496 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 182 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1180 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 2088 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 1791 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2350 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 1808 252
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 1102 160
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1352 129
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1287 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 1847 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 2146 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2417 334
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1226 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 1893 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1058 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2263 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1062 117
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1319 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1481 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 2203 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1152 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1235 150
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[5] 2383 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2360 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1152 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2426 373
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 815 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1133 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1248 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2376 352
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1088 168
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 924 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1265 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 1903 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 1845 243
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1244 135
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1060 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2325 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1440 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 890 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2404 361
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1337 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 766 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1086 169
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 1018 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2228 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 2198 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 2145 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0 1462 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 2102 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2412 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1171 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1334 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 2153 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 873 130
set_location Controler_0/ADI_SPI_1/counter[0] 1324 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 1054 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1540 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1896 252
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1171 156
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 1202 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1309 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1254 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2046 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 1845 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2432 358
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1306 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 1139 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 1910 256
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1227 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2378 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 881 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1483 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1063 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1708 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 2026 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1252 225
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 1037 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1063 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2360 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 1803 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 1902 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 889 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1176 150
set_location Controler_0/gpio_controler_0/state_reg[1] 1233 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 728 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1371 228
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1242 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1127 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 891 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2452 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[2] 2066 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[2] 1807 256
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 722 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 1003 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 998 115
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1305 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 1102 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 2171 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 2127 243
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 1072 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 814 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 2124 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNI3DH11[7] 2295 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2366 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 883 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 2025 252
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 953 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1263 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 2122 249
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 1147 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 1084 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2385 334
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1055 115
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1216 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2239 298
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 868 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2408 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1894 210
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1278 112
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1323 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1154 226
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 966 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 849 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 2040 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 901 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1806 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2455 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 972 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2329 364
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1097 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2342 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 1880 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1517 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 848 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2234 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 2129 250
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1044 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 2181 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 1091 166
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 963 151
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1289 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[5] 2286 343
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1188 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 955 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1251 220
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 922 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 1884 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 895 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 1026 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 364
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1254 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2339 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1426 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2336 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 2089 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1166 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1271 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1241 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1293 135
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1335 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 2078 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 1830 264
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1198 115
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1272 135
set_location Controler_0/gpio_controler_0/state_reg[5] 1232 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1027 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1521 157
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 995 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 1047 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 993 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1027 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1108 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2393 370
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 1028 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 1787 243
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 1222 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv 1546 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 837 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 1830 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2394 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[3] 2299 348
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1247 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 1008 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1217 112
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 1326 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1037 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2368 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1187 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1301 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1106 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1123 145
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 1179 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1082 144
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 1178 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 642 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1826 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2307 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2349 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1041 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1134 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2316 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv_0_RNO 1550 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1124 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 2168 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2340 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_0_a2 2227 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2376 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 849 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 1111 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 994 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1298 130
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1321 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 977 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 2132 243
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[0] 2338 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv 1542 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNI7AID3 2340 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 2116 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 2034 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2425 357
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1563 184
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 1096 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1753 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1551 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 1846 249
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 991 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1997 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2087 217
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1235 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 1369 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 987 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1314 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1002 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2170 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2372 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 962 114
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1323 126
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[7] 2383 361
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[4] 2332 349
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 963 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2375 357
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1293 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2366 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 2017 247
set_location CFG0_GND_INST 1109 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1396 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 940 106
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1195 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2280 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 1826 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1808 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 2077 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2229 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 1864 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI2CH11 2314 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 2102 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNI7RP64 2318 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 1859 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1147 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNI8UHV 2387 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 974 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 943 111
set_location Controler_0/Answer_Encoder_0/periph_data[2] 1303 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 958 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1924 255
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 929 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1011 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1197 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 2132 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2433 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2149 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1005 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 954 97
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[6] 2378 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2353 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1651 190
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1309 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 1093 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1791 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 909 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 988 111
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 1257 115
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[2] 2375 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1113 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1034 151
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1352 133
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1272 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 1462 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 2127 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1415 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2445 351
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1765 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 892 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 691 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1249 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 1819 240
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 1036 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 949 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1249 226
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1267 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2368 370
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1331 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa 2386 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1020 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 1103 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1434 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1484 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1642 211
set_location Synchronizer_0/Chain[0] 1222 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2125 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 2124 243
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[14] 1371 180
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 1326 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1173 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 1859 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1624 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1271 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 2140 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 814 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1155 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 1080 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1093 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 1822 261
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 1048 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 896 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1200 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1147 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2323 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1018 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2122 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO_0 2310 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1790 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIT3G61[0] 2326 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1165 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 2038 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 946 111
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1298 133
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1283 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1645 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 926 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 1071 139
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 993 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1363 253
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1178 117
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1507 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2394 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 1781 241
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1267 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1316 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1021 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1489 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1483 210
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 931 153
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 1217 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIRUBK7[2] 2336 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2138 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 2083 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1191 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 2182 249
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1158 129
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 1333 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 1859 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 2155 246
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto14 1474 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1806 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 2003 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 1832 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 1093 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1950 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1236 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2017 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2329 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 967 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1955 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1633 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 2052 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 1775 243
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1346 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1422 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1023 150
set_location Controler_0/ADI_SPI_1/divider_enable 1341 118
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 1245 118
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[3] 2329 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2434 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1199 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1929 255
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1853 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 1455 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 974 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1007 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 2138 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2162 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1427 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 2111 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 986 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1190 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 865 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2192 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1273 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1222 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1110 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2419 375
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 1090 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2349 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1023 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[3] 2167 274
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 1057 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 1805 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2330 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 1862 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1061 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1066 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1195 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 952 97
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1189 108
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 1319 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1134 184
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1492 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1137 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1340 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1004 136
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1294 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1120 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 2028 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 990 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2431 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 1864 253
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1194 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 1878 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1130 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 1824 243
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1148 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 939 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 2146 237
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 1052 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1713 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 838 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 1866 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2392 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[3] 2320 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1087 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 877 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 765 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 2052 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1244 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2431 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1144 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1080 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1112 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 1074 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1491 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1265 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 2114 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1152 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2459 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1118 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1312 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIJQLN 2083 237
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1230 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1140 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 1873 249
set_location Communication_0/Communication_Controler_0/m7 1221 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 2166 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2365 352
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1009 154
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1316 183
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 1256 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1355 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1118 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2457 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1216 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_0 2059 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2209 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[5] 2371 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 1930 249
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1314 126
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1496 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 980 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1224 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 2137 238
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1980 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1158 157
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 1051 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[1] 1820 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 995 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 1880 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1176 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1021 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1655 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 2064 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1069 171
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1513 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2348 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2358 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 958 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1570 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2341 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1217 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 1823 243
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 991 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 924 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1162 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1247 123
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1521 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 976 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2120 228
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1221 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1509 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 873 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1326 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 2173 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2369 343
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1181 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1317 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1127 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0s2 1882 243
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[2] 1472 235
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1875 207
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1172 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1495 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1815 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 1932 255
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1153 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 835 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1167 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1802 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1117 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2351 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 1796 240
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 715 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1450 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2333 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2379 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1117 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2419 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[2] 2053 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 783 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 2092 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2418 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 855 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 2179 237
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1006 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2352 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2222 298
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1345 247
set_location Controler_0/Command_Decoder_0/counter[9] 1149 124
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1188 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 2063 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1175 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 1830 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 1846 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 2102 246
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 1484 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2246 301
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1294 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 2095 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2401 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 894 129
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 807 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1118 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2364 334
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1229 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 940 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1520 202
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 1323 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2298 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 815 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1229 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1003 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 2063 237
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1248 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 1166 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_2 1869 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1143 145
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 1253 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 1872 249
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1263 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1180 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2423 349
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv_0 1544 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1488 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2259 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 2089 235
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 1081 154
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 1340 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1319 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 856 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 936 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 1060 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 937 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 877 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 2104 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1698 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2293 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 2008 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2303 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1270 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1064 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2289 373
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un43_test_data_1_CO2 2338 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 2099 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 2093 235
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 1316 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1163 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1566 306
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 757 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1105 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1232 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1942 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2163 276
set_location Controler_0/ADI_SPI_0/counter[4] 1283 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 1788 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1269 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2370 349
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1158 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1258 225
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 1267 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 2106 246
set_location Controler_0/ADI_SPI_1/busy 1245 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2388 358
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1487 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2389 337
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 961 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2189 208
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 1096 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 1788 249
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 1270 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 923 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1095 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 833 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 1768 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 686 97
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 1268 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1670 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1231 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1209 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2317 348
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1754 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1093 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 2082 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1 1928 265
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1376 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 2045 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1111 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1652 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1133 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2276 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 1785 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 838 117
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 1323 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 1841 243
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 1098 169
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1299 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 2025 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 887 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 1101 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 1076 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIDSCQ6[2] 2328 342
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 909 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2316 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1157 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 1901 240
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 782 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1138 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1238 124
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1198 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1944 256
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[1] 2320 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1010 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 980 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2384 376
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 1032 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1219 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[1] 2050 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2448 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1647 214
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1294 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 2144 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2358 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2353 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 1817 241
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1352 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1330 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 2175 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 2101 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1820 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 1889 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1107 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 955 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1117 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 1883 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 2158 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1024 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 2066 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1186 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1238 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1615 186
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 1052 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 926 154
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1273 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1770 228
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[7] 710 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 925 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2376 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2430 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 2150 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2153 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 2105 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 1852 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1132 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 2016 256
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1755 226
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 912 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1172 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 1814 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2415 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2360 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 1844 246
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 1201 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 2075 237
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 1857 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 2039 243
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 1312 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 997 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1170 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2367 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 1919 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 1817 243
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[4] 1278 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2341 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2354 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1021 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1495 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1315 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 2104 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 1067 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 897 106
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1292 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 827 108
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1317 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1173 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1122 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 979 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2262 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2329 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 934 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2216 319
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[27] 1209 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1238 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2459 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 893 133
set_location Controler_0/Command_Decoder_0/counter[21] 1161 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1210 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1121 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2442 351
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1345 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1243 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 1815 244
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1499 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[0] 1814 250
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 1076 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2368 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 1803 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1558 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2407 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 1862 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 1828 249
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 1264 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 850 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 1087 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1481 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2356 331
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1072 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 2126 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2436 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1186 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1179 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2415 346
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 900 105
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1493 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 969 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 1863 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1132 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 987 154
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 1329 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 985 139
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1246 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 837 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv_0 1528 156
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1325 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 1897 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 2060 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 1075 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[2] 2057 247
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 1115 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1425 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 1805 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1127 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2232 297
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 970 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 1795 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1163 136
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1285 130
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1042 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 977 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNICFRC2[0] 2321 348
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 793 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 929 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[1] 1836 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2231 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1098 144
set_location Controler_0/ADI_SPI_0/state_reg[1] 1293 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1786 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 2048 240
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1242 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 1479 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 1840 237
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 2087 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2372 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[4] 2452 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2430 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1649 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1100 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2047 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 1461 150
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1056 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2340 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 1769 225
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1204 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2322 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 1854 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 2136 237
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 759 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1133 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2434 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1065 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[6] 1838 238
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1197 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 973 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1179 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 908 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 1796 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1422 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1028 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 953 97
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 1261 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 1853 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 1796 249
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1217 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2449 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 1044 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781[4] 2354 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1163 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1655 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2420 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 1886 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1639 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2228 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 1801 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 1101 136
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1513 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1143 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 1822 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 1011 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 1906 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 954 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1253 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 443 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1131 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2235 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1974 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 2168 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 878 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2454 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 1084 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[1] 2325 357
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1215 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 813 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1355 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 1774 241
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 1065 103
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1176 130
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1446 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 1881 243
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 1280 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1253 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 2089 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2219 319
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1833 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 2118 234
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 1044 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2319 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1114 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 1909 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1265 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 879 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1268 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 2087 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 2177 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1515 160
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1508 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 758 118
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1324 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 963 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1072 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2227 291
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1072 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 826 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1799 241
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1295 181
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 1155 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2259 351
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1558 181
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[7] 2335 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1270 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 2067 234
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1299 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2254 298
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1359 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1190 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 2133 246
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1279 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1221 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2302 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1129 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 2018 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2342 370
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1074 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1225 124
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 1330 132
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1203 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 1863 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 871 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 1772 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 957 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1953 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 997 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 1830 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1130 106
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 1193 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1152 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1006 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2337 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2351 327
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 1065 102
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1223 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 878 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1251 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1093 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1706 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[2] 2301 349
set_location Controler_0/ADI_SPI_1/data_counter[21] 1534 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2433 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2432 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 2149 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 2054 237
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[0] 2062 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1174 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1428 151
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1346 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 2120 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2387 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 1827 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1004 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1474 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 940 112
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1223 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 981 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1111 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 2045 234
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 919 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1099 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1001 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1340 216
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 1208 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2200 319
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1825 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1071 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1137 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1183 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1125 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1501 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1535 219
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1562 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1187 144
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 1322 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 779 282
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1109 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2350 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 1860 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_a3[0] 2294 348
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 1453 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[1] 2293 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 2085 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 904 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1236 156
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1455 184
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 891 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1902 243
set_location Controler_0/ADI_SPI_0/data_counter[0] 1285 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1127 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1115 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 1116 172
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1202 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2369 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1063 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2350 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1062 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 1110 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 985 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2389 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1131 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 2105 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2240 300
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2142 210
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[4] 2314 349
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 1051 144
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 982 90
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1452 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2356 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2395 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[2] 2067 274
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 790 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1234 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2448 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2382 342
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1665 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 2060 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2421 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 2195 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2401 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 1809 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 2182 237
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1317 118
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1549 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 1006 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1478 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_0_a2 2067 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1557 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 1075 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 1878 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 1884 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0_3 2173 273
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[10] 768 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 2071 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 1091 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2404 337
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1337 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 962 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2420 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1021 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.2.un7_trg_detect_vector 1766 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1643 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2226 294
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1597 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 1785 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2385 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2408 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1120 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[1] 2156 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 2032 256
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1315 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 893 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1319 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 1919 250
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1012 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1069 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1122 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[2] 2072 292
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1232 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1099 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1357 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1336 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2191 208
set_location Controler_0/ADI_SPI_1/data_counter[30] 1543 124
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1215 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1034 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1041 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2284 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2455 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[2] 1826 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1159 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2335 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 2023 253
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1277 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1447 216
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1316 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 1802 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1267 217
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 1491 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 901 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2404 372
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1189 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 1889 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1774 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2431 342
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 1298 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[1] 2018 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 2126 238
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1141 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1566 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2 2070 291
set_location Controler_0/gpio_controler_0/Outputs[4] 1202 109
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1273 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1127 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1132 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 1111 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1809 252
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 1148 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 1075 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1162 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 1879 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 1086 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2397 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 2043 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 987 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2378 352
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1287 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 1548 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2411 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2086 217
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[5] 2046 274
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 944 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2443 352
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1205 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2216 318
set_location Controler_0/ADI_SPI_0/ss_n 1291 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1333 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 2112 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1170 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1089 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[3] 1968 262
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 1209 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2414 346
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1517 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 1057 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1231 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 1835 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1331 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 1900 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1484 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 2015 244
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1279 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[3] 2163 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 2069 240
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 1260 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 2004 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 1819 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 838 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2365 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 879 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 2082 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[7] 2144 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1460 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2384 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 2179 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0 2071 291
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1038 106
set_location Data_Block_0/Communication_Builder_0/next_state_RNO[12] 1318 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 1114 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 2076 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1900 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2266 352
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 1065 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2446 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 1460 150
set_location Communication_0/Communication_Controler_0/state_reg[4] 1198 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 1799 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 2179 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 1775 246
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1518 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 1821 247
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1524 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1643 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 833 124
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1256 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1073 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2423 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[0] 2046 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1938 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 949 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1644 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1309 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1754 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1148 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv 1570 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 898 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1084 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2406 337
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1078 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 1890 249
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[4] 1374 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 1891 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2450 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 848 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1098 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 992 135
set_location Controler_0/Answer_Encoder_0/periph_data[1] 1311 132
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 1075 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 902 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1132 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1004 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2283 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2422 334
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 920 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2388 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 2171 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_RNO[7] 2370 363
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 1295 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1234 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 2152 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 1900 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 2031 235
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1138 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1132 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1153 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1108 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[3] 2061 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[1] 1826 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1181 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 887 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2369 327
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1305 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 890 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1343 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 1797 241
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1510 180
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1299 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1162 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 635 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 2141 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 2136 247
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1765 225
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1294 184
set_location Controler_0/ADI_SPI_0/data_counter[27] 1312 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 1874 237
set_location Controler_0/Answer_Encoder_0/periph_data[9] 1301 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1025 109
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 1078 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1483 156
set_location Controler_0/gpio_controler_0/Outputs[14] 1210 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1177 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 1827 264
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 2023 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 2165 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2444 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1031 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2456 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1500 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1318 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 957 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 1819 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 2129 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1314 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2376 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 1112 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2206 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2322 375
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 1201 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1210 151
set_location Controler_0/ADI_SPI_1/data_counter[11] 1524 124
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1483 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 1874 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[0] 2329 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1344 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 829 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 1882 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1148 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1479 166
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 1109 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 2143 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2361 358
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1604 201
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 1144 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1144 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 2188 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 2011 237
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[20] 1365 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 2029 255
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 1248 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 821 106
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1497 123
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1226 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 2145 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1124 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 2171 253
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1197 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 882 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1115 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 914 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2233 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1903 243
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1283 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 985 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2443 351
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1491 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 786 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1136 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1009 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1052 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 1798 246
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1316 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 1102 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1056 115
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 1189 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1642 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 846 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2370 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[3] 2210 319
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1292 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1319 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 1821 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 1119 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2094 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1163 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1012 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 2101 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 2059 246
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 986 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Ilas_LastFrame 2358 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 2151 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1474 156
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 1235 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 1071 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 994 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1325 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 2102 243
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1196 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv_0 1561 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 965 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[3] 1774 225
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 813 108
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 1291 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2025 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1229 151
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1198 109
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 1219 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 859 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1230 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1077 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1478 157
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1748 341
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1176 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1042 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 941 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1254 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 892 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 884 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 990 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1600 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 1836 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 1797 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2230 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 1772 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 1846 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 917 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1050 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 1820 250
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1192 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2354 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1036 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1239 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1183 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1156 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2387 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2114 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1278 186
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 1178 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2349 328
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1455 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1061 253
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1069 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 1816 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1885 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2393 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1521 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 865 127
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 1494 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1893 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 991 138
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1361 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1168 144
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1240 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 1922 243
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1299 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 891 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 1882 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1122 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1637 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 1901 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 1984 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1106 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1232 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2379 346
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1358 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1244 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1343 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 1083 141
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1231 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1175 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 1798 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 826 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1208 190
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1236 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 1903 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 1862 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 1059 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1633 190
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1328 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2361 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1167 150
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1254 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 918 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1849 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2385 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 2125 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2336 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1015 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2391 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 2141 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 2071 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1152 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto3 1473 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[5] 1970 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1159 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2240 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 2046 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 1917 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1041 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 961 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 805 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 816 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1137 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0_3 2065 291
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1265 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2382 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1208 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1570 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2286 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 994 112
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1254 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1004 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1035 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 1839 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1001 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 2086 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 1866 252
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 1075 132
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[3] 2380 360
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 1322 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1150 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 599 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1141 142
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1400 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1458 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 1898 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1142 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1177 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 2008 241
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1515 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 1897 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1720 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2374 327
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1499 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1380 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2323 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1507 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 2022 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1220 151
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 1192 132
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_i_0_o2[30] 1331 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 1069 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2394 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 1877 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2337 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2430 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIT3G61_0[0] 2325 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2370 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 2117 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 2049 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1813 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 836 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 1861 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1634 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1022 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 1862 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2322 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1001 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1716 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 2046 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1156 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2397 345
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1008 150
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 1243 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1141 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 830 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1343 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2197 318
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1505 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1675 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1070 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 2108 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 1815 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 1848 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1116 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 893 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2447 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2095 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1039 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 1847 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 966 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1362 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1004 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 911 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2289 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 909 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1454 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2330 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1029 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1075 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 1056 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 1893 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 914 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 1892 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2446 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 2047 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1322 235
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1188 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 1114 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 1855 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2426 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2385 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2405 361
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1242 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1253 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1182 235
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1313 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 1915 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1139 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 1773 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 975 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 860 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2380 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1663 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1135 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1178 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1480 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1724 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1164 153
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 1259 111
set_location Controler_0/ADI_SPI_0/data_counter[17] 1302 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1756 315
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1208 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2397 343
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 744 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 2070 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 1083 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2293 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 865 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1202 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1315 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 2107 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 2107 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1633 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1677 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 1826 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1030 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1104 141
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 922 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 784 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 915 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1158 139
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1264 129
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1832 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1227 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2233 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1893 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 1887 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 957 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 896 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1165 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2354 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1246 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 858 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1138 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1621 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 861 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_RNO[7] 2380 354
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1009 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1177 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1268 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1161 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1191 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1261 126
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1263 136
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[1] 2352 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1166 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1217 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1387 228
set_location Controler_0/gpio_controler_0/un8_write_signal 1325 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2266 295
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1342 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1330 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1447 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 2009 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1606 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2360 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 852 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 467 297
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1022 363
set_location Controler_0/gpio_controler_0/un12_write_signal 1267 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1155 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1494 199
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1310 183
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 984 150
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 968 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2220 298
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1025 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1270 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 981 112
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1320 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1598 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0 2214 318
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 997 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 906 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1204 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 1806 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1651 214
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1449 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 2180 247
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1047 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 931 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 987 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 1108 169
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 1283 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1804 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 897 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2359 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2390 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 2097 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 935 100
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1489 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1501 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2445 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 2096 250
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 1075 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2301 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 871 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1115 145
set_location Communication_0/Communication_Switch_0/Builder_Enable 1075 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 1056 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1801 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2318 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2445 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1007 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 2024 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 972 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1043 108
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1346 181
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 1071 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1520 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 765 118
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1277 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1596 187
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 713 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1221 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 954 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1013 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 1849 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2394 343
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[3] 2333 345
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 1271 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 950 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 2146 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[1] 1966 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 2077 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1340 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 2013 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 844 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[3] 2299 349
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 1000 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 2135 237
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 1067 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2229 336
set_location Controler_0/gpio_controler_0/un19_read_signal 1289 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1124 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 979 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 1850 243
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[2] 1981 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1175 139
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI8L0O1[2] 1306 183
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1144 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1064 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1196 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 1126 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1336 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 827 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1337 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2304 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 965 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2392 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 1767 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2365 337
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1204 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1275 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1978 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 2049 243
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 1105 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1487 166
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1336 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 1805 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2390 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 2035 234
set_location Controler_0/ADI_SPI_0/data_counter[5] 1290 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1167 135
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1336 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1480 166
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1491 184
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1084 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2352 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2251 300
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1307 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1644 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 2136 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1090 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2346 348
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 756 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1179 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2422 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 1852 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1634 216
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1397 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1034 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2051 207
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1155 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1715 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 2106 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1212 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1498 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 2143 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1029 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1054 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1170 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2451 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 1803 240
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1009 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 2011 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1184 142
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1512 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2350 351
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 1293 105
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 1203 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1021 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2426 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2408 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2239 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 917 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2161 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 1102 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2226 324
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2278 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1641 186
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 1236 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2081 217
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[18] 1833 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 984 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[5] 1810 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 856 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2028 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 1803 255
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 780 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1604 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 2119 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1017 142
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1195 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1512 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 1825 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 1111 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2432 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2275 151
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1545 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 1818 253
set_location Controler_0/ADI_SPI_1/counter_3[0] 1324 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 1045 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 841 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1189 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2371 348
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1162 225
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1554 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 822 111
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 1331 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1136 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 1908 243
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[2] 2031 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 2066 249
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1154 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1504 199
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 894 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1155 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 2065 246
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1256 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 2137 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1006 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_13_0_0 1551 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 977 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1975 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1010 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1015 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1243 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1042 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2211 321
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1082 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 898 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[1] 2075 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2262 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1086 150
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0 1167 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 2125 250
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1643 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 902 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2438 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1647 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2148 273
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1213 130
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1454 181
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 1073 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 950 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1047 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1173 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1652 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1209 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 1882 246
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1319 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 1895 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1310 223
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 1093 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[14] 1200 159
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1050 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1141 144
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[4] 2045 274
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1020 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2422 346
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 1063 103
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1319 183
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1166 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1489 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1199 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1485 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 980 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 2069 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1469 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2220 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1160 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1799 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2263 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1398 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1011 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 2105 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 1077 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2336 333
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1339 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 951 112
set_location Controler_0/Command_Decoder_0/counter[30] 1170 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 810 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 1870 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI40KA1 2281 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1401 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 1920 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2300 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2324 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2372 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 911 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2332 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 2023 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2302 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 1923 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 760 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1252 220
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1009 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1539 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2406 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1128 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1486 166
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1225 184
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1507 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1194 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1634 217
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1199 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1123 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2409 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 2111 247
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1101 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2362 343
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1222 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1066 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1343 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 1836 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 1902 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 1118 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2405 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2454 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1015 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 925 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 830 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1053 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 1926 250
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1096 207
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1490 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1202 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 913 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1264 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1234 157
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 1246 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2331 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 1788 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_3_iv_0 1529 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1071 166
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 1303 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 952 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1172 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1621 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2095 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 2110 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 995 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 2069 250
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1087 157
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1328 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 2161 246
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1314 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2195 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 1051 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 1871 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 2125 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1522 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1107 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1246 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 1877 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 999 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1244 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1201 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 1079 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 700 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1493 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 2126 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2386 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 1881 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2047 208
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 987 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1086 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2] 1504 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1109 106
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1276 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1618 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2384 351
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1195 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 793 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 154 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 1322 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 1810 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 1895 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_0_a2 2163 273
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1336 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 2134 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 857 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 251 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[1] 2161 280
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 911 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1031 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1025 157
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1327 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1127 112
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 1276 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 2019 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2196 318
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1201 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1616 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 2132 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 1908 246
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1199 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 2148 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 1081 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_0 2068 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2357 349
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1295 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1184 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1222 112
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1463 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1205 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1240 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1097 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1684 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 2089 238
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1300 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[1] 1846 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1023 154
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 1199 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1052 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1598 211
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1456 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2078 217
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1071 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2435 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1044 112
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1246 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 799 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1026 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2220 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 1135 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2162 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1324 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 1794 249
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 890 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 1107 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2383 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 2098 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1664 213
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1265 220
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 1318 135
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1303 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 2101 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 1856 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1534 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1770 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1625 187
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1018 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 852 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1191 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1463 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 910 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 2141 240
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 1327 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1345 216
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1027 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1265 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 1835 240
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 969 154
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1294 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 2232 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 978 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1080 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 2075 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2430 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 1853 237
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1496 187
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1489 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1495 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2443 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 2134 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2287 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1 1826 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 996 154
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1104 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 915 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1148 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[1] 2222 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_44_0_i 1931 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 1830 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2268 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 2173 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1180 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 456 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 2151 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1005 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 951 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[0] 2164 274
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 802 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1109 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1170 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2213 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 932 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1345 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2397 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2250 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1032 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1205 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2409 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2372 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1065 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNINMT01[7] 2338 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 959 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1634 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_4 2332 333
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 1047 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 980 145
set_location Controler_0/ADI_SPI_0/data_counter[24] 1309 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 2165 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 999 150
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1506 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 839 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 1853 238
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 1748 206
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1990 226
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1452 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1126 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 1795 243
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1531 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1 1963 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 1884 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1651 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 851 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 2110 252
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1057 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 2024 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 1810 237
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 1096 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 1050 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[28] 1200 180
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1091 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 2072 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1593 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1596 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 1863 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1212 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2301 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 2121 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1159 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1556 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 2082 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1610 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 1866 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1169 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 2054 243
set_location Controler_0/ADI_SPI_1/counter[2] 1334 118
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1280 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 2124 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[7] 2044 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2259 298
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1251 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 1875 237
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 1058 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 986 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 711 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2410 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1230 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_0_a2 2169 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 1074 139
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1298 118
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1290 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 952 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2209 319
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 1303 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 967 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1056 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1021 111
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1341 126
set_location Controler_0/ADI_SPI_1/sdio_cl 1519 136
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 1482 123
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1201 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1185 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1632 210
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[4] 2382 360
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 966 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2412 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1652 214
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 953 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[20] 1822 183
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1185 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 954 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 869 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 2108 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 835 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 2107 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1062 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 1827 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2353 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 1865 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1022 154
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[7] 2337 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1219 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2398 370
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1340 126
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1482 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1484 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1041 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 1126 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2392 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1008 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1688 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2340 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 1886 243
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1066 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 1864 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2338 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1105 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1147 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1092 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1152 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[1] 2449 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 2083 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 694 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1333 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1269 222
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1355 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 1070 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1188 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 901 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 778 282
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 2014 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 1015 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1590 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 2157 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 2022 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 2056 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 1808 240
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1552 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 852 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1401 222
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[7] 2344 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 2156 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2400 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1245 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2395 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1014 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1057 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 889 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1632 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 924 111
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1156 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 1026 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1398 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 1819 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 1868 246
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 896 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1473 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1313 201
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 1232 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 1855 252
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[5] 2349 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2336 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2452 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2329 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 1070 139
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1216 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2233 300
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1524 157
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1312 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1096 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1517 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 994 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 1838 264
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 298 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 1942 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1597 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1158 150
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 1269 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1115 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2384 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1133 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIBC803_0[1] 2324 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1140 154
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 713 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2044 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2330 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1040 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1722 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1033 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 1188 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1034 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 2161 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1399 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1123 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1125 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2330 334
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1450 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 1799 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1361 217
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1052 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2238 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2391 361
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 1025 144
set_location Controler_0/gpio_controler_0/un4_write_signal 1282 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 1801 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1178 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 2145 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 1226 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1159 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1508 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2334 325
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1495 189
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1284 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1644 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1076 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2348 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 885 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 1090 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 2023 255
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1188 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 1927 249
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 988 114
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1305 118
set_location Controler_0/gpio_controler_0/Outputs_8[13] 1210 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2312 333
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 1253 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 2018 234
set_location Controler_0/gpio_controler_0/Outputs_8[6] 1204 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1098 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2347 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 1889 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 2056 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 885 124
set_location Controler_0/Answer_Encoder_0/periph_data[11] 1310 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1103 142
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 798 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 621 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1268 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1243 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2405 355
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1825 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 906 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[0] 2160 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 2120 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 960 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNI6SHV[2] 2385 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2430 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2215 318
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1486 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 883 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1453 180
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 1023 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1381 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1006 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 2039 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2432 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 2050 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 968 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1095 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1899 252
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1152 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2444 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1213 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1771 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1151 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1892 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1157 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 968 108
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1351 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1641 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2380 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 1808 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1192 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2256 352
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[1] 2158 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 797 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2435 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 2090 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 1849 243
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1335 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2308 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1075 166
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1257 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2372 343
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1308 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 968 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1103 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 2020 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2407 373
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[1] 1328 180
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1561 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1110 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 2144 240
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1252 129
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1621 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2169 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 927 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 1844 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 978 118
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1307 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2227 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[4] 2164 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1608 187
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 908 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1338 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 1894 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1130 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1651 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1032 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 1926 256
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1114 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 926 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 1084 153
set_location Controler_0/Answer_Encoder_0/periph_data[12] 1296 132
set_location Controler_0/Command_Decoder_0/counter[8] 1148 124
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1274 108
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 1199 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1053 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1050 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1363 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 848 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 993 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1896 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1160 154
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 1229 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2424 348
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1512 175
set_location Controler_0/ADI_SPI_0/data_counter[14] 1299 109
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 1180 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1041 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_0_a2 2064 291
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1326 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 1119 171
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1267 129
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1067 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2396 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 1874 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2454 351
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 1091 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1513 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 1141 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 881 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1143 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1636 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 972 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1305 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1632 214
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 1021 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 2095 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 976 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2217 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 851 106
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2367 370
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1966 247
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1090 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1136 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 1109 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1224 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1804 243
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 2086 253
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1251 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 1798 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1021 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 818 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1290 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 2090 244
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1341 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1242 150
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1326 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2411 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1136 109
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1310 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 1837 237
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1571 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2080 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 2127 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1089 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1111 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 2353 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2418 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1046 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1039 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1197 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1144 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2229 337
set_location Controler_0/ADI_SPI_1/counter[6] 1338 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1277 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1714 235
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 1019 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 820 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 963 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1140 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 2006 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1588 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1490 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[1] 2057 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 1845 249
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1199 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 854 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1206 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2344 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 1848 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 1115 169
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1457 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 1895 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1060 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 2046 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 2157 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2422 364
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1306 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1158 100
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD 2463 163
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1064 151
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[3] 2386 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2452 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2421 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2361 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[3] 1828 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 965 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[5] 2142 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 1768 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 1858 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 1823 240
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1587 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1053 150
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1190 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 1224 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 504 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2383 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1014 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1110 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1031 151
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1156 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1142 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1123 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1200 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2403 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1682 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 860 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 828 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1080 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 1129 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv_0_RNO 1525 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 1886 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 1772 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 2148 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 1891 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1486 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2159 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2445 352
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1204 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[0] 2356 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 2176 250
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1563 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 895 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1347 217
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1182 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_0_0 1544 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1196 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI6V047[6] 2323 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 2101 253
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 1266 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 877 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1658 214
set_location Controler_0/ADI_SPI_0/data_counter[28] 1313 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1061 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 1805 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv_0_RNO 1569 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2286 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 1057 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 950 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[1] 2212 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[7] 2074 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1023 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 2169 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 906 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2223 322
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1304 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 1834 246
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 987 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1764 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 2068 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1159 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1654 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1123 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2257 295
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_3[0] 1375 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1865 249
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2014 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv_0 1538 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1186 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1828 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 682 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 1092 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1135 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 705 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 942 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1805 208
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 775 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2299 145
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1332 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 1074 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2435 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1130 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 1809 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 973 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 1823 237
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1061 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 2190 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1148 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1146 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1050 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 2005 249
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1268 129
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1261 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[0] 2054 277
set_location Controler_0/ADI_SPI_1/state_reg[2] 1504 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1130 150
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 921 105
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 2465 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1125 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1222 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1010 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 759 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2390 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1258 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2323 363
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1267 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 952 153
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 967 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1370 229
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 1225 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1640 214
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 1311 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv_0_RNO 1551 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1211 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1004 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1515 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1330 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 1919 256
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 940 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2422 361
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1307 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1139 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 1876 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1725 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1890 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 885 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1581 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2362 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2311 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 895 114
set_location Controler_0/gpio_controler_0/Outputs_8[1] 1202 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 847 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1136 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1215 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 2151 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1147 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1297 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1055 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 2078 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1176 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 2020 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 1921 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1122 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2332 324
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1077 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1339 217
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0 2059 273
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1494 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m2s2 2350 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1143 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 813 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[12] 1342 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1171 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2305 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2421 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2357 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 2071 237
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 1050 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1113 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 958 103
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1504 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2331 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1053 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1617 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[0] 2174 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[0] 2025 247
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1359 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2438 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 996 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2367 334
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1511 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 2120 250
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1485 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2447 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1454 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIP9ST 2152 273
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1153 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 1107 166
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1090 156
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1079 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2247 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1052 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1120 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1134 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2353 327
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 991 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2456 351
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2 1772 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1170 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 1867 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 882 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1112 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2383 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 2017 241
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1145 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1665 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1904 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 1801 255
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1073 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2401 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 1815 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1599 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1304 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 2107 243
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 1191 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1088 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2403 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1237 160
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1338 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1861 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1789 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 677 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 1889 250
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1493 192
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1264 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2391 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 1079 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2365 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2447 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIVITO1[0] 2350 345
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1079 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1340 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1409 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2452 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2318 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2335 324
set_location Controler_0/ADI_SPI_0/counter[1] 1285 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1244 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2350 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1092 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1028 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2382 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 999 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1370 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1492 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1190 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 1899 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNI642T2 2020 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2357 364
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 2234 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1535 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 1890 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1035 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 928 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 881 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1432 150
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1463 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 1915 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1241 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 2019 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1098 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 1800 252
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 1214 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 928 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 975 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1083 157
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1354 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 833 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1042 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 934 106
set_location Data_Block_0/Communication_Builder_0/next_state_RNO[11] 1296 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1378 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 1856 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2261 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 2120 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1081 150
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1233 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 1924 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 1817 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[5] 2137 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2450 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1308 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 2005 246
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1485 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2208 324
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1161 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 2187 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 1060 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 996 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1173 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1511 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[6] 2048 277
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 2207 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1174 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 834 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1110 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 2206 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2387 363
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[0] 2356 361
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 906 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2258 351
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[7] 2338 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[0] 2323 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[2] 2267 301
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1166 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1507 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2415 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 1841 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1005 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 889 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 1830 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 945 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 1214 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1766 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2455 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1632 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 909 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1297 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1128 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2185 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1074 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1149 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1097 171
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1196 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[3] 712 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 2011 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1603 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[0] 2152 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1143 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 1813 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 2142 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNICHKKA[0] 2322 345
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1299 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2432 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1363 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1475 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1263 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1705 201
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[6] 2342 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 930 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 997 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2147 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1128 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1105 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 864 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1482 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 692 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 1871 249
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1481 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1246 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 1910 244
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 1207 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2412 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 1068 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 2101 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1101 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 1841 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 1866 237
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1966 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 2077 240
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1246 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2381 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1075 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1328 235
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1568 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 2147 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[2] 2162 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 673 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1156 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 949 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1517 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2346 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 1849 247
set_location Controler_0/ADI_SPI_0/data_counter[18] 1303 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1109 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1647 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 1140 184
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1299 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2400 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 2112 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1240 220
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1033 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 890 108
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1268 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2396 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 948 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2361 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 1814 244
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1907 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2419 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1170 142
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1341 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[7] 2338 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1152 156
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1500 184
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1247 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1077 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1157 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 933 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 1086 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 2017 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 2093 247
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 1488 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 1898 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2406 354
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 1070 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 944 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 2151 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 1872 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2394 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1255 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1104 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1059 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 2118 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1605 201
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[5] 2328 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1633 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 991 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 1821 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2430 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 1977 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[1] 2165 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1122 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1017 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2427 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2315 345
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1224 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 2180 249
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1533 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1240 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2323 376
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1298 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1086 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2333 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 1891 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 2026 234
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 1321 135
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1113 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1185 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2339 342
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1356 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 74 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 1106 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2343 376
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 916 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 1104 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 879 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1040 112
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[3] 2308 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2424 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 836 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1559 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 2055 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 1789 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 892 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 1056 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 998 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[0] 1865 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1413 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 2018 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 970 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 915 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1324 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 1811 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2407 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 1856 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1558 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1244 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1033 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2418 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1525 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 897 115
set_location Controler_0/Command_Decoder_0/counter[31] 1171 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 2095 250
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1114 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 998 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI37CK7[0] 2339 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 1863 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1032 150
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 917 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 847 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1243 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2357 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 943 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 944 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2411 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[3] 2322 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 920 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1003 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1566 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1159 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 2029 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1203 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2334 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 2185 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1182 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2211 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2314 345
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1293 184
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 1222 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1161 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 2113 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 2041 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2415 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 976 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2447 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 882 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2429 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2425 349
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1170 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 954 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2353 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1623 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 597 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2358 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 853 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1374 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 1820 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1116 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1079 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[6] 2287 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 2112 234
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1235 138
set_location Controler_0/gpio_controler_0/state_reg[2] 1230 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 1829 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 969 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1136 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 821 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1907 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 791 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 980 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location[2] 1773 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0 2168 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2346 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 2117 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2264 352
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2015 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 1003 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1523 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[3] 2027 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1099 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[21] 1324 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 968 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1774 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 1841 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1392 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 2202 247
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1511 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 849 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 900 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 1873 240
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 1258 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1118 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1129 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1056 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 1779 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 986 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 785 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2425 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 826 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 1873 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 1074 168
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1277 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 2123 246
set_location Controler_0/ADI_SPI_1/counter[4] 1330 118
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 1321 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1038 153
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1292 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 1057 151
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1179 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1005 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1105 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1539 220
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 985 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 1845 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 2038 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2354 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 890 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 2240 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2425 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1036 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 2172 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1158 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1250 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2452 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2409 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2435 346
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1143 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1260 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2248 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 2011 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1788 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1031 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 910 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1312 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1182 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 891 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 913 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 846 106
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 1260 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1138 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2359 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1244 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1151 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1079 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[3] 2055 247
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1005 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 907 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1262 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2424 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 1820 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2360 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1602 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 999 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 1801 244
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 964 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2411 373
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 2460 377
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2356 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1147 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 1919 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1358 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2410 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 1440 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[0] 2027 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 2015 246
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1496 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1038 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2306 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1709 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1638 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[5] 2384 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1023 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2383 372
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1241 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2328 376
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1235 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 956 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 2195 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 980 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1117 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 2042 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1497 156
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[0] 2142 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[3] 2219 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 2149 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 829 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1259 129
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1512 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1234 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1112 145
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1355 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 2158 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 870 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 984 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 1868 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1656 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1611 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2399 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 888 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 1103 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1140 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 2063 243
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1528 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1064 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1296 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 877 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1497 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1074 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1310 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 992 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1564 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1341 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2255 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1339 216
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1112 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1090 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1030 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1301 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2262 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 1808 241
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1605 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2396 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2376 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2213 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 944 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 2103 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 833 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1015 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 1903 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2458 327
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1314 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 2105 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 2064 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1148 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2332 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 894 111
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1039 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 2016 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1195 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1366 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1179 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2302 369
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1077 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 2036 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 1848 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[3] 2384 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2241 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2359 376
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1493 63
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1269 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1041 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 1781 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1162 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 1813 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 1030 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1317 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 980 90
set_location Data_Block_0/DataSource_Transcievers_0/AND2_0 2324 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 1093 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 1921 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1005 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2232 322
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 1321 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1022 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1068 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[3] 1264 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1096 166
set_location Controler_0/ADI_SPI_1/counter[3] 1335 118
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[0] 1962 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1236 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2328 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 949 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[6] 2162 274
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1225 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 297 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 2009 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 2110 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 1081 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2367 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2386 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1058 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1557 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2059 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 835 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2453 337
set_location Controler_0/gpio_controler_0/un3_write_signal 1266 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 2135 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 2158 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2234 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 1874 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2209 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1263 223
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 1068 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 2196 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1393 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 1893 240
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1496 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1452 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1255 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2294 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 1861 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 1894 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2364 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1238 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 944 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1235 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1262 219
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1143 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 716 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1639 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1243 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2419 370
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1051 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 982 88
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1214 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2252 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 2158 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1007 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1133 157
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1315 183
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 834 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1108 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 1083 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1488 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1083 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1083 150
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1189 109
set_location Controler_0/Command_Decoder_0/counter[23] 1163 124
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 1283 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1753 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1668 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1407 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1268 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[0] 2368 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 2019 261
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 938 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 922 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[1] 2306 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 950 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 997 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1225 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 2035 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 2120 249
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1504 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2451 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1645 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1634 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1002 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1596 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_RNO[2] 1511 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1179 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 917 99
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1263 133
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 1217 132
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1521 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 1821 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 1091 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 2172 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1109 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 2161 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1034 115
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1338 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 969 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 2131 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKNRC2[4] 2312 348
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 1102 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2320 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 888 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2084 217
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1317 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 904 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 2136 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1659 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1341 223
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1480 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1364 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1101 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2367 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2391 376
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 1501 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 364
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1092 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1827 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1006 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 991 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 2098 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 1801 237
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 910 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1310 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2426 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1128 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1706 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1522 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 144 150
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0_1 15 164
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1261 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1026 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2386 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2320 376
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1156 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[4] 1829 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1257 222
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1235 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 2009 208
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1526 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2013 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 1910 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 1810 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1150 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_0 2059 237
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1351 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1019 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1664 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 1887 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2454 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 1827 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[0] 2364 328
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 1779 241
set_location Controler_0/ADI_SPI_0/data_counter[29] 1314 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2396 369
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 1077 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1152 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2395 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 1846 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1262 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 2113 252
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1519 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 2096 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 1882 252
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1514 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1105 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 1856 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 2036 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv_0 1545 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1038 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 973 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 2046 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[29] 1203 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1200 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 1099 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[4] 2218 319
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1633 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1182 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2166 276
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[13] 774 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2436 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1051 150
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 887 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO_0[26] 1314 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1041 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 957 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1490 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 878 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1266 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2232 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1751 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2433 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2227 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 1916 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1137 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1146 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 2086 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 2097 243
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1518 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 2048 249
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1934 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2355 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 818 112
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1224 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 1923 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1187 150
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 1245 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1218 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1298 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 2183 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[4] 2328 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[7] 2098 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2409 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1346 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1194 138
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1314 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1622 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0 1526 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[0] 2337 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIILRC2[3] 2315 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[6] 2336 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIR1101 2288 354
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1169 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1222 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1619 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1179 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 856 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 956 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 1800 244
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 1044 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 1930 246
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1508 174
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[2] 2043 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2291 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2439 352
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1520 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1127 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1116 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 1098 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 2036 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2318 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 1853 243
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1450 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1325 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 2128 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1613 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 1880 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 2023 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2317 364
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1313 111
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1341 136
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1204 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 2089 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 2103 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 937 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 893 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 2199 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1009 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 2085 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1212 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 2097 238
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 1055 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI20T01[3] 2371 357
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1461 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 844 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1166 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 920 109
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1042 117
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1292 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1178 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 2007 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 1914 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 680 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2403 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 1879 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 998 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 898 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 857 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 2437 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2414 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 971 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 1466 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 882 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 835 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1168 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2397 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[0] 2232 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2400 358
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 1230 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 2043 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 906 126
set_location Controler_0/ADI_SPI_1/counter[8] 1340 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2266 297
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1279 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1003 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1219 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1235 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1168 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1360 217
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1461 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2256 297
set_location Controler_0/ADI_SPI_0/data_counter[20] 1305 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1118 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 947 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1252 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 1973 243
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1065 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2396 334
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1191 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 1823 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2266 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 2087 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 2034 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 1794 246
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[5] 714 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1769 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1230 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1207 150
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 1266 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 1103 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1010 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 953 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 2189 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2384 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1772 201
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 1020 114
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1470 174
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1291 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[7] 2385 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 2190 247
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 1189 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[4] 2022 256
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 1250 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 1941 255
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 1244 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI29G61[8] 2315 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 2022 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 891 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1160 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2383 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1225 156
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1494 186
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1507 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 996 108
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_1 2062 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2335 333
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1233 109
set_location Controler_0/Command_Decoder_0/Perif_BUSY 1240 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2270 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 2178 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1051 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 971 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1172 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNIG0KF3 2123 243
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1152 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1078 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 2020 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1135 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 2145 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 1810 252
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 1185 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2219 325
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 1456 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 966 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1197 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1554 220
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 806 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1217 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIP6DA9[5] 2321 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[2] 2319 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2430 342
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 1325 132
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[3] 2329 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 1954 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 866 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1457 154
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1188 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1241 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 1781 249
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[1] 2114 244
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1094 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 2088 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 1904 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 959 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2427 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1004 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1650 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2343 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 1862 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 2129 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 966 118
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 1236 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 891 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1129 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1519 151
set_location Controler_0/Command_Decoder_0/counter[22] 1162 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 1205 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1120 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 828 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 1855 229
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1282 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1556 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 2081 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2340 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1233 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2417 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 1823 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 826 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2389 375
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1566 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2350 342
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1275 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2428 373
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1489 181
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 1265 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2287 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2369 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2425 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 2038 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1174 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1402 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2305 373
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1106 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 1795 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1032 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 2116 250
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 1326 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2388 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2298 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2385 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 822 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 1789 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2302 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 1857 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1126 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 1456 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1942 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 961 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1046 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 974 114
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1223 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1337 219
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 879 102
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 1184 126
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1200 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 842 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 2043 255
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1045 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1592 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2343 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 2111 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1467 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 971 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 996 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 1767 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 2144 237
set_location Controler_0/ADI_SPI_0/data_counter[19] 1304 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 1821 250
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[6] 713 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 2202 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[4] 1835 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 2096 243
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 1285 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 1915 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1762 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 1082 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1470 156
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1309 118
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 1976 196
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1344 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 678 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1067 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1991 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 1789 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[7] 2369 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 2045 243
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1350 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 1052 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1633 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2264 300
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1216 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1123 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 2170 246
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1086 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1006 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 1796 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2325 333
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1285 124
set_location Controler_0/Command_Decoder_0/state_reg[2] 1182 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 2026 255
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1315 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2434 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 957 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 1809 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1377 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1179 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1644 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1173 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 1110 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2421 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1320 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2259 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1040 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1035 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 926 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 2000 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2451 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1597 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 835 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2425 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2359 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1099 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1518 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2296 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 1799 243
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1302 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1050 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 72 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 2103 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2379 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2421 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2432 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 937 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 889 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1309 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_1[3] 1766 225
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 1234 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2288 373
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1149 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 1009 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 696 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2404 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 1825 246
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1569 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 1877 238
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1497 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1282 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 693 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 674 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1596 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2409 370
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1507 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 910 127
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 1299 117
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1302 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 1812 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 2176 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 1764 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 989 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 953 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2164 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 1165 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 800 118
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1194 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 992 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2258 352
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1442 175
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1332 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1510 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1183 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1100 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2416 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 1053 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 632 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1639 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1064 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 990 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 1777 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1312 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[3] 2451 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 2104 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1487 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 1910 249
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1063 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2351 370
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1278 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 1855 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 2134 247
set_location Controler_0/gpio_controler_0/un11_read_signal_2 1291 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[2] 2283 343
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1375 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2414 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1708 235
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1313 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1335 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1042 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1305 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1256 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1424 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 2040 255
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1342 124
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1195 111
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1501 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1260 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2359 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1000 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1556 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 1049 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 963 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2406 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1477 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 1811 249
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1242 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1024 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 868 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1071 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2369 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2310 355
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 1100 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 883 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2432 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 2065 247
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 1296 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1015 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2357 331
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1309 126
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1644 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 2159 246
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1671 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2337 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2387 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2361 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 830 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 1139 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2412 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2328 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1502 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1119 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1004 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 2120 234
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 806 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1155 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 978 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 1494 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1400 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[2] 2051 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1025 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 2050 240
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1323 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1671 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 1784 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 888 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 929 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1606 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 1820 247
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1546 123
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1505 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1176 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1757 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1039 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 820 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[5] 2165 280
set_location Controler_0/ADI_SPI_0/data_counter[10] 1295 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1440 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1224 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 1824 238
set_location Controler_0/Command_Decoder_0/counter[26] 1166 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 1897 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 971 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 2005 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1811 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNIPFDR1 2315 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1473 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1186 135
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1336 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 2140 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[2] 1866 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 1914 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 695 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 878 115
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1314 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2446 346
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1363 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1889 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 2178 246
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1398 222
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 642 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 841 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 2097 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 924 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 1240 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2428 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 2035 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 1135 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 2065 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_0_1 2057 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 928 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 1104 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2355 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1720 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1480 156
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1268 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 2148 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1382 229
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 1201 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 889 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1646 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2138 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2388 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2217 321
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 908 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1876 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 979 117
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1339 181
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1231 126
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1265 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2228 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 2182 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1042 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2357 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_2 2119 237
set_location Controler_0/Command_Decoder_0/counter[3] 1143 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1170 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1229 127
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1361 181
set_location BUFD_0 1974 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1469 211
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1214 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2245 297
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1635 186
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1322 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 947 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2293 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 1141 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1895 229
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 737 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2383 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1027 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1081 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 1928 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 2090 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1241 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1661 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 2126 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1639 214
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1549 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 2179 250
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1265 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1971 241
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1152 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 2018 252
set_location Controler_0/ADI_SPI_0/state_reg[0] 1284 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1174 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1306 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 965 154
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1192 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1193 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1001 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1028 154
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1532 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1213 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1144 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2354 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1267 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 859 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 925 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1135 141
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 1229 118
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[7] 2383 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2433 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 964 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 984 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[0] 2305 331
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1506 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 1066 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2374 349
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 296 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2144 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 2084 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2360 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1603 187
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1276 112
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1199 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[5] 2376 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNI3GI93 2079 249
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1557 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2414 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1118 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 889 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1453 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1528 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 1135 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2413 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2355 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1886 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 1970 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 894 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1259 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 811 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2406 343
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1274 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 898 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1172 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1509 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 1094 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2319 373
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1224 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1023 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 2025 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 851 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2348 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 984 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 2070 249
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1286 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2327 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1072 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 839 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1337 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 1823 241
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1258 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2428 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1005 154
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1478 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 2100 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 1068 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1523 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 951 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1321 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 921 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1231 135
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1448 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2373 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1025 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 1881 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[2] 2058 247
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1511 153
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1276 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 1117 166
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1261 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2397 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 1893 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[2] 2326 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 986 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1176 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 891 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2364 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1367 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 1773 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 1905 241
set_location Controler_0/gpio_controler_0/Outputs_8[5] 1263 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 894 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 930 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 1828 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1214 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 833 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m0s2 2113 246
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1288 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 1010 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 1112 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 967 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 781 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1066 112
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 1850 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 1095 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 950 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 1818 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2459 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1032 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 2169 246
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1316 216
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1175 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1220 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 1870 250
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1283 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 832 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 1881 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1016 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 1097 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1028 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1567 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1243 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1448 154
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1276 186
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1781 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1656 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1016 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1134 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1153 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2424 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 1895 240
set_location Controler_0/Command_Decoder_0/counter[24] 1164 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 912 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 1839 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1373 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2402 357
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1336 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1154 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2351 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 1802 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2292 369
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1498 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[2] 2167 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1027 111
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1492 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2433 351
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 1216 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 961 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1210 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1070 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 2142 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2358 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 2189 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 907 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1049 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1219 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 965 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1680 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1151 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1109 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2426 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1160 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1111 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1122 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2397 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 2125 246
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1207 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 823 111
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1290 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 631 96
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 1270 117
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1191 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 1058 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[4] 2222 292
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1181 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 1106 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 882 130
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1552 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1337 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2146 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1491 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 2126 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2408 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1130 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 805 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1468 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1342 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1147 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 966 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 907 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2433 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1934 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1077 153
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1280 108
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1496 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[4] 2043 247
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1338 126
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1319 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2252 300
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1049 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 766 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 880 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 1064 142
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1222 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1110 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 1852 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 1109 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 852 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 1807 247
set_location Controler_0/ADI_SPI_1/data_counter[28] 1541 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2143 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1296 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 2025 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1458 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 2116 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 1901 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 1112 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 1844 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 1898 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1727 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1036 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 2083 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 1902 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1035 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 2153 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 912 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2449 337
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1271 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1049 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 972 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 2201 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 1060 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 1907 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2292 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 1799 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 1899 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 1793 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[6] 2454 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 973 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1441 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1246 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 2027 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 999 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 973 139
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[7] 2337 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 1211 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[3] 2122 253
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1175 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 908 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2408 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 2112 252
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1357 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 1114 169
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 875 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 1917 246
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1489 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2237 301
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 1223 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 2036 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1256 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 2036 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1569 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 1019 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 1835 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1817 237
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[5] 2330 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 2095 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 2039 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1263 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 2018 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 1926 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1105 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 2177 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 1070 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 930 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2330 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1970 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2458 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2451 363
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1240 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1207 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1603 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1319 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1603 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2411 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1294 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 2142 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1125 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2450 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1206 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 1064 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 1251 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 1860 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[1] 2347 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 822 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1036 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1616 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1253 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2334 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 892 111
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 1247 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2377 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1006 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1124 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2388 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1386 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 1805 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 2133 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 835 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1812 255
set_location Controler_0/Command_Decoder_0/state_reg[3] 1191 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 2126 247
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1226 133
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1360 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 1062 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1004 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 950 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1160 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 2134 238
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1338 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 1875 234
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1492 199
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1318 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1123 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1209 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 2152 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2378 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1052 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 2043 237
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1460 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1273 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1540 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1168 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1311 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1131 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1166 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1605 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1676 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2411 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 912 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2366 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2428 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 1878 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 683 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 880 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1489 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1380 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 1939 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[5] 1903 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1456 154
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 1219 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2403 364
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1196 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 817 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1257 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 1780 250
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1076 168
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 1230 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1056 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1176 133
set_location Controler_0/ADI_SPI_0/divider_enable 1294 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1033 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2413 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 1972 240
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 1067 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 1848 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 1915 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 2106 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1640 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[2] 2223 292
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 859 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[0] 1956 217
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 1230 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1143 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 1850 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2395 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 999 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1308 123
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1479 181
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 1190 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1672 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1337 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 1031 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 986 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2439 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1485 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1229 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 903 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1066 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1332 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 2042 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 1127 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 1092 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1111 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 897 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 1856 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1035 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1508 166
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[6] 2047 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2371 336
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 1056 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1242 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1143 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 1873 229
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1688 186
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 957 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 931 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1540 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[10] 1334 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2378 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 825 123
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[5] 2376 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 875 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2342 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2351 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1160 144
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1234 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 1001 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2377 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 1114 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 2107 237
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1066 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 841 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i 2171 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2336 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2396 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2424 342
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 983 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 2160 246
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1566 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1490 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1131 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1102 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1186 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 838 118
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1346 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1168 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1782 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 934 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1164 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 960 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2319 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1239 151
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 1256 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2170 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2432 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1124 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2334 375
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1058 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2435 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 2172 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 960 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 975 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 1056 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1113 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 999 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 1101 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 959 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2457 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1194 135
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 814 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1143 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 916 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1212 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1257 144
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 1140 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 838 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1278 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 364
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1286 181
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1253 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1312 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2418 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 2132 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 1901 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2285 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1209 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1478 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2214 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1790 243
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 1045 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 1814 253
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1311 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 888 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1044 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2238 321
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1156 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1194 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 920 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1020 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 2139 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1099 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2426 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 2111 249
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 987 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1038 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 983 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1114 106
set_location Controler_0/gpio_controler_0/state_reg[4] 1231 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 821 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1223 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 2207 246
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 912 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2423 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2389 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1042 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1147 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 947 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1041 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1207 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1108 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 1872 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1094 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_1 2069 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1182 117
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 1248 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 1905 252
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1218 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 946 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1197 157
set_location Controler_0/Command_Decoder_0/counter[0] 1144 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1001 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 2103 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1199 144
set_location Controler_0/ADI_SPI_1/data_counter[18] 1531 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1033 115
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 1329 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 884 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1009 156
set_location Controler_0/ADI_SPI_0/counter[3] 1287 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1063 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1220 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2395 343
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 923 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 878 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1233 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 845 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[9] 2169 280
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 1240 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1077 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1234 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1033 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1218 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2317 370
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1213 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2387 343
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1513 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2448 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1011 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1653 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1010 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1126 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 1847 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 942 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1185 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 2159 237
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 882 106
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1236 132
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1302 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1162 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 1920 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1247 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1317 223
set_location Controler_0/REGISTERS_0/state_reg[0] 1217 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2235 297
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[23] 1831 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1388 229
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[2] 2336 346
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 712 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 2156 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 1096 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2291 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 2029 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2438 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 908 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 989 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2392 372
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1549 123
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1484 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1195 136
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1532 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1308 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2328 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1155 138
set_location Controler_0/ADI_SPI_1/data_counter[0] 1513 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1085 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 1071 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 895 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 1256 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1167 156
set_location Controler_0/Command_Decoder_0/counter[6] 1146 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1135 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2453 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2413 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls[7] 2456 325
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_2_iv_0 1532 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1835 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1283 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 1252 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2305 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1889 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1553 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1505 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2412 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 2025 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 2088 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[4] 2321 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 2080 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 2065 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 959 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1250 223
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1019 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1215 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 884 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 882 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[4] 2285 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1109 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1234 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1093 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2262 297
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 1239 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 2203 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2335 372
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 1176 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1129 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2448 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 2060 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI29G61_0[8] 2314 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 1891 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 2048 237
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 751 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2361 357
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 1106 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 972 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1328 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1508 198
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1167 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 901 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 2184 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1277 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1047 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1353 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 890 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 817 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 961 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1076 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1094 145
set_location Controler_0/ADI_SPI_1/counter[7] 1339 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1862 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2398 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1189 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1175 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2224 322
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1106 115
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 2051 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 2104 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 1843 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 833 112
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1287 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 1892 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1032 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 2047 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1113 132
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1501 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2353 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2326 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2358 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1032 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv_0 1553 153
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 1004 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1489 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 945 109
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1349 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 2073 246
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1322 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 1844 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2403 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 2106 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1712 235
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 1500 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 1123 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1626 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2048 207
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1305 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1108 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1919 241
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 899 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1508 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 1024 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 1912 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2342 349
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1074 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 1851 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1110 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 848 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1292 129
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1294 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 914 114
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1453 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 867 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[0] 2062 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2455 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 647 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1503 181
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 2450 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1502 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 2066 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 1076 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 1113 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1209 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 1095 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1643 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 985 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 1941 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 978 100
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 1223 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1190 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 2040 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1132 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2415 376
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2300 150
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1306 180
set_location Controler_0/gpio_controler_0/state_reg[3] 1235 130
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1282 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1469 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 1936 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1504 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1196 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1203 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2240 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 992 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1527 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2011 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2359 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1069 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1255 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2459 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1513 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1187 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 1115 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 2121 240
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1218 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1609 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_2 2086 237
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[6] 2333 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 1925 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 1095 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2298 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 1838 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1530 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1113 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1599 207
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1052 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 1865 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1214 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1208 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2299 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2338 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1621 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 1909 250
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 572 90
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 712 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 2078 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 903 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 1002 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2459 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_1_i_0 2066 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2386 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1169 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2441 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2312 336
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 1113 157
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1547 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1198 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[3] 2230 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 2152 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2371 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 835 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2211 322
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1144 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1790 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2297 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1317 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 969 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1171 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1301 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1232 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1475 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1153 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1145 154
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1306 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 1842 249
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[17] 715 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2375 334
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[7] 2048 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2301 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1348 217
set_location Controler_0/gpio_controler_0/un11_read_signal 1287 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 1099 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[2] 2234 292
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 883 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1186 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1160 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 1801 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 1867 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 2096 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 2084 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1599 202
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1224 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2409 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2330 325
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 1047 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 899 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2207 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1266 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1594 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1638 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 970 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 330 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 1047 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 1885 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 984 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[0] 2457 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1157 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1036 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[2] 2019 256
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1300 118
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1332 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 1164 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 912 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1040 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1137 151
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1176 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1591 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 978 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 1096 172
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1434 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1602 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1145 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1447 154
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 1255 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 1857 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 968 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 1774 240
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[5] 1282 180
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1476 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 1863 265
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 2070 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2443 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 890 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1603 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[0] 2356 357
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 1258 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2355 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 1064 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 941 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2197 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 1881 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1689 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2227 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 2033 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1040 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1334 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2297 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2405 334
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1220 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2413 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1147 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1012 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 1768 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 1815 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 1875 240
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1302 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1153 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1118 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 1460 156
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1302 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 848 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1241 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1667 214
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1186 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2245 298
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 1104 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1281 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1126 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2450 346
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1051 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[7] 2335 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 2129 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1046 151
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1258 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1018 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 1860 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2385 346
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1188 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 1793 241
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 1041 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2427 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1269 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 1100 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1308 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 878 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 2145 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2303 361
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1273 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1978 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 1247 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2209 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 2103 240
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 1221 108
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 1315 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1596 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 1801 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 1853 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1106 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2447 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2208 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1094 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2448 345
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1298 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 973 135
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1216 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 884 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 998 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1030 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1660 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2340 324
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 1070 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 2091 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2420 369
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1312 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 2102 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 1917 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 998 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2429 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 2043 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 1899 253
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 1212 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1336 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1064 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1497 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1040 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 2027 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 1899 243
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1334 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1518 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1005 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 942 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 1251 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 1896 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2149 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2344 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[1] 2049 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 1114 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[3] 2161 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2435 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1059 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 2021 243
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 1013 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 1930 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2337 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1242 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 972 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1639 211
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 1834 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 884 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1403 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2353 346
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[5] 2330 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1629 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 1848 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1116 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 912 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 915 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 2068 240
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto5 1472 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1128 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[13] 1322 180
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[7] 2381 354
set_location Controler_0/REGISTERS_0/state_reg[1] 1258 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 2089 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1156 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1237 136
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 1319 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1109 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 1867 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 2130 234
set_location Controler_0/ADI_SPI_1/state_reg[0] 1502 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1184 235
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1265 123
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1172 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 1968 240
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1077 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[3] 1341 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2444 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1218 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1499 166
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1334 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[5] 2383 354
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1140 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1026 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 1848 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 1782 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 2019 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1140 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1558 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1242 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1544 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2379 349
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 757 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 1876 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1399 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[1] 2368 363
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1108 156
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1500 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 876 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[3] 2048 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1142 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1623 190
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1277 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1155 142
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1014 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2386 337
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1335 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2444 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 990 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 801 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 963 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1084 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1206 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2453 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 870 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2359 331
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1201 130
set_location Controler_0/ADI_SPI_0/data_counter[8] 1293 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2447 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2384 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1040 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1650 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1312 202
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1329 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1517 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 1867 243
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1003 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2145 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1513 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1632 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 954 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1101 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 1916 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 866 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2458 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2075 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 1852 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 801 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 1101 175
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 1215 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1118 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1059 150
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 1221 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1397 223
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 1247 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 1831 243
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 1188 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 1822 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 1797 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[4] 1904 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 967 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1141 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1505 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 849 234
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1313 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2346 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1357 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2336 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 2124 237
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[17] 1370 180
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1524 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1102 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1539 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2421 376
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 1226 129
set_location Controler_0/Command_Decoder_0/counter[25] 1165 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1254 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2323 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 2061 247
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1533 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1198 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1616 183
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1319 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1026 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2364 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq 2074 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1081 108
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1260 132
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[6] 2378 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 894 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1164 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2324 375
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1145 126
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1304 183
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 831 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 941 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1020 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 1823 238
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1354 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 1815 246
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1198 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 1828 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_9 1559 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2385 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1721 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 1085 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 1925 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2190 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 944 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1128 153
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 1238 111
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1302 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1237 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1511 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[6] 2372 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 2147 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2383 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1610 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI40KA1 2357 330
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1288 181
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1491 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 837 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781[3] 2357 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2457 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[3] 2284 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2226 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 1949 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2393 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1142 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2438 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1233 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 942 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1224 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 2154 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1105 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 906 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1191 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1802 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1975 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2 2223 294
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1284 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2426 369
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_2[0] 1329 180
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1580 180
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1314 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 2089 244
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1303 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 2161 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1003 142
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1358 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 899 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 1856 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1185 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_44_0_i 1970 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 951 154
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1215 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 1072 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1118 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1495 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1081 172
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 902 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 361 309
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1506 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1597 186
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 972 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 2155 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 364
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 1341 117
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1219 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 2024 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 1883 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 859 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 1469 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1113 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1134 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2414 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 1896 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1144 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 902 127
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 1250 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 1066 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1111 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1150 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1048 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1604 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2439 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1144 144
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1273 181
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 1057 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1208 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 1079 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 1910 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 894 127
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1497 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1147 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 995 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1012 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2434 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 2106 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 758 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1139 112
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 920 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 2048 234
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1134 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 997 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1129 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1307 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[3] 2235 292
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 1017 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 2128 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 1061 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 1095 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 1086 139
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1074 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1098 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1093 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 2101 234
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1282 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 1218 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2315 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1360 235
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 951 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1719 202
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1080 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 894 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 900 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1636 189
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 964 154
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 1109 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 873 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1097 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[18] 1376 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 808 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1256 220
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 1216 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1023 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2319 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2227 321
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 1300 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 966 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1152 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1011 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1075 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 1843 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1198 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 1922 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 899 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2317 336
set_location Controler_0/ADI_SPI_1/data_counter[5] 1518 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1294 136
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1499 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 1854 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 1776 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2404 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1267 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1265 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1383 229
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1492 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2429 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1117 154
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1271 129
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1306 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1331 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 1886 240
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1291 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 1146 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 2005 237
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1655 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 2141 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 964 105
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1358 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1168 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1371 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 1082 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2365 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 1895 246
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1343 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 997 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 2081 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1134 154
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1377 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2367 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2458 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 864 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2076 213
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1340 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2337 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1185 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 2137 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 1063 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1142 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1814 237
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 1046 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 974 153
set_location Synchronizer_0/Chain[1] 1223 109
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 1251 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1213 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2456 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[2] 2450 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2440 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 1875 249
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2193 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 963 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 2140 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1514 157
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1181 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2447 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 2029 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 2028 243
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1059 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1196 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 1255 111
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1362 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 937 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2458 337
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1325 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2357 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 924 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 879 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2325 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 821 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1023 109
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 1228 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2368 346
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1504 184
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 1196 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2453 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 1097 174
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 1281 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 1854 252
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 802 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 945 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[2] 2064 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[6] 2111 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2343 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1165 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2223 291
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1071 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1363 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 630 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1082 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1305 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 2023 261
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 1267 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1135 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 1863 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1604 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 2140 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1041 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1134 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1530 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2432 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1032 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[6] 2143 274
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1016 111
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1294 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1229 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 884 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 1853 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 2024 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[0] 2155 274
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1220 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[1] 1822 238
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1145 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2439 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 2100 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 1907 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 870 127
set_location Communication_0/Communication_Controler_0/state_reg[2] 1189 130
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1141 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2188 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1111 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5 1492 189
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1161 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2382 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 2128 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 1924 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2390 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2443 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1097 166
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 834 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 962 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 888 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNI07GS 1248 222
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1244 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 950 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1261 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2450 334
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1226 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[4] 2334 336
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1080 166
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1017 157
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 1238 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 1819 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1520 150
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 1318 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 2167 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1598 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 952 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 1894 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_14_0_0_0 1547 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 999 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1238 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2448 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 822 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1242 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 1877 249
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 1154 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2291 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 1806 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1004 111
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 1035 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2344 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 1816 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2224 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 995 151
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1559 181
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[7] 2311 348
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1350 127
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 1219 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1405 216
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1332 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2074 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 1852 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 864 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 2128 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2411 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 964 109
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1290 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 2118 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 2031 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 2130 240
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1806 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1177 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1123 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2358 352
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1058 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[5] 2304 348
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1231 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1002 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2385 370
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 936 97
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1286 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 909 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[3] 1872 265
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1275 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1468 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1120 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 596 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1036 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1140 235
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1238 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1499 195
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 625 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1264 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1167 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1341 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2329 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 1793 243
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 1213 129
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1297 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2441 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2419 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1132 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2389 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1334 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2420 358
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 1064 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 975 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 1861 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1332 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1110 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 956 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2386 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2229 324
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1203 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 1869 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2241 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 2083 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 1111 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 1890 241
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 1275 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 2095 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 998 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1000 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 1925 246
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 1225 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 1081 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 1065 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 811 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 2371 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1148 136
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1301 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 1104 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 1804 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 832 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1190 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1239 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2338 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 830 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 958 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2323 375
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1065 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 1863 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1506 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1047 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 998 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 938 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2398 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1811 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2216 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2216 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 1010 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2128 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 2038 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 2111 246
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1184 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1020 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1330 220
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1230 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2396 348
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 1101 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 2351 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 1929 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 2358 357
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 1064 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1202 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 913 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2450 345
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv_0 1560 156
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1069 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1018 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2413 375
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1333 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2246 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 1902 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 846 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1164 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1185 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2388 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 1100 136
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1334 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 1799 246
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1319 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[3] 2056 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[1] 2229 292
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1479 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1303 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1202 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1259 219
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 969 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 1125 172
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1009 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 936 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1250 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 2033 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2382 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2235 322
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[6] 2337 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 2038 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1152 141
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 1238 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1008 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2435 364
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 1113 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1943 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2360 376
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 911 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1651 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 996 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 952 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2250 298
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[8] 1364 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 1110 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2335 370
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1214 136
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1334 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 1136 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1242 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1684 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 784 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2433 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 2135 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1414 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1089 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 1892 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1597 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[6] 1837 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 2143 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 1055 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2363 328
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1313 118
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 1218 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 1882 240
set_location Controler_0/ADI_SPI_1/state_reg[1] 1510 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2234 297
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1279 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 1092 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1061 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1313 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1266 135
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1015 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 1807 255
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 818 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1338 222
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1222 190
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 2056 273
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1197 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 804 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 966 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1255 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1616 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 2092 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 879 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1205 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1351 217
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1209 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 1431 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 858 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 1088 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1555 220
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1265 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1634 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 2157 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 1092 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 2101 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNIPCSU 2079 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1240 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1420 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1352 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 900 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 2132 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1537 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 1780 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 896 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1095 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1070 171
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1108 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[1] 2100 253
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1440 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2237 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1603 207
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1451 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 1289 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0_3 2258 300
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 828 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2443 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1183 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 931 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 884 115
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1187 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 2037 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1051 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1831 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2402 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2375 354
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 923 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 1056 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2400 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2223 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 1764 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1149 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 75 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2147 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 903 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 1889 243
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1113 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1049 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1067 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2052 276
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 1320 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2247 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 2068 249
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 816 124
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1298 180
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1257 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 1918 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1018 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 2086 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 914 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2448 334
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[4] 2351 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1699 234
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1357 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2016 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 1832 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 2095 234
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1282 124
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 1299 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2391 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 2090 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0s2 2117 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1192 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1075 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1542 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_a3[0] 2321 357
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1518 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2410 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1137 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[3] 2067 292
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1722 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1487 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1029 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 851 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 1789 246
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 1076 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 884 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1389 207
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 1095 153
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1342 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 1790 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m0s2 2122 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2371 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1162 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 355
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1027 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 2051 246
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1323 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 1836 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 997 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1217 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2324 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 1855 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2439 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 2090 238
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 839 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1646 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 1877 237
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1226 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1972 244
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1158 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 2010 249
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 1223 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1935 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 1520 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 2004 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2337 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2324 376
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1299 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1192 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1057 180
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1036 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1245 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1722 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2410 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1134 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 912 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1315 124
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1333 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 1055 103
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1534 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1112 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 2115 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 948 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1686 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 979 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 1825 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 973 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 2055 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1086 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1310 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1649 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2199 319
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[7] 2344 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 1809 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1013 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1100 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1548 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1768 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1263 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2407 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1354 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2403 343
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1502 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1423 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1142 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2221 322
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 984 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 984 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 925 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1809 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 880 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 906 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 968 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 997 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2221 321
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 1029 144
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1280 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 1811 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2430 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 1863 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 1065 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 1865 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1470 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1474 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 1901 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1418 217
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1362 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1365 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 861 130
set_location Controler_0/gpio_controler_0/un44_write_signal 1281 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2371 369
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2010 69
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 1297 132
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_2[24] 1326 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 1776 249
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[5] 2349 346
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 1044 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1343 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1759 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 1120 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1264 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 946 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1198 139
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1195 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 845 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 1881 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 1816 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2373 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1154 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 800 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1390 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/syncr 2448 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1112 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2311 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1016 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[3] 1923 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 2053 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2340 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1465 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1171 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 1165 153
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1097 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 919 106
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 1197 126
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 1265 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2372 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2419 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1008 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 1062 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1894 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 1814 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1014 136
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1266 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1079 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 906 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2232 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 1110 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1126 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 1898 249
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1271 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1495 202
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 1055 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2431 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 834 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1170 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1074 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1187 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1318 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 2041 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1236 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 1813 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1750 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2431 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2408 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 1079 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1498 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1120 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[2] 2071 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2429 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 1844 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2394 364
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 1019 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 914 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 990 138
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 1307 132
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 1343 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1558 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 874 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 1064 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1209 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1697 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 1897 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 2061 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 1112 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2395 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1345 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1382 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1181 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1025 112
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 1030 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1454 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 979 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1155 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 1438 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[1] 2304 331
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1226 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1213 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 1911 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI0US01[2] 2370 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1604 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 2129 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 1776 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1145 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2171 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1 2071 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2427 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 883 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[7] 2335 349
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1296 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2310 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1024 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 1101 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 1757 229
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[2] 2066 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1156 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1177 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1177 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1497 183
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 829 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2415 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2371 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 247 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[4] 2093 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2194 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 1838 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 1809 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 2187 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2395 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1242 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1334 223
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1496 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1244 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1057 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1002 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1663 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 1892 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 2025 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2407 354
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv_0_RNO 1568 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1001 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 974 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1058 109
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1332 130
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1350 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2407 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2456 352
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 925 153
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[1] 2042 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[0] 2188 250
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 1137 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 1842 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1481 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 2094 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2376 376
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 1046 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 1871 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[7] 2175 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1250 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 2110 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2305 343
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1221 136
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 1283 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 2088 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1620 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[7] 2167 280
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1290 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1233 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1151 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2376 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1970 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1045 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 852 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1240 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 948 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 982 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 900 102
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1 1751 366
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 988 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1763 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 2046 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1187 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1765 229
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1190 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 843 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1739 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 1824 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 1829 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 2149 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2351 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 1772 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1401 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1111 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 2109 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1071 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 1928 247
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1088 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIJQLN 1856 255
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 1514 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2388 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2223 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2441 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 999 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 2155 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1596 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 959 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[9] 1362 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3_0 1829 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 1858 246
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 912 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 1262 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1046 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1054 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 916 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[6] 2335 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 2126 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1028 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2306 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2444 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1202 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2432 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 980 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 2109 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 846 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2419 348
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1119 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1523 160
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1300 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2005 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 865 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 1917 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1331 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 1825 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 1917 250
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1295 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1076 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2362 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 1793 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 2021 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 1840 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 1819 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 1929 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 2132 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1134 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2244 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2369 373
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1302 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2399 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 996 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2408 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 1017 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1124 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1100 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 1891 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1196 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1135 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1043 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 850 282
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 1085 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 1818 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1150 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1149 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 2097 249
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1260 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1146 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 2122 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 2070 240
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1269 139
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1252 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1752 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 847 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1485 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1037 112
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[3] 2339 348
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 1070 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 1919 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 1842 241
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1090 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1179 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1197 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 2027 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 2075 246
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1504 127
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1368 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1323 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1037 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 1068 165
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1321 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 865 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1211 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1102 114
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 1238 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2444 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1320 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1134 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 1891 235
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 1108 157
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1349 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1180 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2131 217
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1348 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1450 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2408 364
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1775 226
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1193 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1364 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 1062 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2352 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 1921 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2282 354
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 1046 138
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1461 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1183 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[1] 2066 277
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1265 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNILVHA1[0] 2344 330
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 908 102
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1229 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 2107 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1608 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1165 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 2183 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1027 109
set_location Controler_0/gpio_controler_0/Outputs[12] 1206 112
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1218 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1460 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2413 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1204 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 930 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1267 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2241 298
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1430 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[2] 2154 274
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1876 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 1920 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 2093 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 2077 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2397 336
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 1104 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[6] 2166 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 1971 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 1105 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2236 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1094 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1008 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 1100 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 1064 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 2014 249
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 788 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 2045 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 997 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2352 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 975 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 1821 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2309 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 1830 238
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 1050 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2383 343
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 961 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1072 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1236 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 1801 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 2105 234
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 1226 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 823 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 2058 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1126 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1172 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1121 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1638 186
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1223 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2404 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2386 372
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1262 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1526 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 2064 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1164 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 1784 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 1903 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 1436 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2408 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[2] 2139 274
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[4] 2351 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 939 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1464 154
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 1491 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 919 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 441 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2441 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 1063 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 2023 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1107 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 1859 240
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1525 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2417 358
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1241 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 1109 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1659 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 900 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 1076 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1681 187
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1224 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 1860 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 989 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1165 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 824 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 947 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 1878 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 1849 237
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1094 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 857 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1212 112
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1269 135
set_location Controler_0/Command_Decoder_0/counter[19] 1159 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2209 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 1805 243
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 1282 135
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1486 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[9] 1335 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2406 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1343 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 959 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1231 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1184 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 2149 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 1834 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 1825 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 2092 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1336 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2193 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[5] 2156 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2045 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[7] 2072 274
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 400 102
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1036 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1030 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 1864 234
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 957 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1218 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[3] 2073 292
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 1490 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 1860 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1043 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1070 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2361 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1135 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1046 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 1067 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 1236 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1076 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 1880 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 1057 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0 2214 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 955 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 1905 250
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 1368 256
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1353 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2423 370
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1253 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 904 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[6] 2068 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 960 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[13] 1311 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 221 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 953 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 1082 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1115 151
set_location Controler_0/gpio_controler_0/un7_read_signal 1280 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 1837 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 807 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 948 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1236 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 1097 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1242 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1058 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 1807 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1034 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIUP2E1 1856 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1596 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2144 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2165 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 2034 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2435 349
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1185 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0_3 2166 273
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1289 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 1106 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 2080 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 2038 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 2065 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1199 136
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1247 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 980 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 1046 142
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 1241 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 2190 249
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1254 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1324 181
set_location Controler_0/gpio_controler_0/Outputs_8[0] 1263 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1472 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 2183 246
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[4] 2331 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1891 210
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1061 157
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 1269 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 1917 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1162 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 2104 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1091 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2253 298
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1247 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0_RNIL8S61 2058 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1116 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1264 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1550 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2295 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[2] 1906 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 1841 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1194 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2432 343
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1105 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 1017 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 1870 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2345 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1160 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1154 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 1764 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 981 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 1798 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2457 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2441 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2379 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1821 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1132 150
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1207 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2377 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1123 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 1931 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 817 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1311 360
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1085 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 1876 246
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 981 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2358 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 1052 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 1045 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 872 123
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1365 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 829 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 2129 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1321 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2440 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1100 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 1877 240
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1482 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2374 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 2127 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1556 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 792 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1078 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIMPRC2[0] 2305 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1160 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 890 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1126 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.4.un17_trg_detect_vector 1767 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 949 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1177 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1017 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1244 141
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1509 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1233 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1071 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1523 153
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1146 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 931 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2336 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2039 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1063 114
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1153 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2352 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1121 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 927 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2425 360
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1632 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv_0 1558 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2306 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 1797 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 2051 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1035 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 840 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1694 235
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 1068 154
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[4] 2332 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1021 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 981 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1605 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1037 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2448 354
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 901 103
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 1244 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 1021 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2073 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1116 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 891 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1726 234
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1196 133
set_location Controler_0/ADI_SPI_0/state_reg[2] 1287 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1631 195
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 2460 5
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 1925 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2347 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 2116 249
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1336 124
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1304 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2360 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 626 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 2140 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1218 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 1076 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1470 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1260 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 1865 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 1071 169
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1159 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 863 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 1285 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 1025 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1120 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2265 351
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1220 124
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1313 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 569 90
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1041 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2411 355
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1318 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1825 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 2091 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2331 364
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1263 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1314 202
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1332 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1082 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1119 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2161 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2409 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2243 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 2011 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2431 361
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1011 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2400 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 803 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1146 126
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 1342 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 1014 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 2026 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2378 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1146 144
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 710 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1258 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 2125 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 1457 156
set_location Controler_0/ADI_SPI_0/write_read_buffer 1295 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2318 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1072 102
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_0[1] 1285 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2340 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1101 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 1927 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1151 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2224 291
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 1086 141
set_location Controler_0/Command_Decoder_0/counter[1] 1141 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1489 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[1] 2282 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1062 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1347 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1001 15
set_location Controler_0/gpio_controler_0/Outputs_8[4] 1202 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1499 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1183 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2424 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1557 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 2108 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2382 370
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 795 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1393 222
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 1265 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[0] 2069 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 1781 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 834 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2307 343
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 1177 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1250 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1113 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 901 112
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1378 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 1867 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1048 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[2] 2217 319
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1352 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 1094 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 1811 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[0] 2111 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1119 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1324 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[5] 2237 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1104 151
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1343 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 2028 247
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 1206 126
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1513 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1245 135
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1078 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1529 154
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1275 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1102 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1243 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 968 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1255 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 835 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 2036 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 1495 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[12] 1832 150
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1273 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 2095 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1063 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2055 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 2019 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 2112 246
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 974 117
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1219 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1547 220
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 1243 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 2037 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2402 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 1861 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1062 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1452 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2079 217
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1290 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIUP2E1 2057 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 2110 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2374 357
set_location Controler_0/Command_Decoder_0/counter[2] 1142 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2371 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2440 343
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1492 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 2167 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 2015 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 1829 243
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 1252 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 1897 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 2077 250
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 1235 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1211 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1130 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 1845 240
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 1095 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1152 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2308 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[4] 2172 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 1844 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1260 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[4] 2131 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2252 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 963 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 979 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2289 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 1838 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 889 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2215 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 954 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 965 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 2012 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2351 364
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1301 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 855 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1104 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2374 351
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1446 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 2094 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1076 175
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 1082 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 1802 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1338 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 977 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 1839 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1166 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 1864 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1117 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1854 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_Last_A[3] 2149 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 958 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1130 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[0] 2040 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[2] 2161 274
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1481 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1116 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 798 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1010 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[6] 2044 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 871 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2391 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1144 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2388 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1887 229
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 1077 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2322 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2327 369
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1506 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2332 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1174 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 1855 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2426 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2333 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[5] 1925 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 998 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1182 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 894 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1517 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 2104 250
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1423 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1098 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 945 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 865 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2408 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 989 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1261 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 2098 235
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 981 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1001 117
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 1225 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 1790 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 980 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 947 105
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1328 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 1088 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1155 225
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 15 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 1892 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2144 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2412 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1092 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1664 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2146 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 1067 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[1] 2233 292
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 954 153
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1245 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1498 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1225 135
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1171 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1444 154
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1305 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1040 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2378 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 822 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2296 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 1065 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 2022 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 1786 249
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1344 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1221 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2382 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1342 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 2018 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 839 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 1916 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2141 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1078 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 2115 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 904 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2343 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2143 210
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 1144 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2289 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2421 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 930 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1337 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1104 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2434 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 2107 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1148 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 1808 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 2156 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[2] 2327 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 2194 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2433 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1445 154
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 1239 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1037 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2145 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1973 241
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1244 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 926 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1110 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1169 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1604 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1112 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1050 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1103 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1208 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1753 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2377 375
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1280 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 1889 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 1973 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1270 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1520 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1162 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1161 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1043 115
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1212 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1128 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1339 235
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2192 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1256 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[4] 1810 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1045 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 1934 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1513 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1803 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1266 126
set_location Controler_0/REGISTERS_0/state_reg[5] 1214 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1634 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 840 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1241 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 2047 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1191 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 1057 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1585 228
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1502 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1103 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1088 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 1906 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1111 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 1058 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1455 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 1885 246
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[2] 1260 180
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1014 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2431 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2070 276
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1301 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1215 154
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 1237 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_RNO[1] 1521 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 1926 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1643 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 834 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1528 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2453 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_3 2037 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI59CK7[0] 2320 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1182 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[1] 2047 250
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1295 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1180 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 824 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 1903 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1230 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1161 225
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 1089 141
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 1097 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 929 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1131 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1005 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1072 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 968 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1184 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2448 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1156 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[1] 2205 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1236 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[4] 2106 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1611 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1129 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2009 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2373 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 976 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1081 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1108 181
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1151 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1310 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1403 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 916 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1136 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2247 298
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1271 217
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 1228 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 1067 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2434 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2077 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[7] 1893 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector_RNINOBC[7] 1772 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2372 357
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1305 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 1868 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1033 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2374 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2390 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1387 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2324 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 840 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 821 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 941 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1180 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 2022 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 2146 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[2] 2023 262
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1008 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1076 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1135 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1141 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 2093 246
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1099 159
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1436 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 1078 138
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1366 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1552 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 1831 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 1864 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 1831 240
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1684 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 1894 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1232 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2427 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 2049 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1096 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1647 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP[9] 2348 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2320 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[5] 2110 244
set_location Controler_0/Answer_Encoder_0/periph_data[13] 1306 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2337 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_0 2121 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 918 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 1765 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1281 139
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1273 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 855 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2387 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 2155 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1722 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[7] 2069 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 956 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 962 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 288 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2233 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1493 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2391 334
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1308 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1550 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2396 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 2128 240
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1337 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 2173 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1107 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1488 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2441 346
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1281 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 919 108
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 1264 123
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1525 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2339 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 1887 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 2067 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[0] 2381 357
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1350 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2415 334
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1178 115
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 1259 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2435 334
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1263 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2427 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1482 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 1841 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1027 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1215 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1648 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1335 226
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1249 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 1092 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2361 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2440 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 2091 247
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 1043 145
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1216 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 1833 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 894 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 1085 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2443 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1327 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[5] 2166 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 901 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 1092 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1529 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2459 327
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 1531 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 1850 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1182 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1180 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2335 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1311 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 868 124
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1353 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[7] 2239 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 1878 235
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1008 111
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1497 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2380 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1395 229
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 1227 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2326 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2308 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 847 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 1786 244
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1102 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2341 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 1099 175
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1251 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1287 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1163 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1050 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1709 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 1843 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 1822 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2132 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2221 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 1778 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 1834 252
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1299 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1807 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1081 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2228 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 1017 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2371 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2259 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 2034 252
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1054 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2350 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2383 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2338 372
set_location Controler_0/Command_Decoder_0/counter[17] 1157 124
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1480 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1169 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1071 106
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 1216 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1194 139
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 998 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1521 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1121 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 1903 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1032 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[2] 2180 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 2107 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2452 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2407 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1497 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 2030 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1718 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 2106 241
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1489 196
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1223 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 2107 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 1859 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 2138 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1475 211
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 1056 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1485 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2023 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1517 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1099 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2280 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1156 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2240 298
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1231 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1509 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1149 156
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1292 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2128 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 1044 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[4] 2141 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_8 1553 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 1787 244
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 969 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNIBE411 2351 342
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1507 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 940 109
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1556 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2240 301
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1176 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2227 337
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1489 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1549 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 1806 247
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 1088 141
set_location Controler_0/ADI_SPI_0/data_counter[31] 1316 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 907 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[0] 2043 241
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1306 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1098 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 839 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 1927 264
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1249 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2386 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2263 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2420 348
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1360 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[0] 2369 357
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1085 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 2130 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 2092 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 943 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1219 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[4] 1840 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2336 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1104 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1316 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2428 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 871 129
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1197 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2428 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2302 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 879 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 1912 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2130 217
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 1242 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 2041 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2405 358
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1999 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2454 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1238 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 2137 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1113 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 2139 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 894 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1430 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1884 211
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1266 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 880 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2281 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1596 186
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1268 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 900 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1246 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1456 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[0] 1858 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1155 226
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1516 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2407 315
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 1522 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1241 141
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 1068 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1770 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2395 342
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1086 156
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1084 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1232 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2328 352
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 1123 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1177 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 1134 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1496 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1652 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2419 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 1809 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2347 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2 2179 273
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1518 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1133 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1185 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1069 111
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1260 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1148 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2354 358
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1834 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1514 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1954 238
set_location Communication_0/Communication_Controler_0/m10 1222 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2386 370
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1217 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1079 111
set_location Controler_0/gpio_controler_0/Outputs_8[12] 1206 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 2084 249
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1232 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 1902 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 1096 156
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 1130 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1173 144
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1275 186
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1193 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2229 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[5] 1902 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 2014 246
set_location Controler_0/gpio_controler_0/Outputs_8[8] 1270 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1146 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1137 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1238 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 2130 250
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 843 225
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 1231 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 1093 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2420 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1110 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 1126 166
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 1070 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1007 112
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1178 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1155 144
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1237 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1181 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[0] 2022 253
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1182 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1121 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 897 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 1043 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2113 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2371 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1515 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_1_2_sqmuxa 2367 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 1093 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1564 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1088 150
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 1073 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1270 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 2130 237
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1287 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 1101 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[7] 2176 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1024 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 876 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2392 349
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1300 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv_0 1563 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1336 226
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1159 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1031 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 1063 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1138 145
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1356 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1159 138
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1279 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1236 160
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1216 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1122 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[0] 2303 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2455 343
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 1025 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1473 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1164 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1356 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1043 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 2032 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2319 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1131 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1632 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1092 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1030 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv 1566 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1586 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1190 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1134 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 939 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 1793 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1158 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2204 319
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1504 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 1096 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2395 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2374 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2246 297
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1442 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1192 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 1927 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 990 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[1] 1921 265
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1527 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2402 355
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1336 207
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 1308 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 1969 243
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1106 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1226 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1828 202
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1186 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 1893 247
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1442 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 2009 238
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1308 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2383 328
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto13_2 1471 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1131 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[5] 2070 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 2171 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 940 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1179 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1493 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1029 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1234 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 1785 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1096 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2457 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2363 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2430 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2317 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1098 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 2035 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0 1854 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2450 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2460 374
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1255 127
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[0] 2329 346
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 1126 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2392 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 2024 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2157 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 1073 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 949 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 1049 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1329 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 1831 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1086 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2403 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 2158 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2091 216
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 917 225
set_location Controler_0/Answer_Encoder_0/state_reg[0] 1178 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1512 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 896 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1174 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2371 351
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1241 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2339 334
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1538 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 996 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1171 139
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 1108 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2374 373
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1569 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1073 166
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1341 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2450 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 1866 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2432 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 2030 234
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1500 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2385 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_1 2120 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 2143 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2034 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1298 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1080 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1016 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1003 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2392 348
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 829 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1087 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 2145 249
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 966 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2397 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 1822 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1184 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1245 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2347 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2260 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1693 235
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1014 234
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1196 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1490 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2238 297
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1244 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1493 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1004 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 886 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1026 114
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1503 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2379 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1149 135
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1352 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1075 153
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 1308 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 1108 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1161 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1401 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 2115 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2202 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2431 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1039 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2224 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 2124 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 1879 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3 2300 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 1869 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1184 154
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1560 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 2042 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 974 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1233 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2454 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 1094 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1495 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 1065 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2083 217
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 1217 133
set_location Controler_0/ADI_SPI_0/state_reg[4] 1244 127
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1250 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 994 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 949 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1222 154
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1263 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 717 181
set_location I_1 1155 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 2026 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 2022 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1082 169
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 787 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2402 342
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 757 117
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1357 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1719 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 1056 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1006 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 1928 264
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1268 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI0BMG1 2313 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 1950 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 981 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2096 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2332 364
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1257 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2450 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2449 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 1835 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1017 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1512 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 2166 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 1862 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2337 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 2028 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1106 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 714 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 789 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 2007 244
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1247 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 890 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1184 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1092 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2245 300
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1279 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 2148 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2353 328
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1501 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 1859 229
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1175 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2368 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 2004 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 893 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 881 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 2124 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m2s2 2333 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2367 346
set_location Controler_0/ADI_SPI_0/busy 1237 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 990 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1029 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 948 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2365 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2429 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2380 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 2021 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1246 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 963 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 785 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1163 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 983 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2352 351
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1272 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1498 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1827 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2436 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2394 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 1830 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1080 171
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1186 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 2012 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1116 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[6] 2071 274
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1130 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 961 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1126 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1810 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 762 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1128 141
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 1069 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2341 370
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1482 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2445 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2425 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 1846 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 886 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1518 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 1007 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1476 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 906 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 944 100
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1228 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1891 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 1819 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 1833 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 1257 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1560 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 2108 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2421 357
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1273 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 2034 243
set_location Controler_0/ADI_SPI_1/write_read_buffer 1495 124
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 1261 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1017 141
set_location Controler_0/gpio_controler_0/Outputs[15] 1206 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 990 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 992 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 849 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1695 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1261 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2432 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2420 363
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1272 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1338 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2307 373
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1052 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 1858 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1102 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 903 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 877 124
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 1971 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1002 144
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[4] 2379 360
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1481 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1146 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 986 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 1858 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 918 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 1843 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 855 112
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1159 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1157 153
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1357 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1183 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 852 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2361 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1146 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNINATO1[2] 2346 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1022 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1255 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2115 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 2048 246
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1529 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 908 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2317 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 1927 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 1902 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1154 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 844 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 1045 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1081 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame 2303 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2221 297
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 834 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 886 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 1945 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2348 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2366 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2347 325
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1058 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 2139 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2412 349
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1282 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1469 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1132 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 936 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 437 228
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 1281 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1163 144
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[6] 2309 349
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1232 142
set_location Controler_0/Command_Decoder_0/state_reg[7] 1196 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 2070 237
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 1280 136
set_location Controler_0/Answer_Encoder_0/state_reg[1] 1184 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2421 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 1919 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2418 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1601 187
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1160 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 985 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2343 361
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 1313 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 962 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2368 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[3] 1931 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 763 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2262 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2368 357
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1342 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2338 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1612 210
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1183 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 299 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2364 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 1916 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2370 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1237 159
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1142 159
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1182 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2210 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 878 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[3] 2140 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1365 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2403 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2459 325
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1014 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1109 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 2147 240
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 1063 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 1457 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 831 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2322 333
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 1050 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1262 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 993 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1033 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1486 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2434 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2431 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 1814 246
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un31_test_data_1_CO2 2341 345
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1310 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1230 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2419 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 895 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 1834 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2436 343
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1248 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2031 208
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1228 136
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIB1T72[4] 1317 183
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 1221 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1175 142
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[3] 2333 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 913 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2433 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1092 145
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 1200 111
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1503 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1007 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1174 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 939 106
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 1253 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2433 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1180 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 2090 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2364 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 1837 252
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1220 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 919 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2373 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1145 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 917 109
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 1165 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 1904 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1355 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 1902 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 1907 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 998 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 1816 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 1943 255
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1210 124
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[3] 2053 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1060 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 1837 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1359 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 943 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1319 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2445 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 1880 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 997 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2440 361
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1087 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m0s2 1864 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 2079 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1516 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv_0_RNO 1562 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2354 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 965 115
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1354 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1157 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 1818 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2337 363
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1177 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1518 156
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1261 127
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1287 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1322 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[1] 2181 274
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[2] 1990 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 1113 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[11] 1344 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1763 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2288 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1499 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 2099 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto13_1 1470 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2230 295
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1484 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2331 369
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1244 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2319 370
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1213 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1472 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1063 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 792 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 1919 249
set_location Controler_0/Command_Decoder_0/state_reg[8] 1198 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1177 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 2012 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1098 141
set_location Controler_0/ADI_SPI_0/counter[7] 1291 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 1232 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1082 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[22] 1355 186
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 1082 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1285 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1466 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1266 217
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 809 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 2154 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1669 235
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1517 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 978 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 1821 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1156 156
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1196 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 1797 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 2026 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1168 72
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1337 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 985 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1123 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2449 345
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1179 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 1002 117
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1202 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 2037 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 1846 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 938 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1104 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2348 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2387 376
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 1068 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1239 219
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1279 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1234 160
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1514 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2451 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 1821 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1080 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2298 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 1955 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 1898 243
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 1076 141
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[4] 2331 345
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1337 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1088 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[8] 2168 280
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1667 253
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1218 190
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1054 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1139 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1617 186
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 898 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[2] 2370 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2396 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1137 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1242 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 857 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1056 109
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1306 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1091 165
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 756 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 1817 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 907 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1220 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2164 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1147 141
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1342 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1117 141
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1202 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 993 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1361 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 856 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2374 343
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 996 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1584 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1119 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 1854 243
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 1237 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 1893 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1713 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2254 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2446 342
set_location Controler_0/Answer_Encoder_0/periph_data[4] 1312 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1665 235
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 1274 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 814 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 978 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIGS4A6[7] 2319 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 1861 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2407 369
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1476 174
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 945 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[9] 2241 292
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2283 144
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 1079 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1014 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2371 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 2118 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 999 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 1855 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1395 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2252 298
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1530 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1271 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 1780 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2224 325
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1327 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2225 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1022 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 1838 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1263 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1494 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1246 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1650 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 886 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1021 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 829 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 549 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1637 211
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 1243 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 1073 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1516 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 956 102
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1530 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[6] 2098 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 1889 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1211 151
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 1258 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 901 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 963 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[0] 2027 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1118 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 2108 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2405 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 1901 246
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 974 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1038 111
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1345 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 1142 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 1062 156
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 1198 129
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un51_test_data_1_CO2 2377 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2440 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2348 363
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 1258 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2336 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 829 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 1115 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 877 108
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1300 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 783 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1037 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 1845 255
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[2] 1831 241
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1291 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 1848 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 1801 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 2153 237
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1015 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 2154 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 1851 246
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 1217 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1282 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 2106 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2342 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[1] 2325 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1135 154
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1245 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2214 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1123 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[2] 2082 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2425 346
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1292 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2455 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1115 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 2163 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2365 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1198 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 1114 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 1891 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 2008 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 1106 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 1091 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1118 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1103 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 2181 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 2022 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[4] 1901 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2456 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1080 153
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 932 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 878 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIMKDL1 2302 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2341 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2221 298
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 900 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 1113 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2332 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 2070 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 797 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 883 111
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 1279 117
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1230 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2427 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2319 337
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 978 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1497 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1389 229
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 1194 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1488 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2389 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv_0 1541 156
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1266 129
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1444 126
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1231 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 2012 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1152 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1070 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1122 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 2115 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1666 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 2015 249
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1180 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 2094 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 2046 250
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1483 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 1116 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 1907 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1045 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1012 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 2175 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_14_0_0 1558 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1553 220
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1183 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 2048 243
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1350 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 888 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1107 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 1115 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 2012 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2345 348
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1214 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 888 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 807 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 930 225
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 999 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1142 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 1904 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1597 187
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1223 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1057 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[7] 2099 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2431 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2426 372
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1272 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1016 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 2118 246
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 1071 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2129 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 2069 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 897 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 2109 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 1856 247
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 1035 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 976 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 1783 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2226 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2415 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 1857 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 1090 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1707 235
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1076 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2382 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1466 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1009 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1318 207
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1223 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 2134 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1462 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 2016 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 1842 264
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1167 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 1100 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 1084 165
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0 0 5
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1646 214
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1792 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 1107 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 1875 246
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1315 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 820 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1349 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1261 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 1860 235
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 977 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 804 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 1046 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2314 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2238 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 958 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1239 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 977 139
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1347 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[5] 2047 277
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 1327 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2261 352
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 918 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_1 2074 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[1] 2064 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 2092 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_3_iv 1533 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2332 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 787 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 909 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 973 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 2116 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 1113 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1894 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2378 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1643 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 251 180
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 1181 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 1863 253
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1176 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2408 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1107 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 2185 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1127 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2264 297
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1004 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1173 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2380 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2253 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2400 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2359 358
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1280 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1520 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 1792 247
set_location Controler_0/gpio_controler_0/Outputs[11] 1269 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 1911 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1033 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2349 369
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 782 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 1486 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 1000 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 858 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1467 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1522 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1332 222
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1278 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1476 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2370 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 816 106
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 1246 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 2183 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 1110 156
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1224 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2239 322
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 1212 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 961 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2434 364
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1207 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 2062 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 1871 240
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[0] 2362 361
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 881 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 829 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2389 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2360 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2328 333
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1308 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1133 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 2002 229
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1270 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1150 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1072 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1111 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 953 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2292 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 896 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1490 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 929 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1240 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 945 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 1892 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1042 109
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1289 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 1081 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2248 301
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2143 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2267 352
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 1247 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1122 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2344 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[5] 2063 277
set_location Controler_0/gpio_controler_0/un15_read_signal 1278 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1158 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 942 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1651 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1344 216
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[5] 1335 180
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 991 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1103 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[3] 2151 273
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 1278 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 1867 246
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1495 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 947 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 1047 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 2228 297
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1967 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 977 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2126 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 836 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1147 118
set_location Controler_0/ADI_SPI_0/data_counter[4] 1289 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2409 336
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 1226 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 1062 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1226 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2385 351
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 795 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1018 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1033 144
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9 1171 162
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 1214 108
set_location Controler_0/Answer_Encoder_0/periph_data[5] 1302 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1186 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 2120 252
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1242 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 725 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1283 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1014 109
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1254 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2332 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 1826 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 1002 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 1813 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 2123 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2246 298
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1318 180
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1303 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 1107 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 1865 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 968 115
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1190 115
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 2464 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1085 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2420 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 855 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1348 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1175 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1158 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 1121 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1452 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 900 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1123 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 1518 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1249 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2297 373
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 1217 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1722 234
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 1205 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 2024 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1136 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIKO8I1[1] 2348 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 462 288
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1288 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1150 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_0 2063 273
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1261 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 1151 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 837 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1635 214
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1179 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1419 217
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 1333 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1054 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 998 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2330 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 1828 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 1110 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1009 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1311 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 960 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 2051 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 1221 114
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1217 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 959 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1797 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2407 336
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1218 111
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1348 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 1806 249
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1227 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2228 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 1892 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 2013 237
set_location Controler_0/ADI_SPI_0/counter[6] 1290 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1140 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2330 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1088 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 962 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1823 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 1888 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1705 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2427 369
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 1129 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 2004 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 2052 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1152 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1133 106
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1522 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1716 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1142 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2334 352
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2029 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 1830 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2328 355
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 1139 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2372 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 1865 253
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1179 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1225 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 952 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 1249 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 2369 360
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1313 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 908 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1135 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 1854 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 827 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2385 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2223 298
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2154 282
set_location Controler_0/gpio_controler_0/un36_write_signal_1 1263 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 764 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[4] 2323 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2383 345
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1770 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 1807 241
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 1211 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 161 69
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 1242 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1190 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1135 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1242 157
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1278 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 1814 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1335 234
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1192 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 1833 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2335 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2228 325
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 927 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 998 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 2025 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1092 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 942 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2335 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1004 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 2108 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2203 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 1878 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 977 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1657 214
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1215 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 1931 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 1219 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1114 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2280 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1121 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1106 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1323 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2316 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 1077 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1568 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1526 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 2006 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1492 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 2090 234
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[0] 2324 358
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1347 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 973 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 929 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1258 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV 2377 354
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[4] 2057 274
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 1205 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1113 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1248 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1124 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2042 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2375 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2222 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1142 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2285 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 2016 262
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1228 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2439 370
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 882 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 1110 139
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 1074 141
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 979 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2439 372
set_location Controler_0/REGISTERS_0/state_reg[2] 1254 130
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 1073 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIV2CK7[4] 2332 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2399 370
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1342 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2290 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 2062 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 2109 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1467 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 967 117
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1266 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2193 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2135 208
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 992 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2295 369
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 1324 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 2177 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1711 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1308 133
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1198 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1183 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 2098 246
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 1073 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2360 349
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1662 213
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2116 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 2014 247
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 476 123
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1517 129
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1064 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1089 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1487 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1239 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 1842 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 2080 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2326 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 1092 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 1058 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2406 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1219 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 2030 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1515 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 2100 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2427 372
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1507 184
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1355 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[1] 2066 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 1884 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 1841 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 2023 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 2149 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 997 108
set_location Controler_0/ADI_SPI_0/sdio_1 1274 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1163 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1189 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1116 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1138 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 825 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1220 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1649 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[2] 1803 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2258 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 1829 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 1795 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1134 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 2114 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2386 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 943 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2401 354
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1122 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2398 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 1810 249
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1272 115
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1488 186
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1229 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1792 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2254 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 2047 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2351 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2400 376
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 980 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 1068 139
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 812 118
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9_1 2455 164
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 938 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2430 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2425 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 1838 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2220 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2396 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1124 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 976 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1653 190
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 980 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[1] 2107 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1247 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 911 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1065 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1214 156
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1351 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1040 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2225 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 981 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[3] 2134 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2427 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 1858 237
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1097 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1659 235
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1516 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2401 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 2380 357
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1499 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 1096 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1129 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1138 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1394 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1752 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 878 111
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 1277 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 1095 169
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1491 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[15] 1337 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 852 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 2158 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 114 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2389 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 1204 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2316 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 932 96
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 1214 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 2013 240
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNIVQ8U1[11] 1350 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 1915 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1230 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 1846 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 981 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_6 1469 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 956 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 903 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1313 208
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 440 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 1926 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 2050 246
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1529 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 946 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 474 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 246 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[2] 2171 274
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1298 126
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1517 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2332 363
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1174 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2395 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2265 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2433 357
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1483 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1315 180
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1298 115
set_location Controler_0/Command_Decoder_0/state_reg[6] 1189 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1162 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1600 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 1119 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2426 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 2079 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2421 370
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1512 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 1140 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIGJK92 1882 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2442 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 2156 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1316 223
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1077 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1626 186
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1335 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 1852 255
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1461 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1116 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1295 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 1100 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1338 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2221 325
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1327 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1131 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 1442 150
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1256 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1597 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2386 352
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 1110 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2426 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2071 276
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 1059 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 1776 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 2058 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1149 157
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 1264 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1131 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 1044 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2418 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 2046 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1267 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2415 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 1844 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2358 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 1861 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2311 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 1863 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2322 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 2150 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 1471 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 2138 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1087 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 1061 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[4] 2236 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 927 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1305 139
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 1221 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1767 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 1189 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2362 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 2175 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 1765 240
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 883 105
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3_0_0[1] 1490 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1132 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2423 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 974 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1252 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 1830 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1601 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1026 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2455 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 885 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 2100 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 2065 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[1] 2223 295
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1248 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3 2342 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 952 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[0] 2053 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1663 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1532 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1495 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2171 279
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 456 102
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1232 184
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1522 136
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[4] 2379 354
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[4] 2379 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 866 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1169 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 2013 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1692 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 1097 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1197 111
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[6] 2333 349
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 1240 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 2027 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1117 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1002 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 858 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0_3 2208 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2301 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2434 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[0] 2192 247
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 952 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2396 346
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1180 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1178 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2430 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[6] 2153 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 1870 246
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1214 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 794 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1137 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 1077 142
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 1077 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1112 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 1940 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 1872 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 1766 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2030 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1081 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 1813 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2383 333
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1237 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 848 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 2036 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1033 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2408 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 982 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 2307 324
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 1199 132
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1340 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2396 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2434 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1392 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1339 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1115 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 836 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2382 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2455 334
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 1290 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1788 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 1783 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1061 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv_0 1555 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2334 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2355 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 951 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNISMMT3 1873 246
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1224 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2384 370
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1187 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 914 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1081 171
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 1243 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1755 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1375 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1133 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[2] 2070 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 950 108
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1309 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1212 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1201 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2412 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2389 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1185 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[16] 1013 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 1068 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2333 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 1802 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2353 358
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1225 139
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1229 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1035 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR 2367 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 2174 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1242 220
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1112 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1230 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2385 349
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1079 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1462 220
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 967 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2417 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2265 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 1895 249
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1997 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 1870 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1188 136
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1522 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1816 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 2073 249
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1516 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1602 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 902 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1101 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 2128 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 2013 249
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 978 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1186 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 1911 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 2006 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 1012 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1599 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 880 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2298 369
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1193 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 2074 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 2023 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1153 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 1452 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1519 202
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1340 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2438 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1789 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1140 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1478 156
set_location Controler_0/Command_Decoder_0/cmd_CDb 1188 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1311 223
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 1150 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 1878 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 2122 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2377 327
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1088 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1242 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 1777 243
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_1 2054 273
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1339 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1164 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 403 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2413 348
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1225 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1302 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1026 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 2204 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIR1101 2359 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 984 118
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1320 115
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 1310 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNITGTO1 2345 345
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 888 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2145 273
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1565 181
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 1191 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 2109 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1890 210
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 2161 241
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 1206 130
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 883 160
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1295 123
set_location Controler_0/ADI_SPI_1/data_counter[8] 1521 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 790 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 930 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1793 208
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 1222 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2417 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1262 223
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 997 88
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 1204 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1499 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1112 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1403 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2328 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 2004 246
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 715 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2434 346
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1524 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2311 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2265 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2415 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 2022 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1126 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 1086 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1714 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1285 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 1771 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1476 154
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 1978 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 2062 243
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1430 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 985 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1247 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1067 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1123 141
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1324 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1205 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter 2368 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1116 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2428 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2414 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2339 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 1850 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2421 361
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 1219 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[6] 2342 345
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1196 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1139 235
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1022 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1133 235
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 1314 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1132 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1711 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1112 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2354 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 867 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 1782 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[3] 2151 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 884 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2221 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2335 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 2015 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2366 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 954 118
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 1223 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2229 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2264 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[1] 2074 292
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1784 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2220 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1090 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2224 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[7] 1887 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 2021 240
set_location Controler_0/ADI_SPI_1/data_counter[31] 1544 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 1871 252
set_location Controler_0/ADI_SPI_0/data_counter[9] 1294 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1295 129
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1282 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1188 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 1894 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1599 229
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 989 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 1264 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 1074 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 1862 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2335 358
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1511 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2295 364
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1422 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2394 375
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2019 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2324 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2422 370
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 1257 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1134 142
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 1047 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 1779 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 2055 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2359 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 869 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1971 244
set_location Controler_0/ADI_SPI_1/data_counter[29] 1542 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1240 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2429 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 1968 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1189 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1120 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 1877 252
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1315 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 2036 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_3 2137 309
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1291 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1551 15
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 1821 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 2050 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 1099 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1243 156
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 1274 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1043 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2257 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[2] 2159 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2375 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2412 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 2030 243
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 2170 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1074 106
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 1315 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2375 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1042 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 355
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 1069 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1502 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1560 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 1058 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1180 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 2110 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 886 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 902 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2434 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 902 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1514 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1311 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1508 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_1 1855 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 1236 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 996 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1132 202
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1335 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 2008 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 1824 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 1900 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 1811 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1598 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 940 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1157 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 2049 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[4] 2014 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 846 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1036 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 2140 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1341 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1817 201
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1174 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 1866 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1309 223
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1320 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 1058 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1273 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1182 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 1860 240
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1296 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2401 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2453 351
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1190 118
set_location Controler_0/ADI_SPI_0/data_counter[3] 1288 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1183 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1088 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2381 334
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 1230 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 2029 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 1087 138
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[3] 2308 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2296 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1358 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[0] 2020 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 2101 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1146 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2425 358
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1228 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1149 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 1075 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[0] 2041 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1014 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1486 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 1124 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[6] 1967 247
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1449 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 973 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 2040 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1208 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1040 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2405 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2439 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 930 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[7] 2324 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1180 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 1773 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 1777 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1056 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[2] 1854 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 1918 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 1777 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 2067 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 1803 238
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 1002 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 1894 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1468 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2345 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 1893 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 983 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[1] 2138 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 1854 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0 2022 237
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 1315 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1711 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1013 114
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1281 138
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 889 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1602 211
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIDLAS[0] 2326 357
set_location Controler_0/Command_Decoder_0/counter[5] 1145 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1478 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1636 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2361 373
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1247 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1772 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2431 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1154 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1490 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1158 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 1862 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[5] 2136 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0 2172 273
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 1198 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 1074 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 1793 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 2045 241
set_location Controler_0/ADI_SPI_0/data_counter[7] 1292 109
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 1304 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1111 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1165 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 1899 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 1905 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 1782 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2372 372
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 909 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1502 166
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 892 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[4] 2382 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1638 189
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1228 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 2151 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2303 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 1769 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 893 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2357 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1065 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1133 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 866 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2451 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[4] 1819 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1133 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1135 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1131 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 894 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2421 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1652 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2437 352
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1087 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 823 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1216 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1596 210
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 960 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 2033 246
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1490 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 837 123
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1297 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 1894 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 1964 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 2186 249
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1288 132
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 1133 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 2031 243
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1290 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1193 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 889 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 900 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 1868 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2290 342
set_location Controler_0/Command_Decoder_0/counter[4] 1144 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1142 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 2041 237
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1187 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 567 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 1884 246
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1325 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1076 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2339 369
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 1055 141
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1554 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1641 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 1885 241
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1258 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 973 100
set_location Controler_0/ADI_SPI_1/counter[1] 1333 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1498 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1190 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2369 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 995 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2159 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 1088 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1118 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1647 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 1893 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2302 361
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1250 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1086 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2160 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 2014 243
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[4] 2314 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2373 348
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1272 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 1213 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 2016 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 2106 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 2039 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 979 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 1800 250
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1175 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1039 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1035 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1464 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 976 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 2137 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 2091 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1466 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1627 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2428 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1166 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[3] 2183 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 1815 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1558 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2418 346
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 1283 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 1847 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 1933 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 459 297
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1218 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1089 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1184 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 853 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1521 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 1077 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1149 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2413 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2394 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1106 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2365 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1242 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2383 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 2009 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 1862 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[1] 2156 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[5] 1801 256
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 977 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2327 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 927 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1177 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1188 157
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 959 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 1818 247
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1299 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 2244 253
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 1054 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 1979 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2437 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2384 373
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 1093 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2424 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2412 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 846 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1117 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 909 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 929 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 819 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2355 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1479 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 2101 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1122 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1038 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 2135 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 1888 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2234 300
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1455 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1238 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 2193 249
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1093 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1631 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 1859 241
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1177 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 1328 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 428 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2420 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1083 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1364 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2420 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1724 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1214 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 1807 246
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 1207 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2347 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2461 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 1802 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1049 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 1800 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 1894 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1137 235
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1290 129
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1269 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1471 211
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1230 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1250 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 1868 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2415 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1202 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1028 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2230 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2415 363
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1358 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1507 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1137 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2366 334
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1225 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2404 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 1923 250
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1280 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv 1557 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2321 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2226 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1131 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 1860 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2348 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 1106 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1093 156
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 956 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2421 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 2102 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 1905 234
set_location Controler_0/ADI_SPI_1/data_counter[19] 1532 124
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 1280 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 896 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[6] 1820 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 948 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 2188 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2352 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1178 150
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 1231 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1150 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2420 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[2] 1506 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1796 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 1876 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1603 202
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 940 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 2071 249
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1259 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 2143 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 1781 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 1777 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2321 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1158 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[2] 2408 316
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1310 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1238 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[2] 2154 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 1104 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2377 337
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 992 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 915 114
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 1046 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1199 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[0] 2065 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 2119 249
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1292 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 969 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 2039 237
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 971 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 1830 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2136 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2335 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIT0CK7[3] 2334 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 2059 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 913 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1357 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 2012 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 2134 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 2139 237
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1370 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1477 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 2358 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1134 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1153 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 829 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2456 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 949 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2436 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPCTO1[3] 2349 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1141 153
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 1295 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 991 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 955 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 947 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 989 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1241 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 945 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2230 322
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1307 130
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1292 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2424 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1323 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 1870 240
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1321 123
set_location Controler_0/Command_Decoder_0/counter[18] 1158 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1134 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1083 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1065 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 1962 256
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[2] 1990 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1170 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 865 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1650 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2388 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2260 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2263 300
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1296 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1319 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2222 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2376 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 1073 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1525 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[19] 1333 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 1103 174
set_location Controler_0/gpio_controler_0/un40_write_signal 1276 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 905 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2293 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 1885 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 1899 244
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1243 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 948 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2442 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 1092 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1152 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2379 357
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1082 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 851 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2403 360
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1174 156
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_1 2467 163
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1321 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 843 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 870 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1523 202
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 1223 114
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1183 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 1767 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1486 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 1853 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 1890 240
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1233 132
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 1195 132
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_4[1] 1286 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1026 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1107 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1097 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 1813 238
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1271 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 1802 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 1883 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1261 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2453 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1346 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1394 223
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1305 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1165 135
set_location Controler_0/gpio_controler_0/un11_read_signal_4 1288 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[6] 2238 292
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 1920 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 2104 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1124 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 1011 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 1805 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[1] 1340 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1645 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 2048 250
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2046 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1032 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 2032 243
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1291 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2414 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 913 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2443 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2452 354
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1303 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2454 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 1888 240
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1220 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1974 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1326 235
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 2002 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2311 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1129 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1349 235
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 1163 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2381 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 983 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2327 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 887 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1628 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2336 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1637 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1520 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1120 171
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1520 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1300 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1066 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1106 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 2007 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 1122 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto2 1468 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1337 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2398 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 1805 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1143 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[1] 2361 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1129 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNIUDNN[5] 2388 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 1904 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1634 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 1924 249
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1232 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1614 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2455 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2301 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 1860 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2457 360
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1206 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2412 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2256 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 1877 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2436 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2389 352
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1148 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 1900 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[6] 1874 235
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 968 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1133 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 1976 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1161 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 1804 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 2191 249
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 980 117
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 1070 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1105 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1641 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1317 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 2044 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1391 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1034 109
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1274 133
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1895 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 974 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1123 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 1051 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1227 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1089 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1492 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 1937 255
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 976 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2208 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1065 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1059 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1265 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1014 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 1793 240
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1144 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 1841 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 2120 243
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[7] 2311 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 896 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2401 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1158 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2370 373
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 1215 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 917 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1045 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 1802 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1260 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 2021 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2423 345
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 1075 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 948 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1159 139
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1230 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1374 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 1834 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2458 325
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1523 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[3] 2211 319
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1522 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1076 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2442 352
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 1220 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1655 202
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 1215 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1151 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 962 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 1831 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 1819 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1165 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 890 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 981 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 945 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2413 370
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1286 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 2026 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1078 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1117 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2283 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 947 115
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 1229 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1302 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1518 184
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 1315 129
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[6] 2337 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1011 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 850 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2421 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 1780 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[7] 2177 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 1886 246
set_location Controler_0/ADI_SPI_0/data_counter[2] 1287 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1243 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1522 154
set_location Controler_0/gpio_controler_0/Outputs_8[7] 1268 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 898 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 1105 168
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 895 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1328 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1632 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2228 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 944 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1020 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 1876 243
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 1245 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2203 319
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1368 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 2172 246
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1143 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[0] 2059 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 932 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1289 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 957 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1295 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1168 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 1097 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1156 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 969 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 1147 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 1940 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1498 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 764 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1130 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 1850 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2112 216
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1155 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1519 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 1896 246
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1183 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 1828 241
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1289 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1304 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1514 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 2033 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1114 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2403 316
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1491 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 966 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2154 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNILKT01[5] 2346 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_0_a2 2222 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1805 226
set_location Controler_0/Answer_Encoder_0/state_reg[2] 1187 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2431 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1130 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 2076 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 1100 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1808 226
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[1] 2123 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1142 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1219 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 1794 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 1977 261
set_location Controler_0/ADI_SPI_1/counter[5] 1337 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1051 100
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1515 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 2088 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2451 360
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1080 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 1147 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2302 370
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1284 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2388 334
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1220 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 983 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 905 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1152 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1020 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 1821 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 2021 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 1058 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 1855 243
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 1094 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[2] 1339 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1317 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 1851 264
set_location Controler_0/ADI_SPI_0/state_reg[3] 1285 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 437 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1248 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 1827 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2298 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 1792 240
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1307 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 907 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[2] 1967 262
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1394 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 2364 327
set_location Controler_0/gpio_controler_0/Outputs_8[3] 1206 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_0_a2 2061 276
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1322 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1178 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1477 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 2090 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2352 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 2037 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 1826 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1058 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1488 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 1839 252
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1018 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[0] 1851 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 1944 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1108 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1322 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2376 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[6] 2392 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 987 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1033 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[6] 2182 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2284 373
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1308 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 2145 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2364 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2414 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1187 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1492 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1115 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[4] 2303 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 842 108
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1305 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2360 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 941 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 860 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 1131 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1156 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1162 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 1900 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1188 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1320 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2456 336
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 1258 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1137 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1130 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 907 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1021 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1212 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1130 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 943 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2364 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[8] 2240 292
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1296 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0s2 2052 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1078 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1103 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 890 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 807 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1510 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1110 150
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1280 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 1823 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1804 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 1810 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 1905 240
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1240 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1323 124
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1304 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2167 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2279 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 2019 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 1871 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO_1 2309 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 598 150
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1284 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1127 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 2096 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m6_3 2018 237
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 1247 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 2054 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[1] 1835 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[0] 1839 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2330 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 847 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2359 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 1884 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 1870 249
set_location Controler_0/gpio_controler_0/Outputs[5] 1263 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1040 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 2115 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1243 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2282 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2455 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1 2036 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[5] 2037 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2284 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 1851 252
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1317 207
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1288 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 2079 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 877 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 901 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2432 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 888 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 953 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1994 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1624 190
set_location Controler_0/Reset_Controler_0/state_reg[5] 1228 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 2076 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 928 115
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 1240 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2405 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 2036 256
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1281 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 977 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2401 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2449 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1016 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1519 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2363 346
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1312 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 1116 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1503 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 2035 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1161 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1081 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1250 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 1092 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 913 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2331 358
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1369 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1824 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1600 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1484 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 2118 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 1816 237
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1303 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 1864 264
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1340 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1168 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2447 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1122 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1161 144
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1277 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 1770 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 1109 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_3 2016 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1941 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2220 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 1094 171
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 1107 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 860 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 979 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 1851 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 1804 240
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1253 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1174 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1106 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1040 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 2011 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2396 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[6] 2366 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 2185 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 2025 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 1804 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2355 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1599 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 870 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[23] 1357 183
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 1231 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 1069 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2350 360
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1351 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2170 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 858 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 2152 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0_3 2216 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 1854 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 1824 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2370 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 2047 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 914 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 1889 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 906 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 1805 256
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1293 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 2153 252
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1_RNI3MTU2 1283 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 918 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1249 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1177 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2223 336
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1246 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2294 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1494 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1851 241
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 1202 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2420 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1108 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 941 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 2033 243
set_location I_1/U0_RGB1 587 149
set_location Controler_0/Command_Decoder_0/counter[10] 1150 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 933 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1175 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 1778 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 866 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1147 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2082 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 2020 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2120 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1998 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1645 214
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1280 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1640 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 993 115
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1271 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 1824 246
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 1259 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2266 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1118 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2249 301
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1162 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1137 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/almostfulli_deassert 1467 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1338 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 928 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1099 168
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1060 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 953 342
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 1069 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1182 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 975 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 1188 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[0] 1908 244
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1258 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1054 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 873 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2399 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 631 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2069 276
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1206 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 1888 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2336 363
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1016 156
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1236 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 1865 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 956 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1191 115
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_a3[3] 2058 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 955 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1115 106
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1975 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1038 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2431 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 1845 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1268 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1176 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1137 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1472 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1240 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1159 150
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 985 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2383 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 2007 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 534 123
set_location I_1_CLK_GATING_AND2 1975 195
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1296 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1334 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1512 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2346 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2388 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1038 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1429 150
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 1223 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 891 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2418 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 967 115
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1259 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1249 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 1839 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2404 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1068 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 2003 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 1905 247
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 1109 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[4] 2069 274
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 893 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 1883 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 2044 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2247 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 921 115
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 1973 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1459 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1250 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1197 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2361 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2038 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 995 144
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1230 123
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 1269 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 2081 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1181 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1154 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1252 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 818 111
set_location Communication_0/Communication_Controler_0/state_reg[5] 1193 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 2111 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 884 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1183 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 998 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 942 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[4] 1969 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 1013 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 888 111
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 1072 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_2_iv 1534 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1160 226
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 1306 132
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 1225 126
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1235 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1156 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1396 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 886 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq 2146 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1518 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1235 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 1785 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1487 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 2032 240
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1246 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 874 105
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1490 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 1776 240
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1139 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1166 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1177 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 923 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1607 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 820 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1478 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 984 117
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1299 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 2145 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 882 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1145 144
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[1] 2061 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2418 336
set_location Controler_0/gpio_controler_0/Outputs[0] 1263 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1561 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 1881 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1199 157
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 1220 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1104 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 899 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[0] 1914 250
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1300 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 1794 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1146 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 864 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1690 201
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 1317 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1038 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2380 346
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 1192 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 1977 262
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1129 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2362 342
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_0[24] 1323 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1136 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 1924 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1032 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2445 373
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1354 193
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1526 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2379 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[5] 2322 361
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1184 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1117 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 819 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1458 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 794 118
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 1229 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1357 217
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIGLPL1 1304 180
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[5] 2384 361
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 1194 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2362 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 1819 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 1840 240
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1615 309
set_location Controler_0/ADI_SPI_1/data_counter[20] 1533 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 1842 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 1800 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 1822 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 355
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 594 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1271 139
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 1254 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1059 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2459 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2249 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 955 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 1861 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 1836 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[0] 2243 292
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1075 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 2004 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 2152 234
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1185 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1187 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 2135 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 2063 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 2023 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2398 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2352 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 1896 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2322 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 1885 240
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 1260 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 1885 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 995 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1126 112
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 1054 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1557 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2336 376
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 949 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2366 348
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1352 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2351 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1122 111
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1222 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1195 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1663 190
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1231 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2195 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2230 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 2104 253
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 1142 184
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1277 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1243 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1976 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 2076 243
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1431 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2269 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[5] 2170 274
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1184 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 2008 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 2119 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 1069 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2406 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 1787 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1173 156
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 566 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1638 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0 2263 297
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1080 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1491 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 1815 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1114 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1267 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2431 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 1901 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 922 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2362 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2222 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1138 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[0] 1967 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 1088 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1228 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1657 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2294 360
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 923 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1640 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 938 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1406 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1153 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1187 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNI9QI31[3] 1478 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 1089 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1183 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2353 375
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1400 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2406 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 1847 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 1902 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 1808 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2361 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2441 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1164 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 1774 243
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1329 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 1885 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 887 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 1785 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 2093 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1063 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2349 361
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1249 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 1808 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1186 136
set_location Controler_0/Reset_Controler_0/state_reg[4] 1227 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 1833 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2387 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 2023 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2356 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 2074 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 838 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 961 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 967 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 1832 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 2128 246
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1495 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 2041 276
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1104 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1145 136
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 1219 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1234 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 1839 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 1921 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 2033 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 2360 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 1090 154
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1347 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNI364V6 2329 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1143 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 2086 246
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1847 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2264 295
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1178 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1206 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1094 159
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 1093 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 921 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 2032 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 1931 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1182 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[22] 1356 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1082 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_i_0 1552 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 2045 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 1879 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 1922 246
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1132 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1194 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1245 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2365 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 972 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1125 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 934 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1209 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2401 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2435 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 2105 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1181 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2241 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0s2 1875 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 2132 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2092 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2384 348
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1287 129
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1297 118
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1321 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 1891 249
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 2158 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2370 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 966 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 2057 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 2085 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 842 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1123 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2382 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 2014 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 957 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 842 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2212 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 1459 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 1885 249
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1492 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2379 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2412 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 1850 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[6] 2323 361
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[14] 1309 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 2187 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1145 151
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1281 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 903 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1109 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1060 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 1880 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2235 298
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1114 115
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1969 190
set_location Controler_0/gpio_controler_0/un3_write_signal_1 1262 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 902 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 2044 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1237 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2073 276
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1017 114
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 1267 111
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1253 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1155 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 1872 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 1833 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 1141 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 1848 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 1901 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1661 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 966 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 844 235
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 1747 366
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1104 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 1071 153
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 2467 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1008 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2451 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 950 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 1747 313
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 1190 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 1851 240
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 1305 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2356 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 2133 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1356 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2407 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1124 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2420 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 877 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2239 300
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1526 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 1087 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 1814 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 2104 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1650 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 355
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1488 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2372 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2221 324
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1197 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1125 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1141 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1124 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2410 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 1057 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 2111 241
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1158 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2378 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1177 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1098 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1686 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1125 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 1884 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 944 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 1810 255
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1748 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1039 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[7] 1338 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1105 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 2082 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 835 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 2056 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 1892 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 989 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2144 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 2093 237
set_location Controler_0/gpio_controler_0/Outputs[10] 1262 112
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1356 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1180 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1183 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1044 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1316 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 2174 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1603 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 1962 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2413 337
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 975 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 1878 249
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1353 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2365 376
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1597 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2446 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 2072 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1182 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1176 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1516 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 2096 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 1012 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 899 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1042 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1601 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 1458 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1167 144
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1342 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1082 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1022 151
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 1220 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1417 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1762 226
set_location Controler_0/gpio_controler_0/Outputs[1] 1200 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1136 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2445 360
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 923 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 1912 246
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1489 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1605 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2260 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 2101 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1117 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1042 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1135 157
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 579 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1243 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1817 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 2075 250
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1339 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2408 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2367 327
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 463 309
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 1047 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2317 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 2100 250
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1140 159
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 1215 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2350 327
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1987 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 2117 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 1869 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1037 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIGJRC2[2] 2322 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 1896 234
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1282 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 981 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 949 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 975 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2359 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2331 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 949 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 1909 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2371 337
set_location Controler_0/ADI_SPI_1/data_counter[10] 1523 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2362 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[4] 2168 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 1820 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 854 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1176 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 2028 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 1886 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2396 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 1856 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2372 349
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1328 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 1972 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 986 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2388 349
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1488 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1471 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 845 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1024 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 890 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 975 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1267 219
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 1250 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2369 352
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 1099 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto6 1466 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1400 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[2] 2179 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 979 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1129 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1238 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1027 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 887 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1183 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 987 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2326 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1340 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 2032 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2210 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 1855 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 854 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1120 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2450 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 862 127
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 1176 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2437 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 958 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 1888 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 1908 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 896 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1457 184
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1284 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2349 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1476 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[6] 2347 357
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1182 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1629 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2398 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 2034 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1219 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 984 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2438 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 1018 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 968 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2231 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2442 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1654 190
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 1970 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 1916 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1100 106
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1493 123
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1274 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1674 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 847 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2374 336
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 970 153
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 969 151
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 1273 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 1780 249
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1556 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.1.un2_trg_detect_vector 1765 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 2154 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1131 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1117 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2385 337
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 2160 241
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1158 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 2206 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 1824 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1109 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1262 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1032 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2293 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1093 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 1891 243
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 627 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1224 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2341 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1014 153
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1203 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 1116 138
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 1204 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1178 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2437 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1159 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1245 144
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1220 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1149 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 2090 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2458 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 828 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 920 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2235 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 1942 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2211 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1247 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2421 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2405 337
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1223 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2414 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 2141 234
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 1327 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1178 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1376 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 931 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1628 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 1207 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2304 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1535 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2414 370
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1510 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1125 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 2030 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 1077 169
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 850 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 822 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1523 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 914 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1020 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2375 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 910 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 1899 241
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1725 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1328 220
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1314 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 2051 252
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1520 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 868 130
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 1241 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1514 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1224 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 2131 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 1865 235
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 1194 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 1015 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2353 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1010 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1038 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1073 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1015 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2430 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 1838 246
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1245 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 918 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1768 202
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1146 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 896 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 1797 250
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 824 123
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 1208 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1028 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2208 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 953 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2370 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 819 109
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1311 127
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1275 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1028 106
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 1316 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[2] 2411 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 1804 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1154 154
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 1972 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 1813 241
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1254 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 773 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 952 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 1913 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2451 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 2112 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1195 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 1832 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2436 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1003 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1346 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1324 220
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1515 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2379 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2367 349
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 851 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1030 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1339 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 1078 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 1870 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 2163 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 2150 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 2020 252
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1365 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2456 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1889 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1116 144
set_location Controler_0/Reset_Controler_0/state_reg[3] 1225 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1506 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1263 222
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1530 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2390 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2403 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1221 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1068 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 1840 264
set_location Controler_0/gpio_controler_0/un8_write_signal_1 1326 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 905 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1046 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1117 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 2127 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1510 159
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 989 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1106 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 869 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[2] 2110 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1196 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2257 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1030 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1443 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 1099 169
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1142 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1500 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[0] 2349 357
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1326 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 1886 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 1771 246
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 1023 117
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 1227 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1227 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2261 298
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1087 156
set_location Controler_0/ADI_SPI_0/data_counter[1] 1286 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 994 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1493 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 915 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1362 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1151 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 856 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2241 321
set_location Controler_0/gpio_controler_0/un23_read_signal 1275 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1228 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 1828 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2440 328
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 1084 141
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 1013 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 1248 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 1062 150
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 994 153
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[6] 2381 360
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 898 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 1098 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 1831 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2248 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 1885 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 1931 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1186 235
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1339 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1190 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 1935 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 876 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1460 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2350 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 967 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2417 349
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1323 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 828 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 1843 237
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1506 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1098 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2402 343
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1198 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 1903 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1117 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[5] 2042 277
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 1301 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 991 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 996 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1232 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1130 156
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1508 123
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 1974 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 1779 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1647 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2299 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 971 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1308 208
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[1] 2361 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 2119 246
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1253 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1169 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 2034 237
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1260 181
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 1259 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1534 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1480 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1542 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 1117 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1729 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 1899 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1143 133
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1308 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2001 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1620 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1937 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 2148 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2371 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 955 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 1840 249
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1454 184
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1302 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2005 315
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1353 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1996 229
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1291 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1334 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 850 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1122 157
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 1237 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2361 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1040 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2414 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 1900 246
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 1286 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 2109 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1237 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1155 129
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1322 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNI6ES91 2354 330
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1334 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 1797 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1641 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2250 297
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1234 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1027 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 1103 166
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1293 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1282 138
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1210 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2424 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 917 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1018 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 1788 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 860 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2369 337
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1297 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1170 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1251 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 867 130
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1186 126
set_location Controler_0/ADI_SPI_0/data_counter[6] 1291 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1328 226
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1290 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 871 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2409 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1133 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1194 142
set_location Controler_0/ADI_SPI_0/counter_3[4] 1283 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1266 216
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 1315 132
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[1] 2119 250
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1500 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 954 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 676 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 1803 252
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 1262 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 1090 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2035 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2341 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2242 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1597 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 997 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 2042 235
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1243 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1453 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 1820 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2353 330
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1296 127
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1194 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1218 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 1820 240
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1194 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2238 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2337 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1083 144
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1511 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1226 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 2031 246
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 1213 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1766 229
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 1052 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_0_a2 2180 273
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1 1750 368
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[17] 1017 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1138 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 2086 234
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1273 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 2051 234
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1098 114
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1460 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1241 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 2034 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 1816 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 2007 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2220 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 1014 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 953 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1658 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1464 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 997 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1111 160
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 1187 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 2201 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1013 108
set_location I_2 1164 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2449 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 831 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2344 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 830 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1182 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_15_0_0 1556 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1254 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1123 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 688 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1673 234
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1190 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 1840 238
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1059 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2217 325
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1264 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIRETO1[4] 2345 342
set_location Controler_0/gpio_controler_0/Outputs[2] 1261 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1753 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1118 150
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 1324 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 924 114
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1221 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1191 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 907 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 1143 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2349 351
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 767 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 1014 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1083 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1482 166
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 941 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[0] 1920 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1399 229
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1553 184
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 954 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2331 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 2147 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 2006 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1615 187
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1015 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 893 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2112 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 1055 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 885 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 1079 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1601 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 1931 246
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1502 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1130 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 1843 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1386 229
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 946 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1132 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 891 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 846 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 2138 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 889 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1645 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1483 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 1911 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1427 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 1897 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2233 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 2020 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 854 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1604 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1318 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 872 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1098 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2330 333
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1525 202
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[6] 2335 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1046 108
set_location Controler_0/gpio_controler_0/Outputs_8[15] 1206 114
set_location Controler_0/gpio_controler_0/Outputs[6] 1204 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 2151 234
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 1262 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 1112 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1493 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 1838 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 949 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1660 213
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1252 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[1] 1761 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIP9ST 2058 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 1812 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1039 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1085 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1100 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 961 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[7] 2346 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1771 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2317 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2225 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 1907 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[6] 1971 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1052 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1283 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2451 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1171 135
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1364 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[2] 1991 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 885 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 2107 252
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 1339 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1139 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 2098 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2355 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 1103 114
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1303 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 1921 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 1903 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 2033 237
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1320 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1600 202
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1273 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2354 357
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1529 127
set_location Communication_0/Communication_Controler_0/state_reg[0] 1194 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 961 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 954 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2437 346
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1249 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 2016 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2255 298
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1239 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1314 223
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1505 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2413 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 2350 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 2060 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2433 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 932 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 915 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2355 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 880 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1625 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 964 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2300 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 1887 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1019 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 1892 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 2109 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 897 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 1859 246
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1256 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1138 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv_0_RNO 1536 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 995 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1252 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1258 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1172 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1161 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 955 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1237 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 1805 240
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[3] 2385 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1640 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 1817 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1184 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 1072 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1098 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[0] 2063 253
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 813 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 2106 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1153 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2449 328
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 1213 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1127 159
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 985 117
set_location Controler_0/Command_Decoder_0/counter[11] 1151 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1149 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1143 151
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1279 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2360 357
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1270 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1172 138
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1363 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1205 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 929 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1451 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 934 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2358 346
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1549 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 1876 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2370 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2313 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNINN4L1 1445 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2430 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2331 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 1078 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 2167 247
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1236 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 1782 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1621 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 1858 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 1859 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[2] 1817 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2412 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2426 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1135 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 2078 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2221 294
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1257 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 1875 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1179 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1246 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2402 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 2177 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1142 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 2100 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2400 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1001 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2414 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2263 298
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1123 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1044 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1642 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1134 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1038 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2339 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1609 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1270 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 914 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2403 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1036 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 804 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 2139 250
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1113 172
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1367 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1411 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2360 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 2122 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2418 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1040 105
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1311 183
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1459 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1161 150
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 1101 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 893 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1136 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1183 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2345 328
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1013 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 1826 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1005 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1022 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2419 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 2139 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[1] 2231 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2449 370
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1324 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[16] 882 159
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1278 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1335 222
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 932 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2400 375
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1181 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2411 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1945 256
set_location Controler_0/gpio_controler_0/Outputs[8] 1270 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 2101 255
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1284 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 1926 246
set_location I_2_CLK_GATING_AND2 341 3
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 960 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1015 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1314 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2393 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1166 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1500 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1906 252
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1076 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1648 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 2068 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2368 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1635 187
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 1097 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 846 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1039 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1129 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 1103 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1012 139
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1303 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1011 157
set_location Controler_0/ADI_SPI_1/data_counter[24] 1537 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2359 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 813 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 889 112
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 1207 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 1117 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2407 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[3] 2105 253
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 2099 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 1828 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 1079 142
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1261 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2353 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 1800 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 874 130
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1215 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1076 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 902 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1257 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 2081 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 869 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 883 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 1860 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 935 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1129 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 982 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 2053 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 1866 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1172 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 1871 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1559 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 1849 255
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 1212 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1224 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1634 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1195 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1159 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2029 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2363 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2349 336
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1651 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1145 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1829 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 1791 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[1] 2318 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1482 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 856 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 815 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2238 301
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1490 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2040 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1196 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 2013 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1349 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1148 160
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1490 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2228 298
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1633 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_0 1852 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 2153 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 1928 249
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 1323 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 2126 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 956 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1763 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2373 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2352 352
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 1232 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1022 105
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1281 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 861 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1308 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2384 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1165 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 1899 234
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1314 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1166 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1184 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1660 235
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[6] 2376 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1369 229
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1257 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 1074 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 1782 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1056 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2372 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 1774 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1141 145
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 808 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 854 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[3] 2169 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2256 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 830 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2300 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 1097 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1157 154
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 1271 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 836 112
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1365 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2308 333
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 1977 195
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1028 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 2162 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2386 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1039 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2220 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 1836 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1507 156
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1312 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 1913 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2258 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 2108 243
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 1279 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2330 355
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1228 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2439 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 877 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2447 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1791 210
set_location Controler_0/ADI_SPI_0/sdio_cl 1290 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 976 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1198 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1467 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2387 346
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1128 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 1868 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2454 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 999 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1115 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1765 226
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1288 135
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1481 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[0] 1859 247
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un35_test_data_1_CO2 2336 348
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1305 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 961 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1186 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1341 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1223 157
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1219 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1148 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 1908 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 840 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 768 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1010 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1599 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 1898 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 1930 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 1863 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2394 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 2119 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1888 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 1929 256
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1212 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1322 123
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1277 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1649 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2439 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2433 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1614 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2333 325
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1271 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[0] 1332 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1022 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1097 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 1566 235
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1283 183
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1181 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 2033 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1710 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1637 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1185 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2416 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1799 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 2044 249
set_location Controler_0/Answer_Encoder_0/state_reg[3] 1180 127
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1307 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1548 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 829 105
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1304 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1116 160
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1243 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 2042 249
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1275 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2202 319
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1548 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[6] 2193 247
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1232 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 1873 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2413 349
set_location Controler_0/gpio_controler_0/un11_read_signal_0 1284 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1213 190
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 1979 196
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 1088 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2445 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 2074 240
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1327 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2324 337
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[8] 2049 274
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 1237 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 1845 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_0 1839 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 973 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2318 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 975 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 1108 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 1872 237
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1514 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1187 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 1064 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1053 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1237 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1003 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1402 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1493 183
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1230 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 927 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1519 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 836 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2402 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2407 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1316 202
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 1302 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 846 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2265 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 2124 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1548 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1542 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1359 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 955 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2356 355
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 1051 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 2032 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[7] 2159 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1073 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 2046 237
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1504 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 894 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2407 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 986 139
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 2135 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 913 99
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1319 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2434 349
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 895 100
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1523 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1979 244
set_location Controler_0/ADI_SPI_1/data_counter[27] 1540 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2415 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2431 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1239 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1445 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2395 376
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1215 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1235 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1192 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1452 156
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1234 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2410 373
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1458 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1106 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1213 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1155 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1192 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 2131 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1313 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 2164 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1116 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1147 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1313 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1136 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2387 352
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 972 90
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1339 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 2064 243
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1504 174
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1274 129
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1513 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1798 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2417 364
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1_RNIOO4V1 1279 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2415 360
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1021 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1481 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 1055 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1226 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 1915 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 2073 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2295 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2273 151
set_location Controler_0/ADI_SPI_1/data_counter[26] 1539 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1224 135
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1178 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1171 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 1930 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 1777 249
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 960 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2424 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1327 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1522 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2406 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 974 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1621 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2426 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 1094 139
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1360 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1984 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1650 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 793 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1750 367
set_location Controler_0/ADI_SPI_0/counter[8] 1292 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1016 117
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI2NBQ[12] 1305 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 882 109
set_location Controler_0/gpio_controler_0/Outputs_8[10] 1262 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 2087 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1658 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1239 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2396 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2365 349
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1501 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1088 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1446 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2451 354
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1523 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 1979 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1480 151
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 1226 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1929 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 2174 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2437 328
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1310 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1137 156
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1248 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2402 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 2029 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1500 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2444 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 923 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2410 336
set_location Controler_0/ADI_SPI_1/data_counter[14] 1527 124
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 1211 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1196 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1263 183
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un55_test_data_1_CO2 2378 354
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1290 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2218 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 1061 139
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 988 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[1] 2267 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 2035 256
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 1064 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 291 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1027 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1645 213
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1301 139
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1278 184
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 1328 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1607 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1239 157
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[5] 2328 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 841 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1128 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1432 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2390 369
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 948 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 1979 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1208 151
set_location Controler_0/Answer_Encoder_0/periph_data[10] 1314 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2452 328
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 1234 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1074 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 921 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1008 144
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1298 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_0_0 1557 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2333 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 841 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 842 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[6] 1823 247
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 1203 115
set_location Controler_0/gpio_controler_0/Outputs[3] 1206 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1505 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 2355 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1245 136
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1330 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 919 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1505 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1045 111
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1281 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1032 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 1865 252
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 1098 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 850 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 950 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[7] 2089 250
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 1294 114
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1274 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1039 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1066 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 2060 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 1869 240
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 1479 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1026 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 1803 244
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1503 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 2108 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2360 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2221 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1190 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 1860 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1342 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 2104 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2281 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 1840 252
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1492 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1008 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 1923 255
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 1060 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2348 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 1841 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1164 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 880 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2020 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1085 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2397 351
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1215 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 1921 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2404 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2428 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 761 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1146 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 1894 253
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[19] 1368 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1151 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1791 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1201 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1145 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 853 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 2152 252
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1285 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 1864 252
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 1314 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2373 349
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 911 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2457 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1167 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2330 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1107 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2226 321
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1172 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2408 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[2] 2178 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1505 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1212 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 978 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[1] 1759 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 886 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1152 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1245 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1701 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1543 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 848 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 1803 253
set_location Controler_0/ADI_SPI_0/data_counter[30] 1315 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 2078 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 2113 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 2113 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2442 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1150 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 687 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 887 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2385 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1505 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2451 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 911 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[1] 2057 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 1806 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 2176 249
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1508 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 474 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1149 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 2362 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2438 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2064 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1083 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 1857 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 1818 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2329 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 1779 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 1004 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1546 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1555 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2437 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 2176 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1189 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2442 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1175 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1258 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1112 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1623 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 2039 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[0] 1844 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1246 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1108 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 2084 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1093 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 2053 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1761 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 1871 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 2081 243
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1084 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2418 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 838 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 853 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 922 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_1.CO2 2334 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2229 325
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 1054 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1089 165
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1276 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 883 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 1098 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1137 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 1071 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 1065 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1186 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2456 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 894 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1312 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 1789 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 2090 246
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 1331 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 2101 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2362 352
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1288 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1160 157
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1334 124
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1345 181
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1343 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1022 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 941 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 1904 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 2159 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 2024 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1125 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1147 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1260 126
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 1478 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1465 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2334 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv_0_RNO 1548 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1034 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2408 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 2180 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 1824 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 839 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 2133 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2360 327
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1261 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 889 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2257 352
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1364 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2371 328
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1238 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 2114 240
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 149 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 2045 237
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[7] 2387 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2418 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1375 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2386 336
set_location Controler_0/ADI_SPI_1/data_counter[17] 1530 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 788 117
set_location Communication_0/UART_Protocol_1/INV_0 959 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 1783 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2422 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 968 103
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 1260 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1217 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1059 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2420 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2445 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2294 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2459 351
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[4] 2379 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1169 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 1848 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2096 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1809 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2225 325
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 710 235
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1275 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 2020 249
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 912 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1094 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1338 234
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[11] 1347 183
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 1233 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 1852 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 864 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1161 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 953 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1753 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 1912 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 1890 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1200 118
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1292 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1681 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 1800 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1110 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1236 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1284 136
set_location Controler_0/ADI_SPI_0/counter_3[0] 1272 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2353 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 966 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1992 229
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[6] 2376 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 967 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 1147 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 1062 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1138 156
set_location Controler_0/ADI_SPI_1/data_counter[16] 1529 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1367 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2436 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1040 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 907 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1508 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1057 112
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1185 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 945 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1167 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1236 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 1767 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 886 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1219 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1209 136
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 1213 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 2099 246
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 1331 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2404 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 2088 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2043 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 841 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 2123 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 2339 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2226 337
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 1324 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1143 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1254 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1253 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1119 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 908 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 1806 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 245 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2430 361
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1275 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 889 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2387 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1476 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1622 186
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1283 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1111 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1543 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1622 190
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 901 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 1775 240
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1255 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 902 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1262 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2239 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1951 256
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[5] 2330 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1080 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 1817 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 2044 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1213 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1296 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 1778 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2297 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2399 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1100 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 919 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1235 141
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 1317 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1121 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1498 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2244 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1002 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1157 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 1829 238
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1171 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2241 297
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 767 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1121 154
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1191 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 1897 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[0] 2155 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 1901 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1202 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1640 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2372 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2373 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 2121 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 835 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2286 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 926 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 1904 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2355 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 2047 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1038 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2368 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 2013 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1655 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1237 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1490 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1105 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1453 181
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1502 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2420 357
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1762 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 2080 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1081 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 1802 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 938 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 871 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1085 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 1865 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 1890 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2265 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 1935 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1642 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2355 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 2096 238
set_location Controler_0/gpio_controler_0/un44_write_signal_0 1274 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[4] 1277 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2371 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 1125 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 988 136
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 1294 105
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1184 112
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1561 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1067 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 1108 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 2008 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2299 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 994 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2280 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2372 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 826 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 2092 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1179 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 2010 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[7] 2345 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1160 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2453 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2409 357
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1236 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1260 216
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 1007 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1125 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1184 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1388 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1153 142
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 1220 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2257 298
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 1302 135
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[5] 2330 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2262 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 1836 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2426 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2334 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 948 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1189 156
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1149 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2220 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 1889 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2456 334
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1334 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1163 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 1861 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 2113 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 1086 154
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1339 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1502 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 966 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[1] 1835 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 1891 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 973 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1228 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1376 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[6] 2365 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 2111 240
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 1214 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 991 145
set_location Controler_0/ADI_SPI_1/data_counter[4] 1517 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1102 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1585 199
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1297 127
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1195 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 2163 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2322 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2411 343
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 1329 135
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1214 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG[5] 2367 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1287 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1476 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 996 88
set_location Controler_0/ADI_SPI_0/assert_data 1288 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 2154 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 2098 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 1888 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 1064 139
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1364 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2367 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2410 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 968 117
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 1268 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1144 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 1907 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1128 150
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1335 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 2033 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 2067 249
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1077 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 994 118
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1478 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 2050 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1034 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1648 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1178 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[0] 2317 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2384 372
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1488 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 2115 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1129 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[0] 1450 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 834 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 1868 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1027 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1473 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIBC803[1] 2318 345
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[3] 2347 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1033 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 887 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 1064 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 854 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 938 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1164 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 1854 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 1821 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 1071 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1106 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 2132 235
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_2_0 1465 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[7] 2180 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 870 106
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1311 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 889 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1125 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 1902 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2397 358
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1240 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 2118 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1638 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1353 216
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1648 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 1929 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 990 139
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1309 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2353 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1286 136
set_location Communication_0/Communication_Controler_0/state_reg[1] 1196 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 1079 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 950 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 1867 247
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 892 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[1] 1519 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1795 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 762 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[2] 2151 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1723 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2398 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1144 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 1136 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2429 370
set_location Controler_0/Command_Decoder_0/state_reg[0] 1181 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 918 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e 1871 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 937 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1251 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 1089 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 946 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e 1866 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2353 355
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 1260 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1653 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1333 222
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 1072 112
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 1068 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1043 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1646 217
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1227 184
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1171 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1237 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2407 337
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1338 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1173 157
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 1094 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 2035 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1107 151
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1244 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1164 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 1070 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1981 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2422 376
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO[4] 2057 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 961 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1] 1512 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1358 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 2004 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 2007 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1458 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2430 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 848 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 2050 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2387 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1503 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2360 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 1058 139
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 1323 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2453 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1640 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1014 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1005 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1017 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 898 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 2192 246
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1316 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2256 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1104 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1354 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 905 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1100 141
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 1324 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1180 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[3] 2163 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2416 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1199 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 1832 261
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 1212 132
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1173 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_2 2081 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 2028 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 843 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2457 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2416 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 993 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 878 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1233 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 1838 261
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 2015 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1226 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1104 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1178 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1165 142
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1548 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1154 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 905 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1142 135
set_location Controler_0/ADI_SPI_1/state_reg[4] 1493 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 1063 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 1880 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1633 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 1831 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2210 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 1846 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1558 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 955 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1636 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 2096 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 2180 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1473 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2450 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 1887 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 1852 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2231 322
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1492 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1495 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 1921 247
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 2437 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2212 325
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1521 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2379 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 2073 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1174 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 1112 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 823 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1241 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1139 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 2062 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2366 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1599 186
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1340 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1318 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 973 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 888 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2448 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 2021 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2297 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1195 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1124 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 2119 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 1111 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1343 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 2130 241
set_location Data_Block_0/DataSource_Transcievers_0/AND3_0 1969 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 962 109
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1550 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1552 220
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1231 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 1094 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1003 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1681 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2327 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 1872 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 1855 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2424 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1177 154
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1512 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1346 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2237 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 2039 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2347 348
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 1762 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 840 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv 1556 153
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1285 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2402 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2324 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1017 150
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 1193 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 972 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2435 361
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 1325 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1032 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1728 241
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1279 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 957 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2355 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2299 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2326 343
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1219 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 1018 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1210 130
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[6] 2309 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 2157 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1109 136
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 1294 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 960 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 908 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1644 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1932 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 836 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1646 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 2035 240
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1255 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1238 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2265 295
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1010 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2400 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 1102 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1327 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1973 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 2378 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 2031 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 935 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 875 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1465 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[18] 1369 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 796 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1022 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1312 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 880 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1162 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1169 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1464 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 840 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2315 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 2186 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2209 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI3EL91[6] 2343 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 2006 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2401 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1661 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1020 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 1894 252
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 907 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2322 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 1152 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2437 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1261 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 2170 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 2031 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 935 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 1783 241
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 1293 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2381 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 2150 234
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1177 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 2046 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 1212 108
set_location Controler_0/ADI_SPI_1/data_counter[23] 1536 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1501 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 841 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1687 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 884 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1144 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2457 342
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1367 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1095 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1172 142
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1234 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2455 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 1099 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 990 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 885 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2232 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 1907 250
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1297 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 837 112
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1318 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2390 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2452 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1029 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1033 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 1773 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 988 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[30] 1143 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2339 376
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1111 159
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1181 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1533 157
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1257 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2026 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 979 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[5] 2327 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[10] 1295 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2425 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 2039 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2423 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 1827 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 1864 247
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 1028 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 1918 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1004 108
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1280 184
set_location ARBITER_INST/APB_LINK_INST_0/U0 2467 308
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 2102 253
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1458 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1504 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 753 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 2049 255
set_location Controler_0/Command_Decoder_0/counter[7] 1147 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 2045 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 842 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 2093 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 979 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1233 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 992 138
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1270 183
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 1050 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1065 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2454 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 898 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 1923 246
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 895 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 1904 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 1803 237
set_location Controler_0/Command_Decoder_0/cmd_status_err 1201 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m6_3 1851 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1131 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2381 352
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1235 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 916 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 1772 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 1070 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 2056 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1186 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 989 114
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1755 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 1872 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2372 351
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1635 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1142 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1170 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 2045 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2316 373
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 964 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1049 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1099 106
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 1232 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 404 363
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 1045 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2456 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2458 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2374 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1117 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2447 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2329 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2406 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_13_0_0_0 1546 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 821 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 1913 249
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1519 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2119 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2419 333
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1569 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 2029 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 1900 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2371 375
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 895 103
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1273 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 974 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1246 214
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_i_1 1556 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 290 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1659 213
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1316 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2242 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2215 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 967 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1179 114
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1531 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 1818 256
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1296 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1644 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1105 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1250 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[3] 1820 253
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 978 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1658 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2303 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2348 369
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1316 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 2005 240
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 928 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 1845 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1056 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 841 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1340 225
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 1071 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 983 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1479 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2448 363
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1269 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1531 154
set_location Controler_0/Answer_Encoder_0/periph_data[0] 1313 132
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1261 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[2] 1918 241
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1485 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1366 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 907 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1131 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2393 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 2043 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI42T01[4] 2365 357
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 903 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1093 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2416 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv 1524 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[15] 1357 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2382 373
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1258 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 993 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 1782 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 892 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1001 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2222 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 1792 243
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 1107 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[1] 2008 250
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1323 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 972 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1969 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 1455 150
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1284 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1015 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2410 355
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 330 90
set_location Controler_0/gpio_controler_0/un40_write_signal_0 1273 117
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1503 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 2010 240
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1352 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1344 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 949 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1112 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 1093 172
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 979 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 853 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 1780 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1159 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 1453 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2442 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1229 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 922 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 978 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1355 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 975 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1352 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 1887 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1174 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1207 190
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 1003 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2343 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1967 238
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 1105 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2401 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1631 196
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1027 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1154 153
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 919 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2370 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2458 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2436 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1138 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2296 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1047 112
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 1320 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2421 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 1888 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1157 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2448 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1058 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 1012 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 1185 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 2095 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 2019 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 1892 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 1114 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 1879 240
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1304 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1153 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2329 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2366 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1652 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 2153 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1080 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 2109 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2383 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 876 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2433 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1523 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1304 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1300 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 976 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 1852 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1023 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1007 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1592 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2307 333
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1105 159
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1365 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1300 139
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 1312 135
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1352 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2401 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 2016 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 859 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1530 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2417 337
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[2] 1991 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 2051 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 2020 243
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1225 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1007 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1170 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2 2060 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1173 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2256 354
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto13_1 1464 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 112 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1727 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 891 112
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 1309 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[2] 1922 265
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 1232 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2364 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2400 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 2149 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1084 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 993 136
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1267 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 2028 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1218 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2309 373
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 983 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1882 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 2104 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 2100 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 851 103
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1322 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 1889 240
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 1066 103
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 1219 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 834 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2409 361
set_location Controler_0/Reset_Controler_0/state_reg[0] 1226 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1113 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1094 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 830 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 855 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 948 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 1079 141
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 1196 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 1098 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 982 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 2077 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 956 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2048 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1124 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1183 124
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 576 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1335 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 877 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1237 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2424 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 993 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 2087 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1148 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 900 127
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 1326 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1336 234
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1256 133
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1531 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 1847 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2459 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2333 352
set_location Controler_0/ADI_SPI_1/data_counter[13] 1526 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 970 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2362 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[3] 2051 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 1968 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 2158 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 825 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1657 213
set_location Controler_0/ADI_SPI_1/data_counter[9] 1522 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2449 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2423 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2415 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2345 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 962 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1105 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2317 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1602 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[4] 2006 244
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1343 127
set_location Controler_0/Command_Decoder_0/state_reg[5] 1192 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 1857 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 1867 253
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1111 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1266 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 1926 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_RNIULCO 2348 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1018 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1654 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2253 301
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[5] 2304 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1037 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 2039 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2397 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1169 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e 1874 243
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone_RNI1HNM 1312 183
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1217 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 938 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 1904 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1133 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1528 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1026 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1239 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2229 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2351 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1650 190
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 1217 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 2029 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1039 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 1798 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1109 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 1859 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2418 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1201 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1019 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 1850 241
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 1261 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1185 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 970 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1520 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1156 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1119 106
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1233 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 636 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1184 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1173 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 919 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1470 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[4] 2321 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 1874 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1652 202
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1483 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1153 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1106 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1639 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 2116 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 2104 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 2173 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1630 190
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1279 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 946 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 1802 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 864 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1038 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 1149 100
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1278 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 990 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 894 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 981 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1000 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 1783 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1171 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 955 109
set_location Controler_0/gpio_controler_0/Outputs_8[2] 1261 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1728 244
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 896 103
set_location Controler_0/ADI_SPI_1/data_counter[3] 1516 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2453 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 1817 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 2018 244
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 1076 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 1218 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1030 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1024 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1326 220
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1516 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 2344 357
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 774 282
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1558 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1345 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1021 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 1978 261
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 1238 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2364 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2410 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 2049 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_1 1834 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1329 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1010 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2223 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 2007 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 1906 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_o2 1527 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2385 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 2018 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 2136 246
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 1269 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1041 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1653 214
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1372 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 1870 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 1946 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1887 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2403 357
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[1] 1760 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1020 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_m2 1535 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 1854 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 2038 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2391 352
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1285 135
set_location Controler_0/gpio_controler_0/Outputs_8[9] 1263 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 832 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1293 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1208 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIKS8E3 2115 246
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1276 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1340 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1167 157
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1184 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 1822 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 2035 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 1057 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_0 1557 159
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 1114 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2416 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1003 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_0 1439 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2 2167 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1056 157
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1062 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 993 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2406 375
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1246 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1191 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1351 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1195 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1128 234
set_location Controler_0/ADI_SPI_1/data_counter[7] 1520 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1291 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 2045 246
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 1218 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 2004 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2353 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1048 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1129 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2325 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 1806 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 2080 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 1011 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1181 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 1078 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1510 153
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 899 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 940 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1702 234
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1521 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2426 360
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 972 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1536 220
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1173 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1267 223
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1107 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 1889 235
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1164 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1110 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2327 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 901 127
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 1079 156
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1477 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 2181 237
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 1303 129
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1379 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1272 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 1929 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 2053 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 2041 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 2016 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2413 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 2115 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 2114 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 982 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1632 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 1788 247
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 955 154
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1333 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1819 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 1880 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1198 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1064 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1168 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 2058 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv_0_RNO 1537 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2412 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 2030 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 1858 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 2085 249
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1170 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1139 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[0] 2281 343
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1509 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1131 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1226 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 2022 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 1840 262
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1295 135
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 1246 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1121 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2306 333
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 975 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 963 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1094 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1168 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2300 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2432 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2342 324
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 1231 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1126 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 1144 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 893 112
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 1233 118
set_location Controler_0/ADI_SPI_1/counter_3[4] 1330 117
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1272 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1145 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1143 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1485 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2400 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 2024 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2285 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1313 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1605 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1246 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 1067 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2250 301
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1300 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1299 136
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 1327 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2230 294
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 920 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2318 333
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1169 127
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1308 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[1] 2067 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1083 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1143 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 843 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1153 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2457 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2366 346
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 1108 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2333 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 1856 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1483 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 968 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1172 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 1844 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 844 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 985 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 1076 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 1233 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1181 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 1766 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 1843 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1187 235
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 1009 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1241 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2032 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 1031 114
set_location Controler_0/ADI_SPI_1/sclk_4 1477 123
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1264 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1166 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 970 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1115 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 823 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1193 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1060 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1200 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 2041 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2332 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1151 144
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1311 115
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1233 126
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1232 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 1920 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 2142 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 1941 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 2106 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1176 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1027 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 1869 250
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1753 180
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1251 106
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 1208 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1043 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 1772 240
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 1257 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 869 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2427 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2366 327
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1346 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1182 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 962 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1601 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2321 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1205 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 838 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1595 229
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 938 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 1087 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 2108 255
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1459 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1114 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 1925 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 2010 246
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 942 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 933 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[1] 2159 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2356 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1069 172
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 973 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2022 208
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 1232 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 2092 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1091 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 614 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2293 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1151 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 1821 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[7] 2072 277
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1341 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2236 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1249 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2325 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 1053 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1114 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 2006 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[7] 2043 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2407 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1170 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1243 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 1858 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 888 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 876 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 1098 153
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1264 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2263 294
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1135 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 1780 247
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1262 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2063 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2251 301
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1067 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1488 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[7] 1919 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 690 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1086 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1191 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1140 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2382 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 2059 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 1887 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 1768 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 2044 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1110 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2383 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 2117 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 1461 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1247 138
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 1311 135
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1277 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 972 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2427 349
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1309 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1242 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 1004 114
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 1197 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1239 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 1783 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 2027 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2329 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 2028 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 902 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 2051 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1141 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 1112 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2305 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2334 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 1855 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 2142 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1479 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2217 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 1103 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2450 351
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1284 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1087 169
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1333 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1533 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 985 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 2061 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2430 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 1828 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 2029 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1003 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2319 336
set_location Controler_0/ADI_SPI_1/state_reg[3] 1491 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1051 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 2194 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 2015 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 2057 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 861 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1008 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1529 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 2036 250
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1194 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1161 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2332 343
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 1263 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1128 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 845 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1171 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[3] 2259 301
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 2436 220
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 1228 118
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 1195 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 1951 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 964 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1251 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 835 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[1] 2170 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 1811 255
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[3] 2385 360
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1267 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1318 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1477 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1341 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 2135 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2390 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 988 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1412 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 1808 246
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 805 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2373 345
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1272 108
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 1181 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2298 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 1851 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1209 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 1975 243
set_location Controler_0/Command_Decoder_0/counter[29] 1169 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2400 360
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1213 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 1771 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2400 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 2035 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[3] 2176 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 825 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 1821 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2392 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 987 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2139 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 1081 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2380 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2371 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1171 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1022 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 892 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1335 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2444 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 924 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 964 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2037 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1168 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 1069 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 1893 234
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1494 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1640 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1586 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 1786 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1008 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1477 157
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1315 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 1854 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 1823 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 1066 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 996 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 2088 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2427 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 860 129
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 1476 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 906 103
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1319 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2366 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNI6CUF 2085 237
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1060 109
set_location Controler_0/gpio_controler_0/Outputs[13] 1210 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1661 190
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1095 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1113 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2329 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 2095 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1350 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 1099 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 1759 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2333 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1193 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 910 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15 1549 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1479 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 1856 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 853 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1005 139
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 1249 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[1] 2352 360
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1342 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 939 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 2032 246
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1268 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2415 342
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 1230 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2406 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 1835 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2220 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 2015 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1105 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 1816 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2251 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2349 364
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1464 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 2014 208
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1567 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1501 151
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1108 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1514 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 1792 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1342 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 951 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 831 123
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 1320 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 1811 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2299 360
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1211 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2357 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1139 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 992 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1313 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2337 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1036 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.3.un12_trg_detect_vector 1770 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 851 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 676 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2322 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1472 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2136 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 1473 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 961 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1648 190
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 1156 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 810 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 2041 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2305 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[0] 2230 298
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1325 135
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1303 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 1897 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 868 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 892 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1606 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_0_1 1829 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 1807 252
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 995 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1559 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1254 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 888 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 2031 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1039 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2411 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[2] 2076 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2431 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 2049 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2355 349
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 1111 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1055 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 882 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1243 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2403 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1335 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 847 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 2111 237
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1244 138
set_location Communication_0/Communication_Controler_0/m11 1216 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 960 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1035 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1151 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 1861 255
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1326 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 921 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIA20N1 2349 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2453 360
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1304 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1293 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 2011 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2430 363
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 1193 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1231 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 1085 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 2110 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2233 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 1105 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 1085 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 959 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 1938 255
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1332 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 2146 249
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1022 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1011 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 1850 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 996 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2334 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1002 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2389 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 990 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1630 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 2001 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2417 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2300 360
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1336 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2210 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1223 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1638 217
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1297 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 999 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 2075 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1691 235
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 2065 186
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 972 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2429 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 1080 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1201 126
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1205 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 1230 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 2099 234
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 1327 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2339 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1155 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 1090 142
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1498 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1155 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2395 349
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1192 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 1883 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 1909 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2230 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 1868 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2415 352
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1300 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2165 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1831 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[3] 2112 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2384 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 1128 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2455 369
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1255 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 853 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 1765 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2409 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 2023 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1143 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 939 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 896 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 2049 250
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1242 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1414 219
set_location Controler_0/ADI_SPI_1/data_counter[2] 1515 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2321 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 1818 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 905 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1198 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 926 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 1060 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 2105 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 1837 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1812 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 1827 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 2109 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 2116 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 862 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 1883 240
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1310 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 1288 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 2110 237
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1298 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2262 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0_RNIL8S61 1853 249
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 907 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 938 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1272 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1503 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1487 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2385 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 956 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1122 145
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 1226 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 817 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1882 256
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1301 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2452 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1276 129
set_location Controler_0/gpio_controler_0/state_reg[0] 1224 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1228 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 977 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv 1559 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 2137 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1112 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1130 139
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 2452 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 1801 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 2119 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv 1539 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 831 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1922 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 2070 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1399 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 2189 249
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1118 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[7] 1012 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 1804 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 2006 249
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1274 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 959 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2372 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1445 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 882 129
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1554 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1165 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 2094 249
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1063 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[3] 2338 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1141 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1469 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1114 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1172 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2304 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 983 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 2016 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[5] 2336 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1171 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2228 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 2181 249
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 1225 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 1929 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1122 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1820 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2245 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 993 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1160 145
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 1099 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1557 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNID1304 1873 243
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1194 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 1849 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 816 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2446 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2294 370
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1565 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1025 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 2022 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 2100 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 973 111
set_location Controler_0/Command_Decoder_0/state_reg[1] 1185 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1804 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 946 112
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 1095 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[3] 2380 361
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1340 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1557 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 2055 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1131 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1404 216
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 913 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1193 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1515 184
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 1078 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1175 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1268 127
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1339 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 983 114
set_location Controler_0/Command_Decoder_0/state_reg[4] 1191 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2412 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 2084 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 2018 246
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 1104 157
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1976 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2361 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1171 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1771 229
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1018 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1032 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 2069 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1125 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 1062 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 2103 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 2109 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2134 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1256 223
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 806 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1474 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2382 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 1058 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2443 345
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1315 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1485 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 1844 264
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1284 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1113 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 2031 255
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 1218 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[6] 1337 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1726 201
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 1135 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNI6ES91 2287 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 1838 249
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1344 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1368 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 957 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 1049 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2072 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 1943 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1332 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 1815 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 995 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 1146 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 1900 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 889 133
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1311 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 681 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 948 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 2047 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1129 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 1872 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2358 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 937 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2435 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1003 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1166 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 1827 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1627 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 1812 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1381 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2264 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2450 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 1117 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1242 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 919 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 1847 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 1861 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1607 202
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 805 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2334 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1029 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1662 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1022 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 2136 249
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1288 183
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1275 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 1841 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 2072 243
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1310 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2375 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 892 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 878 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1226 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2329 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1050 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 2150 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1131 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1035 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2435 373
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[11] 1681 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2186 33
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1338 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1034 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO 2303 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2302 342
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1335 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1033 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1089 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 2017 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1093 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 947 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 2139 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 898 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 1797 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 2103 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1033 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 1826 240
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1261 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1095 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 1861 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 2121 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1000 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 998 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 1907 252
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1477 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1178 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 1863 255
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1317 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2421 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2343 357
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 890 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2406 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[0] 2158 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 2136 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 2032 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2036 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 939 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 877 105
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1316 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1724 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1111 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2401 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1091 144
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 894 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 946 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1637 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2438 334
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 921 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1271 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 862 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1654 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2363 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 2089 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 2133 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1079 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1228 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2416 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 870 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1123 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 985 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2431 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 2180 237
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[19] 1346 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1721 234
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1462 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1000 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1866 241
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1093 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1135 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2377 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2389 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1148 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2306 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_3 1849 249
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1489 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1333 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1017 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 991 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1308 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 2149 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[0] 2054 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2363 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1820 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1723 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2443 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 1904 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2427 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1104 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1509 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1035 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 843 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1195 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 962 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2445 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 1917 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1639 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2359 343
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 1045 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2395 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1152 153
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 1145 100
set_location Controler_0/ADI_SPI_0/counter[5] 1289 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1348 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 1010 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 2016 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 1905 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 1925 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_0_a2 2072 291
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1517 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1161 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1325 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 2026 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1264 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2232 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 2066 237
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[3] 2339 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 1837 249
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1301 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 2088 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2416 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 2097 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 763 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 1787 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 891 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1598 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 886 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 979 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1006 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1338 235
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1519 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 1027 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1067 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 2033 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1106 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 992 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 954 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1148 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1474 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 2119 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2265 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2389 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 2137 247
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1214 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1700 234
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1256 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2361 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 948 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[7] 2339 336
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1179 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2315 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2375 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 2160 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2359 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 2050 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 1104 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2383 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2257 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2389 349
set_location Controler_0/Command_Decoder_0/counter[13] 1153 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 2178 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2364 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 2173 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 2079 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 933 115
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1273 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2442 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1087 144
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1272 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 2003 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[6] 2342 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1628 186
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1495 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2328 334
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1087 171
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 2436 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2443 373
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 1001 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1809 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 922 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1233 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 978 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1091 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2393 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 1862 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1333 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1810 207
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1293 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1329 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 2029 250
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1195 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1653 216
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1245 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 989 139
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1198 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2449 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2227 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 855 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1106 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1393 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 2031 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1014 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1655 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2362 327
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1774 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1177 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 2081 247
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1763 238
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 2112 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 2182 250
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 986 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1618 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 2076 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1598 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 836 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[3] 1843 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1031 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1344 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2377 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 2144 249
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 881 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1112 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 1077 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1800 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2311 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1110 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2372 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 1829 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1132 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2452 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2413 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 1873 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1235 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1061 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 2138 249
set_location Controler_0/Reset_Controler_0/un1_write_signal 1251 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2310 364
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1278 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2410 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1177 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1014 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2226 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 994 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 1975 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1252 222
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1196 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e_4 1855 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1174 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 1087 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2377 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 2007 249
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1231 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 1487 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 824 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1026 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1341 222
set_location Controler_0/ADI_SPI_1/ss_n 1499 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 1188 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1164 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv_0_RNO 1547 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 995 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1426 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[6] 2157 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 814 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1089 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2256 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2376 343
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1491 181
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 980 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 992 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 1840 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 901 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 541 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 1114 157
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 1105 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2359 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1602 210
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 1009 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 2359 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 2054 234
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1275 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 1790 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1138 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 2020 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 2131 237
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1199 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 1084 166
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1345 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1137 153
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1061 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 2077 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 2125 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 2137 210
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1046 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[0] 2307 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2298 364
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 1222 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2333 334
set_location Controler_0/Command_Decoder_0/counter[27] 1167 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 845 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1101 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 994 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 960 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 933 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 2052 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 2020 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 972 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 2025 241
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2 1531 156
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1341 129
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 1236 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1497 193
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 902 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 1138 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1979 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1227 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 1806 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1184 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 897 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2448 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 892 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1659 237
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1492 196
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 1123 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1091 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2326 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 879 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1251 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 909 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1074 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 926 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 856 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 897 105
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 1329 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 1879 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 1898 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 2146 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 2140 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 1878 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1154 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2320 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[2] 2333 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2422 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 2128 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 1059 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1141 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1338 183
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1308 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 1899 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2331 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2390 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[2] 1838 262
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1292 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1497 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 1812 240
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 819 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 2037 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 685 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 2048 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1193 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2411 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1180 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1044 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1494 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 2050 252
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1236 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2381 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 950 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1210 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1086 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2350 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1234 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 973 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1606 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 2101 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1126 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 1135 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1264 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1043 106
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1303 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1140 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2137 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1121 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_Last_A[3] 2055 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2312 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2243 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 2080 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 1837 240
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1466 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 971 103
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 1331 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1629 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 2038 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 2014 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 1858 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2340 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 1786 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2 1559 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 1963 256
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 943 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 1837 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1119 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 999 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2222 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 931 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 1824 237
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1289 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 831 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1167 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 828 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[1] 2065 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1203 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2439 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 1872 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[5] 2366 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 1975 261
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1222 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 1814 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[1] 2376 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1158 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1315 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1649 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 1010 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 1090 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 2156 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 396 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1632 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 2108 241
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1463 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 1896 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 1799 240
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[6] 1003 183
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1251 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 1000 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 1512 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_0_0_0 1549 156
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 1218 133
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 1286 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 1931 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1678 234
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 1103 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIO4SP[3] 2292 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1083 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1261 222
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1262 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1064 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1160 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1662 214
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1441 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2381 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2405 364
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 1294 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 1827 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 867 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 888 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 846 235
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1499 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 2045 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1086 172
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 1212 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1307 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2294 364
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[2] 1991 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 2129 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2372 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 402 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 985 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 2024 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1034 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 2040 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 1973 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2414 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2409 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1157 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2362 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1153 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 993 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 2027 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1114 153
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1110 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I 2097 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1130 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 799 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2390 376
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv 1567 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 1109 169
set_location Controler_0/ADI_SPI_1/assert_data 1490 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1506 199
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1070 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1794 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 1906 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2323 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1501 154
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1313 124
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1278 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1034 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1275 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1063 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[0] 1965 262
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1310 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1164 154
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 1264 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2033 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1207 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[12] 1330 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1792 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 1849 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1122 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1134 111
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1362 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1159 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 967 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 2114 252
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1753 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1416 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2432 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2458 334
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1274 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 2030 240
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1296 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 1092 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 2042 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 2108 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 837 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1154 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2392 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 2017 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1353 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 952 118
set_location Controler_0/Command_Decoder_0/counter[12] 1152 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 1778 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2321 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1356 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1957 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 852 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1011 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2339 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 1953 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1631 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 2050 249
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1468 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 1821 241
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1487 210
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 803 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 1257 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 1060 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1481 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 979 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1021 112
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 583 148
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 805 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2390 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 936 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 679 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 1813 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 854 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 2144 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 2172 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 1883 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2451 351
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1207 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2331 334
set_location Controler_0/ADI_SPI_0/counter[0] 1272 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1005 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1078 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 2195 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 1822 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1037 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2410 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 2129 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[1] 2364 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1656 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1184 157
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 564 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 997 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 949 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1229 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1084 144
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1252 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1150 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2446 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 858 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1235 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 1057 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1521 154
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1264 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2321 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2256 295
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 1239 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 907 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2018 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1459 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 962 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1112 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 937 97
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 2467 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1341 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 2042 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 936 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1159 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_0 2075 243
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1026 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 2135 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 986 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2448 360
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1154 162
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 960 114
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1475 174
set_location Controler_0/Reset_Controler_0/state_reg[2] 1234 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 2025 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1165 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 2093 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1059 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1056 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1350 235
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1921 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2335 343
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 979 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2315 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1446 216
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 796 117
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1329 130
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 1220 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 2127 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIQTRC2[0] 2306 348
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 1858 262
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 1068 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1205 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1496 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1017 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1236 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1321 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2389 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 2124 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1949 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2327 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 1062 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 1059 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1241 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 1857 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 2030 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1089 169
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1532 181
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1338 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 1235 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1262 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1039 154
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1298 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2373 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 1825 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 1835 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 1952 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1191 142
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 2449 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 1799 252
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 818 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1111 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 2110 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1041 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1123 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 968 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2416 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 1122 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2403 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1660 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1966 250
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_10 1536 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 1227 115
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 1241 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 2097 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2420 334
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1247 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 885 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 1435 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1475 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 1913 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2265 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 1877 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2342 342
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1115 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2379 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 974 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 812 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 781 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2343 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1008 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1127 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1808 208
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1309 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 904 105
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 1258 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1105 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un47_test_data_1_CO2 2307 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1157 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 888 130
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 1325 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 1082 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 2042 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2409 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 2138 240
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1300 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2382 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1034 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 896 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 1012 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2408 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 1482 156
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1154 126
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1189 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1037 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[16] 1333 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2316 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 1831 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 1898 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 1060 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1180 141
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1193 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 2044 252
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1182 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1622 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2253 297
set_location Controler_0/Command_Decoder_0/counter[16] 1156 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1685 235
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1071 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1116 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1238 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 1865 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 1773 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2142 208
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1351 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1453 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2258 297
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1176 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 2017 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1372 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1171 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1699 235
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1286 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1168 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1494 193
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 1270 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 895 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1497 189
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 1270 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 2026 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 2064 234
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1277 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 1246 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 1046 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1510 123
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_1 4 4
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2457 345
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 1056 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 1914 243
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 1190 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 1110 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2327 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1541 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 2091 249
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1139 156
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1302 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2418 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1637 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 1810 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1240 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 2046 243
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1320 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 2114 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 2103 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2442 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2387 337
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1502 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 2118 249
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 1252 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1085 156
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1334 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 936 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_4 1857 264
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 405 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 2131 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2251 297
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1468 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2437 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2384 333
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 1069 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2398 343
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 985 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1271 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1627 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2229 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 1842 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1523 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2007 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 881 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2346 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 1912 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 2087 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 820 112
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1459 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 1183 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 1872 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 1936 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1172 154
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1255 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1174 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1029 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 2047 237
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1016 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2356 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 1873 237
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1165 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2388 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2352 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1150 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 1076 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1226 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1007 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1002 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2427 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2335 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1340 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 974 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2324 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_1[14] 1484 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 2073 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 2087 244
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1185 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 988 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2226 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1972 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2424 358
set_location Controler_0/ADI_SPI_1/data_counter[1] 1514 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 966 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 1136 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1492 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[6] 2331 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 2113 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 943 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1136 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 2080 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2306 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 870 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1243 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1092 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 1889 249
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 2043 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2460 371
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1689 186
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1112 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 2096 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2361 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1377 228
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1055 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 910 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 834 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[0] 2150 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2328 351
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[7] 2381 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2440 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1139 138
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1307 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 971 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1642 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2419 342
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1099 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 970 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2393 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1348 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 993 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2433 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1022 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2215 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1015 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1230 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1646 198
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1333 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1598 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2350 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1172 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[6] 1926 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1478 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1600 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 2133 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1683 235
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1100 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 2194 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1024 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1012 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1756 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 896 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2429 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 1903 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_0_a2 2178 273
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1287 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1886 210
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[1] 1786 256
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 806 108
set_location Controler_0/ADI_SPI_1/sdio_1 1498 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 896 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1082 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2419 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1322 225
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1340 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1189 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 2053 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2332 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 1978 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 1929 244
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1308 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1012 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 906 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 1824 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 1974 261
set_location Controler_0/ADI_SPI_1/sclk 1477 124
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 1254 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 2136 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2328 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 1881 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1626 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 1788 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 2065 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1125 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 940 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 1771 240
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1238 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 2100 241
set_location Controler_0/ADI_SPI_1/data_counter[6] 1519 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1092 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1634 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2358 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 983 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1085 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 1697 235
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 1289 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 2072 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 2039 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 2017 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1636 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2378 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 986 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 1809 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 1843 243
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1344 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1028 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4 1858 255
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 948 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1337 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2349 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2336 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 926 153
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1302 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_0 1428 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2425 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1099 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2454 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2362 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1117 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2417 352
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 1233 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2124 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1049 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1092 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2388 372
set_location Controler_0/Command_Decoder_0/counter[14] 1154 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2409 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_4 1849 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1045 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_15_0_0_0 1545 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1333 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2242 298
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1024 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1167 145
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 1316 135
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1513 129
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 1104 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2341 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 874 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1818 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2399 376
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1885 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1231 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 2175 237
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1245 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 1796 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1635 190
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 914 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1202 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1074 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 992 111
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 1200 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1227 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 1826 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1492 192
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1142 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[0] 1963 217
set_location Communication_0/Communication_Controler_0/m4_e 1218 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1362 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 1840 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 1202 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2433 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1029 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2418 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 2040 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2260 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 1770 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 2154 238
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1244 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1068 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1180 156
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1508 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 914 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 942 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1158 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2242 291
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 1235 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 875 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1098 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 915 97
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 1245 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1719 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 2026 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1384 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2338 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1485 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 1784 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 2365 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1132 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 1050 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1003 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1257 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 1800 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 2008 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2344 349
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1317 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2442 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1720 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 878 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 942 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[4] 1831 262
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 218 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 877 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1163 141
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1514 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1943 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 2017 252
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 1304 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 1889 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 1108 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1016 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1010 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1246 226
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1175 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2444 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1906 243
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1482 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 955 112
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1281 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2392 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 1765 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1551 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1589 229
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1226 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 1791 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 828 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1014 157
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1249 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1129 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2121 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 2117 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1102 166
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 1113 156
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 990 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2196 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2406 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 1122 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1107 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[3] 2330 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 903 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1392 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2391 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2363 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2437 373
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1569 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1140 157
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1280 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 1079 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1330 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIEHRC2[1] 2327 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 894 130
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1510 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1187 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1999 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 2125 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2256 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 978 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 890 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2309 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2220 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 1883 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 994 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1441 150
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1316 184
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 1261 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1048 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 939 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 1803 246
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1328 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1238 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2320 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2408 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2365 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2264 294
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1130 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 1839 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2393 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1069 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2243 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 945 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1074 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1369 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1070 144
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 1320 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 1900 235
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1157 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 2010 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 2191 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1181 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 1894 237
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 1085 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 2121 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 880 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 980 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1139 133
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[21] 1173 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 1971 243
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 987 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2234 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2297 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2441 373
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1079 114
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1277 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1140 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2407 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1339 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2407 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 2382 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1013 109
set_location Controler_0/ADI_SPI_1/data_counter[22] 1535 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2227 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2138 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 2040 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 818 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1182 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 2121 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1523 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1049 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2390 346
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1506 174
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1289 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1885 229
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1054 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1513 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 864 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 1807 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[1] 1853 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 2158 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 879 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1314 207
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 921 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 2037 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2394 334
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1480 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[4] 2168 277
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 904 100
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1229 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[2] 1831 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2222 337
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1981 253
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 1233 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 1800 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1327 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1144 235
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1311 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 2111 234
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1276 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1559 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 2049 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2303 369
set_location Controler_0/gpio_controler_0/Outputs[9] 1263 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1657 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 856 112
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1309 183
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 1296 135
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[3] 2061 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2390 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 2091 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2233 298
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2136 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1080 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1015 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2415 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 1810 247
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 971 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m0s2 1872 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2360 352
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1550 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1997 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1119 160
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 1099 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 2061 240
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1519 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 2139 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1543 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1516 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1771 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 2129 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 1099 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1238 135
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[1] 2053 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[7] 2338 336
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1226 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 1774 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 943 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1108 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 930 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1074 151
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 1213 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1170 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 956 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 1798 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[3] 2068 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 2133 237
set_location Controler_0/ADI_SPI_0/sclk 1282 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1479 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 1869 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1141 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2378 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 2067 246
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1351 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2361 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 1832 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 853 105
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1555 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 954 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 1051 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 1079 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 937 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2418 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1085 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 1122 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 2188 249
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 810 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1448 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 971 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1075 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 2130 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 885 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 1027 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2356 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2353 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 932 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 2092 243
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1098 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 2024 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 2128 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 1100 135
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 979 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2434 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 1837 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2_RNI6V9S2 1813 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1718 235
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1344 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1190 156
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1229 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[3] 2044 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1026 150
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 936 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 1804 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 2053 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 1841 237
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1233 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1293 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2419 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1939 256
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1498 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2223 324
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 1304 135
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1224 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2354 351
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 887 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1429 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2408 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1220 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2363 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2454 336
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1363 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2239 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2414 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1127 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2459 361
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 1053 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1512 157
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 714 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1788 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 964 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1597 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 1070 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1239 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1062 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1135 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIORRC2[0] 2310 348
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1325 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1325 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 1832 249
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_11 1552 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 1084 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 1886 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2119 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1489 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 1787 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1142 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 970 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1012 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1947 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 2010 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1039 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1198 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 1372 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[2] 1824 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1896 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1008 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 2091 250
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1233 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2388 376
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1350 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 2134 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2288 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 2043 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 930 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 868 105
set_location Controler_0/ADI_SPI_0/counter[2] 1286 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 1829 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 2153 247
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 918 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2442 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1116 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2335 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 1857 243
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1315 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 2074 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1119 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 1000 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 1864 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1227 157
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1188 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2414 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 1118 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1082 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1243 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1207 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 1833 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2321 370
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1229 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2323 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 1108 133
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1314 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1639 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1598 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1495 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2440 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 2126 243
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1227 105
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1444 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 1766 240
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 1261 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1127 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1204 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 955 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2351 324
set_location Controler_0/ADI_SPI_0/data_counter[23] 1308 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 2126 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 839 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 1880 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 895 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 1886 237
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1272 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 2192 250
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1228 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1514 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv 1540 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1760 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1095 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1189 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2215 319
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1754 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2324 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1007 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1062 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 917 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 841 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 1905 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 1765 241
set_location Controler_0/Answer_Encoder_0/periph_data[15] 1305 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 496 15
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2412 376
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2201 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 2083 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 2040 235
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1091 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 990 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 2075 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2298 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1029 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1928 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 2026 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1696 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 2147 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 2068 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 982 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2395 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2222 291
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1234 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2410 360
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 1068 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1030 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1760 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2455 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1175 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 1212 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[4] 2088 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 1848 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 1842 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1895 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 887 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 1879 234
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1193 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[3] 2322 358
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1100 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1472 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2404 358
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 808 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1176 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 958 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1634 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1392 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 967 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 2198 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2297 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 2016 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2358 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2299 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 2074 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1045 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1195 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 1901 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 990 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 1012 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1505 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2430 376
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1268 130
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[0] 2324 357
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1057 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1559 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2355 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 975 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[1] 2293 349
set_location Controler_0/ADI_SPI_1/data_counter[12] 1525 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 920 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 1800 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1402 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 1500 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2326 360
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1233 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 2170 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 2102 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2295 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1156 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 1802 250
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1259 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1066 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 714 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1887 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_2_2_sqmuxa 2364 360
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1270 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1260 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1666 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 1868 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1410 217
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1291 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1717 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1480 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1336 222
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1480 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1716 235
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1278 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1705 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 809 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 2118 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 2110 246
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 836 124
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1333 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 854 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1002 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 1903 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 2193 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1027 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2381 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2214 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 2110 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 2146 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 2141 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1379 229
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 1101 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1791 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1553 181
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1110 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1011 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1260 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2424 357
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1236 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1091 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2257 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[4] 2051 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2393 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 830 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1057 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 1107 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 2159 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 1898 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 880 111
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1499 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 2017 249
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 1049 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 2137 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 858 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2383 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2341 342
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1107 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1118 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1311 222
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 727 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1715 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1607 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1048 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 2084 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 2011 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 2049 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv_0_RNO 1543 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI86QM 2304 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 1844 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 1843 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 1806 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_1 2019 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 932 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1136 157
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1332 124
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1333 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 1129 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1555 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2320 337
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 977 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 960 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2231 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1607 187
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1215 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 885 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2334 343
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1498 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1892 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1112 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 1096 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1202 36
set_location Controler_0/REGISTERS_0/state_reg[3] 1221 127
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1371 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2296 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1710 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 2012 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1148 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2369 376
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1225 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 2009 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 990 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2321 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1994 336
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1503 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1225 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 1907 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2425 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 2072 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 2018 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 828 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1171 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 1826 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1078 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 2120 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1128 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1214 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1161 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1245 226
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1216 184
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1011 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 1867 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 2099 249
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1294 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 1135 151
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1255 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1024 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2380 370
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 1309 135
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1064 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1178 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2294 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1121 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 1072 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 1904 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 927 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1858 229
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 1153 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[0] 2212 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[4] 2068 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[0] 1911 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2401 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 2048 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1884 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1378 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2398 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1237 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1019 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1408 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 1826 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1801 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2393 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 2109 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 1063 138
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1354 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 900 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 1900 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2431 364
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1142 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 1050 102
set_location Controler_0/ADI_SPI_0/data_counter[26] 1311 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 2042 240
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1289 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1763 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1252 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 978 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[4] 1837 262
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1313 133
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 1266 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[1] 2169 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 950 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2426 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1073 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1309 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 2057 243
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[1] 2320 358
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1347 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 1335 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2225 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1905 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1138 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 2097 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 1879 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1197 142
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 1277 135
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1511 180
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1523 127
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1315 133
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1311 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_4 2363 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2428 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1099 141
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[3] 2386 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2399 349
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 1105 166
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1331 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2 2065 276
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 1300 132
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1051 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 2187 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 2064 237
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1771 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1356 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2345 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 2078 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1045 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 988 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 1072 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1298 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1073 144
set_location Controler_0/gpio_controler_0/un20_write_signal_1 1217 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1168 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1154 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2334 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1093 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 844 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1822 202
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1308 117
set_location Controler_0/ADI_SPI_0/data_counter[13] 1298 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 1784 240
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1274 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIGJK92 2112 243
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1279 114
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[1] 2159 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1112 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1488 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1612 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2458 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1359 217
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1213 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 834 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1192 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 1059 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 2165 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1038 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2354 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2408 357
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1546 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[0] 2145 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 1885 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 760 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2384 336
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 955 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 978 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2433 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 2010 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 1869 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 2138 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2420 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2366 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1665 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2296 373
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 1242 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 914 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1758 202
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1256 124
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1349 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 846 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 828 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2308 373
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1241 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_a2_3 1554 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1605 187
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 828 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1892 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 2044 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2227 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 1843 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 2364 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 925 114
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1232 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1072 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[5] 2453 325
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1309 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1645 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 1059 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2362 333
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1272 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 979 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 1103 175
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1275 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1064 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2433 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 1879 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 994 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 969 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1009 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2386 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2377 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1143 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2407 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1225 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1315 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2373 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1111 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 1834 240
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 1037 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1496 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1351 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_0 1848 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 2068 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 995 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 2097 250
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 1073 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 919 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2422 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 887 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2377 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2359 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 2134 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2412 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1176 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1106 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2459 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2398 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2262 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1113 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 1822 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1096 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1157 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2400 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1478 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1117 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2229 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2423 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 1870 243
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1272 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 967 151
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 1977 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1664 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2375 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1034 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 1899 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2089 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 2012 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1120 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2406 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1141 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 2009 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1977 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 2150 253
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1240 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2455 354
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[2] 1989 235
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1320 117
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 1212 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 1862 252
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 984 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 2027 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1106 132
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 1976 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2261 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 1831 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 832 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1013 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2362 357
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1334 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 1807 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 1908 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2413 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 895 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1073 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[1] 2157 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1254 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 982 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 1003 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 957 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1237 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 903 109
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1293 111
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1275 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1248 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1335 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 2138 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 987 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 980 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 2131 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2320 336
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 900 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1503 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 1828 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 977 151
set_location Controler_0/gpio_controler_0/un7_read_signal_0 1272 117
set_location Controler_0/gpio_controler_0/un1_write_signal_4 1260 123
set_location Communication_0/Communication_Controler_0/state_reg[3] 1199 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1036 144
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 1244 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_a2_2 1555 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2299 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1269 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 890 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 1790 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1101 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 887 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 956 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2337 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2370 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 951 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[8] 1349 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2454 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 1853 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[0] 2194 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2377 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[4] 2047 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 947 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1114 159
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1020 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2377 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 1923 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIHTNU3 1863 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 2013 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1017 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 1862 249
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1276 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1150 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 879 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1021 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1244 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1044 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1968 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 1974 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 882 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 2144 235
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1297 139
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1458 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2391 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[7] 2340 357
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 1106 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 1056 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 1771 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2401 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 2056 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2224 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2395 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 970 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2328 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1481 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1176 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1397 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2293 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2235 301
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1325 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1160 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 980 115
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1224 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1006 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1003 154
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1558 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 1090 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1394 229
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1010 153
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1283 115
set_location Controler_0/Answer_Encoder_0/periph_data[14] 1307 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2186 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2310 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2443 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 2153 234
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1212 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1260 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1015 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 2087 246
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 1209 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1197 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 1846 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2383 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1707 202
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1280 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 1846 240
set_location Controler_0/ADI_SPI_1/data_counter[25] 1538 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1316 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 2029 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1040 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2289 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 2086 244
set_location Controler_0/gpio_controler_0/SET_PULSE 1259 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1462 184
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1527 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 2019 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1020 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[25] 1320 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1031 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2318 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 1885 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNI0ULG[9] 2328 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1120 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 817 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2446 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1246 220
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1234 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 2027 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 1897 253
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1869 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 1833 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 2054 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1242 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1053 103
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1300 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 1863 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 2192 249
set_location Controler_0/ADI_SPI_0/data_counter[16] 1301 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[5] 1919 283
set_location Controler_0/gpio_controler_0/Outputs[7] 1268 109
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 1282 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1652 199
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 965 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1339 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 1100 172
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1276 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[4] 1924 265
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 972 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 1822 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2168 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 1816 252
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 763 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 1794 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 1107 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2309 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 1833 243
set_location Controler_0/Command_Decoder_0/counter[15] 1155 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2225 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1189 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 1076 169
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1281 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1494 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2420 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 891 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[1] 1787 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3_RNIAPDG5 1812 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 1805 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1020 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1329 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1041 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 1063 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1006 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1289 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 1813 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 2147 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 1836 243
set_location Controler_0/ADI_SPI_0/data_counter[22] 1307 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3 2069 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2325 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1102 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2406 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2384 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2406 316
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1140 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1992 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 845 109
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1491 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1704 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 1884 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2425 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 956 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1481 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1086 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 1795 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1003 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 1811 243
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1184 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1009 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1122 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2409 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2334 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2376 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2382 334
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 1882 262
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1534 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIMOG06[1] 2317 345
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1315 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1859 235
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1339 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2295 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 1928 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2373 352
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 1031 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1141 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 1770 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 1082 142
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 1298 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1830 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2397 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1318 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1240 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1113 180
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[7] 2387 360
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1312 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2443 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[6] 2323 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 2080 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 1815 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1227 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2407 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 2041 243
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 1132 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1311 201
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1245 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1156 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1555 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2364 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 1974 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1034 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1946 256
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1499 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2449 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1352 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2416 346
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[5] 2384 360
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 841 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1311 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i 2221 291
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1057 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[6] 2381 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2258 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1154 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2331 376
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 1228 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 1888 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 2164 246
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1189 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1081 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2259 295
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1662 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNIVL7D3 2076 240
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 816 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 979 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1120 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 1014 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 1786 243
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_1[20] 1325 180
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1505 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1153 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2400 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 2028 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1061 150
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 1170 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1108 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1667 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNI1LTO1 2348 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[1] 2227 295
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1231 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 2111 255
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1062 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 1050 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2423 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1187 139
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 2447 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1398 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 998 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 1791 249
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1052 111
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1237 126
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1287 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1248 226
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1021 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[26] 1282 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 1868 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2354 327
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1294 219
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1554 157
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 1203 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2127 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1097 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 876 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2342 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2215 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[3] 1826 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1195 156
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1058 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 986 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1238 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 974 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2041 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1176 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 1836 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNINQBK7[0] 2316 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 998 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 890 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1646 189
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1512 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[7] 2288 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2267 295
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 897 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1076 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 943 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[3] 1841 262
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1276 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 956 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1227 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1159 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 963 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1297 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 1922 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 2109 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 2040 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2417 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 2073 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2444 343
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1183 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1077 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 1860 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 988 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2451 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 2176 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1162 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 840 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 2127 240
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1309 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 837 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 1057 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1244 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1536 219
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1995 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 1086 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2293 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1511 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 832 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1029 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1237 154
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 1087 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1266 220
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1330 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1053 111
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 1200 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 997 118
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1233 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 895 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 1515 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1723 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1077 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[1] 2228 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 2131 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2401 346
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1280 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 2190 250
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1130 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1118 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2452 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 924 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1105 132
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 1048 141
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1221 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1028 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 1158 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1255 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1227 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1897 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2076 179
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2040 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1164 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1668 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1200 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 468 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1380 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 732 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1896 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 840 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2184 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 768 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1272 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 432 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2148 14
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2364 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1344 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 540 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 504 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 804 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1452 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 216 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1896 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 468 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1416 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1752 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1596 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 180 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 108 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 252 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 144 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1860 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1308 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 840 41
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 288 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2436 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2400 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1824 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2436 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2436 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2076 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 804 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1896 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1560 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 948 233
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2220 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 840 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 948 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1272 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 36 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1380 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2220 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 624 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2004 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 588 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 1020 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 468 95
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1308 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 660 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1092 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1452 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1968 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1596 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2364 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2292 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1416 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1236 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 108 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2076 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2292 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1860 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2328 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 432 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 588 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 804 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 1092 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 468 206
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 360 14
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1524 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 360 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 252 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 252 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1056 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2184 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1824 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1968 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2364 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 216 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 468 314
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1488 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2220 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 540 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 948 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 216 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1128 149
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1668 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 588 95
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 840 68
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2292 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 432 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 912 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 624 14
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 948 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1932 206
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 36 206
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1164 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1896 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2076 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2220 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2400 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2436 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 396 41
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 144 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1596 149
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1200 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 876 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 504 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1308 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2220 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1896 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 588 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 504 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 768 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1788 287
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1632 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1752 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2400 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1896 368
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1164 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 108 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2184 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1092 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1416 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1164 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2328 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 72 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 396 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2400 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 432 68
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2400 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 912 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1752 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 432 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 252 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2004 149
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1932 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1968 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1824 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 876 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1668 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 144 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2436 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1128 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 876 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2328 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2112 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2040 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1860 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2364 122
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 948 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 432 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 0 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1968 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1452 122
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1308 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1416 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1416 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1380 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 588 314
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 804 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1752 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 0 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 768 206
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1236 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 0 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 840 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2436 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1668 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1164 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1224 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 2028 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 1176 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2419 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2436 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_1103 2159 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2388 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1149 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 684 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1428 216
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1212 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 1116 105
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1263 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2412 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 864 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1242 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1176 144
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_886 1284 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1790 207
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 1296 114
set_location Controler_0/Command_Decoder_0/counter_s_1328 1140 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2340 354
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1464 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1173 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1319 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2426 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2397 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71 1476 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1431 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1116 2283 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 882 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 1069 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 972 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1440 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_1102 2136 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1118 2416 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 876 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 1047 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1818 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2376 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_1109 2301 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1110 2388 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1706 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1140 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2340 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 984 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 948 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2030 210
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885 1548 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2291 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2448 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2388 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2280 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 950 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2325 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 1128 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1116 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2400 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 840 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1321 219
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1104 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2352 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2352 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2340 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2364 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1236 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1464 210
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 1224 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1105 2331 351
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1200 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 936 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 831 126
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 1284 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1236 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2340 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1131 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2292 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2364 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1117 2332 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2313 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1248 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 936 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1099 2412 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1623 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1636 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1848 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2436 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1752 201
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1239 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2396 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_1108 2304 345
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1884 228
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 1224 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1111 2304 354
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 1344 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 1188 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2376 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2304 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1110 1955 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1656 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1068 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1140 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1112 2351 369
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 1128 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0 2316 354
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 1104 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2436 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2408 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1008 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1056 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 816 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2364 372
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1493 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1491 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 864 108
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1443 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1098 2316 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 1965 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2304 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 1218 150
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_879 1476 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2316 369
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1920 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 1093 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2271 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 924 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1152 117
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 1224 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1979 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1476 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 1092 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 936 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2448 327
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 933 153
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 972 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 996 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1323 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 1224 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1524 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0 2292 345
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1980 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2340 363
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 1163 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2304 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1484 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1992 228
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 1243 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_1114 2231 291
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1476 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1116 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 883 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 1920 264
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884 1206 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2411 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 2008 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1106 2355 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1236 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 1164 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_1119 2328 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2376 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1176 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1539 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1476 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2289 144
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1504 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2328 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 1128 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1406 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1188 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2388 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 924 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1188 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 1090 108
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_881 1270 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1109 2352 354
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_882 1524 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2379 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2133 207
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1276 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1128 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1797 225
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1752 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 1104 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2292 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 948 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 1116 132
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883 1488 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1121 1932 264
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1752 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2340 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1245 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 852 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2400 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2351 372
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 1332 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2412 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 876 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2363 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1101 2388 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2352 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2424 333
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1515 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2118 216
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 1512 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878 1092 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1587 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1620 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 672 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2376 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2307 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2187 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2448 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 852 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1491 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1704 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1347 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1248 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2328 354
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1476 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2436 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2400 315
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 1275 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1648 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 816 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1792 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1100 2364 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_1115 2316 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2331 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1681 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1188 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 984 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2292 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_1113 2064 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2076 216
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1296 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 1074 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1128 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 1200 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1545 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1104 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_1104 2280 342
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 1500 126
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 1284 105
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880 1343 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2388 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1320 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2400 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1068 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1140 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2291 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_1120 2364 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2375 342
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1239 108
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0] 2040 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1188 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 996 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1107 2337 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2340 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1662 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2316 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 1752 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 1776 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 1730 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 2148 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1908 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 2151 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 2196 249
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 291 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 1776 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1635 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 1908 240
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 2139 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1968 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1800 228
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 460 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1872 264
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 771 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 807 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1203 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1642 123
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 2007 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1980 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1980 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 1730 240
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 2004 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 435 207
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1080 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 2172 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 147 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 2172 240
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1488 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 591 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 2076 255
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 2148 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1560 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1203 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 472 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 2148 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 1716 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 1954 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1611 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1608 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1992 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 2124 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 2172 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 2150 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1980 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1932 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 1932 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 1776 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 1848 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1970 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 243 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1956 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 1752 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1956 249
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1824 150
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 948 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1932 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 1918 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 1908 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1801 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 2141 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 2150 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 1764 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 1932 240
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1419 360
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1683 186
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1315 360
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 804 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1992 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 2184 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 2195 240
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1995 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 2160 252
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 588 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1872 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 2124 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 1980 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 2148 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 1896 237
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 1992 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1980 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1823 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 627 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 2160 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 456 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 1872 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 144 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1932 246
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 1200 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 2184 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 432 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1824 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1685 186
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 768 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 468 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 2191 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 1716 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 2052 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 1752 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 1980 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 535 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 1752 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 1164 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 951 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 288 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 2184 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 2076 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 2052 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 948 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1200 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 1944 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 240 150
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[3] 2348 325
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[4] 2345 325
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[3] 2348 324
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[4] 2345 324
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO[2] 2375 327
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[0] 2346 324
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[1] 2337 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[2] 2339 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[3] 2323 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[4] 2344 324
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[5] 2335 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[1] 2329 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[2] 2336 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[3] 2332 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[4] 2333 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[0] 2391 316
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[2] 2396 319
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNI3LEG[2] 2430 318
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIO72C2[2] 2441 315
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ[0] 2431 315
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ_0[0] 2402 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2444 318
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[0] 2392 319
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[1] 2389 319
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[2] 2397 325
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIN1Q9[0] 2395 321
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2400 321
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[0] 2399 316
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[1] 2390 319
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNI1CHK[1] 2428 327
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2442 324
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIH0202[1] 2457 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIHHG11[1] 2427 327
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIM5202[1] 2433 327
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIPMSO[1] 2459 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIQNSO[1] 2431 327
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2361 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2340 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2344 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2340 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2348 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2351 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[6]/Y 2343 321
set_location ARBITER_INST/CORELNKMSTR_0/cache[0] 2425 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[1] 2417 325
set_location ARBITER_INST/CORELNKMSTR_0/cache[2] 2410 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[3] 2414 325
set_location ARBITER_INST/CORELNKMSTR_0/cache[4] 2427 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[5] 2413 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[6] 2412 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[7] 2421 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_h1_nx7 2394 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 2382 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 2383 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[2] 2411 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[3] 2428 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[4] 2412 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[2] 2408 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[3] 2407 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[4] 2421 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2419 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[2] 2402 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[3] 2432 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[5] 2429 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[1] 2413 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[2] 2401 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[3] 2430 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[5] 2434 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[5] 2426 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[7] 2438 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[5] 2428 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0[7] 2440 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0_d[7] 2436 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_s[7] 2439 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1[7] 2444 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781[7] 2422 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881[7] 2415 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIJ73P[7] 2422 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIMC881[7] 2421 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2[7] 2447 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53[2] 2423 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[0] 2427 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[1] 2435 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[2] 2433 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[3] 2432 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[4] 2424 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d[2] 2426 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d_0[2] 2431 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_s[2] 2434 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1[2] 2406 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_sn_m2 2404 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u[2] 2405 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u_d[2] 2407 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un179_cache_nx_9 2435 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10 2404 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10_RNIB7F31 2393 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 2388 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_6 2420 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 2405 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[2] 2399 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[3] 2407 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3[2] 2404 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa 2379 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4[2] 2406 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa 2380 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[0] 2427 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[1] 2430 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[2] 2431 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[3] 2432 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[4] 2424 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa 2376 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[0] 2428 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[1] 2435 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[2] 2434 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[3] 2433 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[4] 2425 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa 2381 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[0] 2425 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[1] 2417 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[2] 2410 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[3] 2414 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[4] 2427 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[5] 2413 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[6] 2412 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[7] 2421 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[4] 2434 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[5] 2423 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[6] 2415 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[7] 2414 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[4] 2447 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[5] 2416 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[6] 2397 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[7] 2389 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[4] 2418 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[5] 2413 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[6] 2396 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[7] 2398 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[4] 2429 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[6] 2394 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[7] 2402 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[4] 2417 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[7] 2446 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_3[4] 2436 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_4[4] 2425 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_5[4] 2414 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[0] 2456 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[1] 2421 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[2] 2456 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[5] 2413 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1[1] 2442 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1_RNO[1] 2438 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d[2] 2455 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO[2] 2452 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_0[2] 2458 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_1[2] 2450 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 2412 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[0] 2455 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[5] 2422 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[0] 2448 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[5] 2416 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[0] 2453 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[5] 2414 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[0] 2451 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[5] 2419 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[0] 2449 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[5] 2417 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_4[0] 2450 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_5[0] 2452 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[0] 2431 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[1] 2416 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[4] 2429 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[0] 2432 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[4] 2424 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[0] 2435 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[4] 2433 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_1[4] 2426 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[5] 2424 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[6] 2411 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[7] 2422 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa 2437 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1 2440 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_RNI06PF 2428 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1 2446 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2 2439 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4[4] 2420 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[0] 2443 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[1] 2433 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_N_2L1 2442 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_sx[1] 2426 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[5] 2427 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[7] 2416 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[1] 2415 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[2] 2409 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[3] 2423 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[1] 2424 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[2] 2385 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[3] 2429 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1[2] 2400 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1_0[2] 2386 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d[3] 2431 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO[3] 2425 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO_0[3] 2427 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO[1] 2435 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO_0[1] 2434 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[2] 2403 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[3] 2418 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[7] 2417 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[3] 2428 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[7] 2418 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_0[3] 2436 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_1[3] 2446 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO[6] 2409 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0[6] 2377 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1[6] 2391 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2[6] 2408 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3[6] 2392 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4[6] 2430 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5[6] 2410 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_6[6] 2423 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_7[6] 2420 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_8[6] 2401 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_9[6] 2403 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sn_m18 2384 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sx[5] 2420 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_s[7] 2419 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC[1] 2424 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC[2] 2453 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI8PJC[3] 2435 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC[5] 2429 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIEVJC[6] 2448 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIG1KC[7] 2445 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIIP2C[0] 2458 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIQ13C[4] 2430 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[0] 2430 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[1] 2422 325
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[2] 2435 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[3] 2428 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[4] 2433 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[5] 2415 316
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[6] 2421 316
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[7] 2418 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 2383 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 2376 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 2387 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[0] 2397 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[1] 2398 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[2] 2406 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv[1] 2398 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2391 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3[1] 2379 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv[0] 2397 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2388 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_2[0] 2393 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4[0] 2399 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO[0] 2392 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_5[0] 2395 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2] 2406 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn 2407 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2411 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[0] 2408 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[10] 2408 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[11] 2410 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[12] 2426 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[13] 2426 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[14] 2434 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[15] 2424 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[16] 2418 316
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[17] 2420 316
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[18] 2429 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[19] 2411 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[1] 2400 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[20] 2405 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[2] 2409 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[3] 2409 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[4] 2388 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[5] 2390 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[6] 2393 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[7] 2391 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[8] 2403 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[9] 2402 328
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns[20] 2405 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3[1] 2407 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3[2] 2409 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6BQN[1] 2396 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7R2P[11] 2457 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8GTB[12] 2432 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2451 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB[14] 2426 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIBJTB[15] 2419 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICKTB[16] 2412 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2425 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIDLTB[17] 2418 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFJSA[11] 2454 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFNTB[18] 2441 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2454 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2434 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2430 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIR48R[17] 2449 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIS35K1[18] 2443 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIU78R[18] 2437 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIUUL91[3] 2390 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[0] 2408 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[11] 2410 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[1] 2400 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[0] 2403 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[1] 2401 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[2] 2406 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[3] 2404 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_0_0[3] 2409 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1_0[3] 2403 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2_0[3] 2410 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_3_0[3] 2402 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_6[3] 2411 327
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[0] 2403 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[1] 2401 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[2] 2406 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[3] 2404 324
set_location ARBITER_INST/CORELNKMSTR_0/ofst[2] 2390 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[3] 2395 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[4] 2394 325
set_location ARBITER_INST/CORELNKMSTR_0/ofst[5] 2393 325
set_location ARBITER_INST/CORELNKMSTR_0/ofst[6] 2398 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[7] 2395 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[8] 2388 319
set_location ARBITER_INST/CORELNKMSTR_0/page 2395 325
set_location ARBITER_INST/CORELNKMSTR_0/rqDone 2381 325
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 2381 324
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 2385 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata 2405 328
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 2440 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_RNI7RV92 2439 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 2437 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 2443 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 2445 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 2444 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4_RNIBRV92 2441 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 2445 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 2447 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 2380 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 2405 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 2401 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 2400 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 2404 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 2408 327
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[2] 2392 328
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[3] 2394 328
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2369 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2372 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2364 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2354 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2353 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2370 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2374 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2364 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2375 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2361 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2363 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2358 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2357 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 2354 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2352 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 2358 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2356 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2359 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2355 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2362 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2352 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2361 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2358 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 2360 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2355 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2354 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2352 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2360 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2357 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2363 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 2356 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2365 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2369 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2366 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2367 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2372 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2362 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2353 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2356 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2363 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2353 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2354 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2355 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 2341 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2347 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2345 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2349 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2350 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2343 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2350 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2346 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2348 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2342 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 2343 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2346 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 2362 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 2344 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 2359 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 2348 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2360 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2344 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2347 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2345 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2341 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2362 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2353 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2352 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2373 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2372 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2365 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2358 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2366 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2371 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 2357 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2368 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2364 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2369 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2373 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2370 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2367 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2365 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2367 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2370 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2342 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2351 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2349 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2340 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2357 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2371 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2366 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2373 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2368 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2355 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2360 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 2361 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 2359 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 2371 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2356 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2359 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2374 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2368 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2362 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2357 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2361 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2358 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2363 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2355 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2377 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G[0] 2390 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71[3] 2378 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71_0[3] 2381 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC[3] 2386 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[0] 2387 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[1] 2377 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[2] 2384 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[3] 2379 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[4] 2382 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[5] 2378 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[0] 2387 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[4] 2382 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2379 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[1] 2377 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[4] 2383 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3[5] 2378 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2384 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[0] 2350 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[1] 2351 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[2] 2342 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[3] 2349 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[4] 2345 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[5] 2346 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[6] 2341 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[7] 2347 322
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2317 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 2316 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2325 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2318 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m17 2319 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2320 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2322 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2327 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 2330 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2329 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2335 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2334 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 2331 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 2321 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 2326 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2324 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 2328 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 2333 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38 2332 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2336 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 2338 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2343 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 2328 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 2331 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 2338 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2339 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 2334 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2330 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 2337 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2376 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[0] 2350 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[1] 2351 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[2] 2342 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[3] 2349 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[4] 2345 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[5] 2346 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[6] 2341 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[7] 2347 321
set_location ARBITER_INST/CORELNKMSTR_0/tgt[0] 2398 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[1] 2394 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[2] 2399 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[3] 2391 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[4] 2397 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 2387 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 2398 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 2390 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 2385 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 2397 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 2396 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 2394 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2399 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 2376 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2388 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 2397 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2393 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2392 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2394 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2388 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2399 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 2396 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2392 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 2384 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2395 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2393 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 2398 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 2392 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 2389 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 2391 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2391 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 2396 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 2393 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2398 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 2389 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 2394 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 2399 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 2397 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2391 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 2395 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2388 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 2390 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 2389 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 2390 324
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2395 324
set_location ARBITER_INST/CORELNKMSTR_0/un115_cache_nx[5] 2433 315
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2378 318
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2382 321
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[5] 2425 315
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[6] 2406 321
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1750 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1750 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1750 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1750 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 586 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 585 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1744 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1750 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 579 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 585 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1744 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1750 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 579 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 585 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1744 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1750 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 579 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1750 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 585 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1744 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1750 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 579 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 585 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1744 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1750 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 579 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 585 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1744 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 579 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1750 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 579 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 585 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1744 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1750 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 579 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 585 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1744 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 579 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 585 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 585 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1744 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1750 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 579 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1744 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1750 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 585 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1744 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1744 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1750 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 579 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 585 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1744 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1750 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1750 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 579 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 585 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1744 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 583 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 1742 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 583 95
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB0 1751 339
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB1 1751 312
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB2 1751 258
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 1747 177
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1 576 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2 1747 12
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 1741 148
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 583 121
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 583 94
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1750 313
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint/U0_RGB0 1747 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1751 341
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1_RGB0 1750 341
set_location I_1/U0_RGB1_RGB0 587 122
set_location I_1/U0_RGB1_RGB1 1745 122
set_location I_1/U0_RGB1_RGB2 587 95
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1171 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1165 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 1166 163
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0 1164 163
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0 1168 163
set_location I_1/U0_GB0 1167 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1104 116
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1152 119
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1140 119
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 1163 128
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_1 1164 128
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1200 125
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1248 128
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 1128 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 1090 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 1092 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 1116 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 1093 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1068 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 1092 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1140 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1116 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 1224 161
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 1188 155
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 1218 152
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_1 1224 152
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1188 152
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1140 152
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 1176 155
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1224 155
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1236 155
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1188 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1176 146
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1188 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1176 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1188 146
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 1047 116
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 1056 116
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 1128 101
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 1140 101
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 1152 101
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 948 98
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 950 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 960 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 936 101
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 936 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 924 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 936 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 948 101
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 924 101
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 996 143
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 972 143
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 996 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1068 152
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1056 155
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 984 146
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 984 143
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1008 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1104 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1128 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1248 146
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1236 146
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1116 137
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 933 155
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 936 155
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 972 89
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 984 89
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 996 89
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 1164 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 1128 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 1116 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 1200 137
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1149 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1152 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 852 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 876 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 816 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 672 89
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 684 98
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 864 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 864 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 816 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 852 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 864 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 840 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 852 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 831 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 840 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 876 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 888 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 882 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 888 134
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 883 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 888 128
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 1296 116
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 1308 116
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 1320 116
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 1284 110
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 1296 110
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 1308 110
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 1284 107
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 1500 128
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 1512 128
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 1524 128
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 1512 125
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 1524 125
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 1536 125
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 1332 119
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 1140 125
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 1152 125
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 1164 125
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 1224 119
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 1236 119
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 1248 119
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1239 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1248 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1239 110
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1248 110
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 1224 116
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 1236 116
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 1248 116
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 1275 125
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 1284 125
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 1243 134
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 1248 134
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1276 128
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1284 128
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1263 134
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1272 134
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 1344 128
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 1224 143
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_879_CC_0 1476 182
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_881_CC_0 1270 182
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_881_CC_1 1272 182
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_886_CC_0 1284 182
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880_CC_0 1343 182
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880_CC_1 1344 182
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880_CC_2 1356 182
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1212 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1224 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1443 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1452 185
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1464 185
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1476 185
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1296 185
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1504 185
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1512 185
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 1069 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 1080 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 1104 173
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 1116 173
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 1074 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 1080 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1128 185
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 1140 185
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878_CC_0 1092 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878_CC_1 1104 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 1104 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 1116 176
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1110_CC_0 1955 263
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1110_CC_1 1956 263
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 1965 263
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_1 1968 263
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2400 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2388 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2412 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2364 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1099_CC_0 2412 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2375 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 2376 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2352 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2424 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2363 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_1 2364 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2400 317
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2376 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1100_CC_0 2364 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1101_CC_0 2388 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2400 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2388 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2352 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2340 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2426 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2411 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_1 2412 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2436 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1107_CC_0 2337 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1107_CC_1 2340 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2419 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 2424 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2436 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2376 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2340 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2331 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2376 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1105_CC_0 2331 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1106_CC_0 2355 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2364 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2388 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2400 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2340 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2448 326
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_1102_CC_0 2136 275
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_1103_CC_0 2159 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_1103_CC_1 2160 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_1104_CC_0 2280 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1098_CC_0 2316 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2304 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2292 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_1109_CC_0 2301 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_1109_CC_1 2304 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_1108_CC_0 2304 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2292 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2291 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_1 2292 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1121_CC_0 1932 266
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 1920 266
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2376 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2379 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2388 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2352 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1110_CC_0 2388 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2307 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2364 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2304 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2291 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_1 2292 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2304 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2316 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1111_CC_0 2304 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1112_CC_0 2351 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1112_CC_1 2352 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2340 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2325 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_1 2328 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2340 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2408 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_1 2412 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2412 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2448 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2436 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1118_CC_0 2416 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2396 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 2400 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2397 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 2400 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2313 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_1 2316 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2280 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2292 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2292 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1116_CC_0 2283 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1117_CC_0 2332 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2316 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2328 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2351 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_1 2352 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2448 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2436 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_1113_CC_0 2064 275
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_1114_CC_0 2231 293
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_1114_CC_1 2232 293
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_1115_CC_0 2316 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1109_CC_0 2352 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2340 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2328 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_1120_CC_0 2364 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_1119_CC_0 2328 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2316 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2340 356
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0]_CC_0 2040 275
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883_CC_0 1488 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883_CC_1 1500 182
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_882_CC_0 1524 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885_CC_0 1548 185
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885_CC_1 1560 185
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884_CC_0 1206 191
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884_CC_1 1212 191
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1236 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1248 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1242 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1248 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1131 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1140 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1173 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1176 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1245 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1248 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1260 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1656 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1668 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1681 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1692 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1704 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1716 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1797 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1800 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1662 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1668 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1321 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1332 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1323 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1332 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1320 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1332 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1347 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1319 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1320 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1332 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1620 191
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1632 191
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1648 191
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1656 191
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2289 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2292 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2271 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2280 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1623 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1632 194
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1752 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1764 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1848 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1860 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1920 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1932 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1980 227
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1992 227
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1706 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1716 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1790 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1800 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1752 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1764 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1818 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1824 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1792 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1800 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 2028 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 2040 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 2008 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 2016 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2187 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2196 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2133 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2136 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2030 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2040 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1428 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1440 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1406 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1416 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1545 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1548 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1587 230
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1596 230
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1431 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1440 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1464 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1476 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1636 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1644 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2076 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2088 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2118 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2124 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1491 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1500 212
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1752 227
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1764 227
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1884 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1896 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1979 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1980 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1992 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 2004 230
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1476 194
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1488 194
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1491 200
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1500 200
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1515 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 1524 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1493 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1500 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1476 191
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1488 191
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1440 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1452 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1464 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1476 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1488 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1500 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1476 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1488 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1500 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_0 1476 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_1 1488 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_2 1500 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1484 152
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1488 152
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1500 152
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_3 1512 152
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1524 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1536 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1539 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1548 161
