/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(in_data[40] & celloutsig_0_3z);
  assign celloutsig_1_6z = !(in_data[186] ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_0z[0] : in_data[67]);
  assign celloutsig_1_16z = ~(celloutsig_1_14z | celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_2z | celloutsig_1_7z[0]);
  assign celloutsig_0_22z = celloutsig_0_6z[1] | ~(celloutsig_0_21z[11]);
  assign celloutsig_0_31z = celloutsig_0_11z[4] | celloutsig_0_14z;
  assign celloutsig_1_2z = in_data[158] | celloutsig_1_0z;
  assign celloutsig_1_11z = { celloutsig_1_5z[7:3], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z } + { celloutsig_1_5z[10:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_5z[18:14] + { celloutsig_0_5z[11:8], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_5z[6:0] + { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 24'h000000;
    else _00_ <= { celloutsig_0_7z[6:3], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[39:36] & in_data[85:82];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z } & { in_data[142:141], celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_5z[19:16] & { celloutsig_0_6z[3:2], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[102:101], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_5z[10:1] / { 1'h1, in_data[152:151], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_1_10z = in_data[136:133] / { 1'h1, celloutsig_1_5z[5:3] };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z } >= { in_data[39:37], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_5z[17:9] >= { celloutsig_0_6z[4:1], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_3z = in_data[61:54] && in_data[42:35];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z } && celloutsig_1_5z[8:6];
  assign celloutsig_1_12z = ! { celloutsig_1_11z[3:1], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_14z = ! { celloutsig_1_11z[11:9], celloutsig_1_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_13z = ! { celloutsig_0_5z[19:14], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_16z = ! { celloutsig_0_11z[6:1], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[24:21], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } < { in_data[54:43], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[115:100] < in_data[187:172];
  assign celloutsig_0_32z = celloutsig_0_11z[4:1] % { 1'h1, celloutsig_0_17z[1], celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_0_21z = { celloutsig_0_6z[3:0], celloutsig_0_7z, celloutsig_0_1z } * { celloutsig_0_7z[5:2], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_20z = celloutsig_0_5z[16:1] != in_data[49:34];
  assign celloutsig_1_5z = - in_data[106:96];
  assign celloutsig_0_5z = - in_data[34:13];
  assign celloutsig_1_17z = { celloutsig_1_5z[7:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z } !== { in_data[119:98], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } | in_data[103:101];
  assign celloutsig_0_11z = { celloutsig_0_6z[3:0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z } | celloutsig_0_7z;
  assign celloutsig_0_9z = | { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_1z = | in_data[72:50];
  assign celloutsig_1_1z = in_data[116] & in_data[148];
  assign celloutsig_0_15z = | { celloutsig_0_8z, in_data[9:2] };
  assign celloutsig_0_29z = | { _00_[20:19], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
