
Sensor_inte.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003888  080001f4  080001f4  000011f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003a7c  08003a7c  00004a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003afc  08003afc  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003afc  08003afc  00004afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b04  08003b04  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b04  08003b04  00004b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b08  08003b08  00004b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003b0c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  2000000c  08003b18  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08003b18  00005154  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3c1  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c60  00000000  00000000  00012403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  00014068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007fe  00000000  00000000  00014ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027eb0  00000000  00000000  000152c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c931  00000000  00000000  0003d176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffd1f  00000000  00000000  00049aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001497c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a34  00000000  00000000  0014980c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  0014c240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	@ (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	2000000c 	.word	0x2000000c
 8000210:	00000000 	.word	0x00000000
 8000214:	08003a64 	.word	0x08003a64

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	@ (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	@ (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	@ (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000010 	.word	0x20000010
 8000230:	08003a64 	.word	0x08003a64

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b9b0 	b.w	80005ac <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800026a:	4688      	mov	r8, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14a      	bne.n	800030a <__udivmoddi4+0xa6>
 8000274:	428a      	cmp	r2, r1
 8000276:	4617      	mov	r7, r2
 8000278:	d95f      	bls.n	800033a <__udivmoddi4+0xd6>
 800027a:	fab2 f682 	clz	r6, r2
 800027e:	b14e      	cbz	r6, 8000294 <__udivmoddi4+0x30>
 8000280:	f1c6 0320 	rsb	r3, r6, #32
 8000284:	fa01 fe06 	lsl.w	lr, r1, r6
 8000288:	40b7      	lsls	r7, r6
 800028a:	40b4      	lsls	r4, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	ea43 0e0e 	orr.w	lr, r3, lr
 8000294:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000298:	fa1f fc87 	uxth.w	ip, r7
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fbbe f1f8 	udiv	r1, lr, r8
 80002a2:	fb08 ee11 	mls	lr, r8, r1, lr
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d907      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	429a      	cmp	r2, r3
 80002bc:	f200 8154 	bhi.w	8000568 <__udivmoddi4+0x304>
 80002c0:	4601      	mov	r1, r0
 80002c2:	1a9b      	subs	r3, r3, r2
 80002c4:	b2a2      	uxth	r2, r4
 80002c6:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ca:	fb08 3310 	mls	r3, r8, r0, r3
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80002d6:	4594      	cmp	ip, r2
 80002d8:	d90b      	bls.n	80002f2 <__udivmoddi4+0x8e>
 80002da:	18ba      	adds	r2, r7, r2
 80002dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e0:	bf2c      	ite	cs
 80002e2:	2401      	movcs	r4, #1
 80002e4:	2400      	movcc	r4, #0
 80002e6:	4594      	cmp	ip, r2
 80002e8:	d902      	bls.n	80002f0 <__udivmoddi4+0x8c>
 80002ea:	2c00      	cmp	r4, #0
 80002ec:	f000 813f 	beq.w	800056e <__udivmoddi4+0x30a>
 80002f0:	4618      	mov	r0, r3
 80002f2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f6:	eba2 020c 	sub.w	r2, r2, ip
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa2>
 80002fe:	40f2      	lsrs	r2, r6
 8000300:	2300      	movs	r3, #0
 8000302:	e9c5 2300 	strd	r2, r3, [r5]
 8000306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xb6>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb0>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa2>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d14e      	bne.n	80003c0 <__udivmoddi4+0x15c>
 8000322:	4543      	cmp	r3, r8
 8000324:	f0c0 8112 	bcc.w	800054c <__udivmoddi4+0x2e8>
 8000328:	4282      	cmp	r2, r0
 800032a:	f240 810f 	bls.w	800054c <__udivmoddi4+0x2e8>
 800032e:	4608      	mov	r0, r1
 8000330:	2d00      	cmp	r5, #0
 8000332:	d0e8      	beq.n	8000306 <__udivmoddi4+0xa2>
 8000334:	e9c5 4e00 	strd	r4, lr, [r5]
 8000338:	e7e5      	b.n	8000306 <__udivmoddi4+0xa2>
 800033a:	2a00      	cmp	r2, #0
 800033c:	f000 80ac 	beq.w	8000498 <__udivmoddi4+0x234>
 8000340:	fab2 f682 	clz	r6, r2
 8000344:	2e00      	cmp	r6, #0
 8000346:	f040 80bb 	bne.w	80004c0 <__udivmoddi4+0x25c>
 800034a:	1a8b      	subs	r3, r1, r2
 800034c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000350:	b2bc      	uxth	r4, r7
 8000352:	2101      	movs	r1, #1
 8000354:	0c02      	lsrs	r2, r0, #16
 8000356:	b280      	uxth	r0, r0
 8000358:	fbb3 fcfe 	udiv	ip, r3, lr
 800035c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000360:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000364:	fb04 f20c 	mul.w	r2, r4, ip
 8000368:	429a      	cmp	r2, r3
 800036a:	d90e      	bls.n	800038a <__udivmoddi4+0x126>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000372:	bf2c      	ite	cs
 8000374:	f04f 0901 	movcs.w	r9, #1
 8000378:	f04f 0900 	movcc.w	r9, #0
 800037c:	429a      	cmp	r2, r3
 800037e:	d903      	bls.n	8000388 <__udivmoddi4+0x124>
 8000380:	f1b9 0f00 	cmp.w	r9, #0
 8000384:	f000 80ec 	beq.w	8000560 <__udivmoddi4+0x2fc>
 8000388:	46c4      	mov	ip, r8
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000390:	fb0e 3318 	mls	r3, lr, r8, r3
 8000394:	fb04 f408 	mul.w	r4, r4, r8
 8000398:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800039c:	4294      	cmp	r4, r2
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x154>
 80003a0:	18ba      	adds	r2, r7, r2
 80003a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80003a6:	bf2c      	ite	cs
 80003a8:	2001      	movcs	r0, #1
 80003aa:	2000      	movcc	r0, #0
 80003ac:	4294      	cmp	r4, r2
 80003ae:	d902      	bls.n	80003b6 <__udivmoddi4+0x152>
 80003b0:	2800      	cmp	r0, #0
 80003b2:	f000 80d1 	beq.w	8000558 <__udivmoddi4+0x2f4>
 80003b6:	4698      	mov	r8, r3
 80003b8:	1b12      	subs	r2, r2, r4
 80003ba:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80003be:	e79d      	b.n	80002fc <__udivmoddi4+0x98>
 80003c0:	f1c1 0620 	rsb	r6, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa08 f401 	lsl.w	r4, r8, r1
 80003ca:	fa00 f901 	lsl.w	r9, r0, r1
 80003ce:	fa22 f706 	lsr.w	r7, r2, r6
 80003d2:	fa28 f806 	lsr.w	r8, r8, r6
 80003d6:	408a      	lsls	r2, r1
 80003d8:	431f      	orrs	r7, r3
 80003da:	fa20 f306 	lsr.w	r3, r0, r6
 80003de:	0c38      	lsrs	r0, r7, #16
 80003e0:	4323      	orrs	r3, r4
 80003e2:	fa1f fc87 	uxth.w	ip, r7
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	fbb8 fef0 	udiv	lr, r8, r0
 80003ec:	fb00 881e 	mls	r8, r0, lr, r8
 80003f0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80003f4:	fb0e f80c 	mul.w	r8, lr, ip
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d90e      	bls.n	800041a <__udivmoddi4+0x1b6>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000402:	bf2c      	ite	cs
 8000404:	f04f 0b01 	movcs.w	fp, #1
 8000408:	f04f 0b00 	movcc.w	fp, #0
 800040c:	45a0      	cmp	r8, r4
 800040e:	d903      	bls.n	8000418 <__udivmoddi4+0x1b4>
 8000410:	f1bb 0f00 	cmp.w	fp, #0
 8000414:	f000 80b8 	beq.w	8000588 <__udivmoddi4+0x324>
 8000418:	46d6      	mov	lr, sl
 800041a:	eba4 0408 	sub.w	r4, r4, r8
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	fbb4 f3f0 	udiv	r3, r4, r0
 8000426:	fb00 4413 	mls	r4, r0, r3, r4
 800042a:	fb03 fc0c 	mul.w	ip, r3, ip
 800042e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000432:	45a4      	cmp	ip, r4
 8000434:	d90e      	bls.n	8000454 <__udivmoddi4+0x1f0>
 8000436:	193c      	adds	r4, r7, r4
 8000438:	f103 30ff 	add.w	r0, r3, #4294967295
 800043c:	bf2c      	ite	cs
 800043e:	f04f 0801 	movcs.w	r8, #1
 8000442:	f04f 0800 	movcc.w	r8, #0
 8000446:	45a4      	cmp	ip, r4
 8000448:	d903      	bls.n	8000452 <__udivmoddi4+0x1ee>
 800044a:	f1b8 0f00 	cmp.w	r8, #0
 800044e:	f000 809f 	beq.w	8000590 <__udivmoddi4+0x32c>
 8000452:	4603      	mov	r3, r0
 8000454:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000458:	eba4 040c 	sub.w	r4, r4, ip
 800045c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000460:	4564      	cmp	r4, ip
 8000462:	4673      	mov	r3, lr
 8000464:	46e0      	mov	r8, ip
 8000466:	d302      	bcc.n	800046e <__udivmoddi4+0x20a>
 8000468:	d107      	bne.n	800047a <__udivmoddi4+0x216>
 800046a:	45f1      	cmp	r9, lr
 800046c:	d205      	bcs.n	800047a <__udivmoddi4+0x216>
 800046e:	ebbe 0302 	subs.w	r3, lr, r2
 8000472:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000476:	3801      	subs	r0, #1
 8000478:	46e0      	mov	r8, ip
 800047a:	b15d      	cbz	r5, 8000494 <__udivmoddi4+0x230>
 800047c:	ebb9 0203 	subs.w	r2, r9, r3
 8000480:	eb64 0408 	sbc.w	r4, r4, r8
 8000484:	fa04 f606 	lsl.w	r6, r4, r6
 8000488:	fa22 f301 	lsr.w	r3, r2, r1
 800048c:	40cc      	lsrs	r4, r1
 800048e:	431e      	orrs	r6, r3
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e736      	b.n	8000306 <__udivmoddi4+0xa2>
 8000498:	fbb1 fcf2 	udiv	ip, r1, r2
 800049c:	0c01      	lsrs	r1, r0, #16
 800049e:	4614      	mov	r4, r2
 80004a0:	b280      	uxth	r0, r0
 80004a2:	4696      	mov	lr, r2
 80004a4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004a8:	2620      	movs	r6, #32
 80004aa:	4690      	mov	r8, r2
 80004ac:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004b0:	4610      	mov	r0, r2
 80004b2:	fbb1 f1f2 	udiv	r1, r1, r2
 80004b6:	eba3 0308 	sub.w	r3, r3, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e74b      	b.n	8000358 <__udivmoddi4+0xf4>
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	f1c6 0320 	rsb	r3, r6, #32
 80004c6:	fa01 f206 	lsl.w	r2, r1, r6
 80004ca:	fa21 f803 	lsr.w	r8, r1, r3
 80004ce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d2:	fa20 f303 	lsr.w	r3, r0, r3
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	40b0      	lsls	r0, r6
 80004da:	4313      	orrs	r3, r2
 80004dc:	0c02      	lsrs	r2, r0, #16
 80004de:	0c19      	lsrs	r1, r3, #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	fbb8 f9fe 	udiv	r9, r8, lr
 80004e6:	fb0e 8819 	mls	r8, lr, r9, r8
 80004ea:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	4588      	cmp	r8, r1
 80004f4:	d951      	bls.n	800059a <__udivmoddi4+0x336>
 80004f6:	1879      	adds	r1, r7, r1
 80004f8:	f109 3cff 	add.w	ip, r9, #4294967295
 80004fc:	bf2c      	ite	cs
 80004fe:	f04f 0a01 	movcs.w	sl, #1
 8000502:	f04f 0a00 	movcc.w	sl, #0
 8000506:	4588      	cmp	r8, r1
 8000508:	d902      	bls.n	8000510 <__udivmoddi4+0x2ac>
 800050a:	f1ba 0f00 	cmp.w	sl, #0
 800050e:	d031      	beq.n	8000574 <__udivmoddi4+0x310>
 8000510:	eba1 0108 	sub.w	r1, r1, r8
 8000514:	fbb1 f9fe 	udiv	r9, r1, lr
 8000518:	fb09 f804 	mul.w	r8, r9, r4
 800051c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000520:	b29b      	uxth	r3, r3
 8000522:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000526:	4543      	cmp	r3, r8
 8000528:	d235      	bcs.n	8000596 <__udivmoddi4+0x332>
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000530:	bf2c      	ite	cs
 8000532:	f04f 0a01 	movcs.w	sl, #1
 8000536:	f04f 0a00 	movcc.w	sl, #0
 800053a:	4543      	cmp	r3, r8
 800053c:	d2bb      	bcs.n	80004b6 <__udivmoddi4+0x252>
 800053e:	f1ba 0f00 	cmp.w	sl, #0
 8000542:	d1b8      	bne.n	80004b6 <__udivmoddi4+0x252>
 8000544:	f1a9 0102 	sub.w	r1, r9, #2
 8000548:	443b      	add	r3, r7
 800054a:	e7b4      	b.n	80004b6 <__udivmoddi4+0x252>
 800054c:	1a84      	subs	r4, r0, r2
 800054e:	eb68 0203 	sbc.w	r2, r8, r3
 8000552:	2001      	movs	r0, #1
 8000554:	4696      	mov	lr, r2
 8000556:	e6eb      	b.n	8000330 <__udivmoddi4+0xcc>
 8000558:	443a      	add	r2, r7
 800055a:	f1a8 0802 	sub.w	r8, r8, #2
 800055e:	e72b      	b.n	80003b8 <__udivmoddi4+0x154>
 8000560:	f1ac 0c02 	sub.w	ip, ip, #2
 8000564:	443b      	add	r3, r7
 8000566:	e710      	b.n	800038a <__udivmoddi4+0x126>
 8000568:	3902      	subs	r1, #2
 800056a:	443b      	add	r3, r7
 800056c:	e6a9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800056e:	443a      	add	r2, r7
 8000570:	3802      	subs	r0, #2
 8000572:	e6be      	b.n	80002f2 <__udivmoddi4+0x8e>
 8000574:	eba7 0808 	sub.w	r8, r7, r8
 8000578:	f1a9 0c02 	sub.w	ip, r9, #2
 800057c:	4441      	add	r1, r8
 800057e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000582:	fb09 f804 	mul.w	r8, r9, r4
 8000586:	e7c9      	b.n	800051c <__udivmoddi4+0x2b8>
 8000588:	f1ae 0e02 	sub.w	lr, lr, #2
 800058c:	443c      	add	r4, r7
 800058e:	e744      	b.n	800041a <__udivmoddi4+0x1b6>
 8000590:	3b02      	subs	r3, #2
 8000592:	443c      	add	r4, r7
 8000594:	e75e      	b.n	8000454 <__udivmoddi4+0x1f0>
 8000596:	4649      	mov	r1, r9
 8000598:	e78d      	b.n	80004b6 <__udivmoddi4+0x252>
 800059a:	eba1 0108 	sub.w	r1, r1, r8
 800059e:	46cc      	mov	ip, r9
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7b8      	b.n	800051c <__udivmoddi4+0x2b8>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0

  HAL_Init();
 80005b4:	f000 fb4b 	bl	8000c4e <HAL_Init>

  SystemClock_Config();
 80005b8:	f000 f808 	bl	80005cc <SystemClock_Config>

  MX_GPIO_Init();
 80005bc:	f000 f8f0 	bl	80007a0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005c0:	f000 f856 	bl	8000670 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005c4:	f000 f8a0 	bl	8000708 <MX_USART2_UART_Init>

  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <main+0x18>

080005cc <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b098      	sub	sp, #96	@ 0x60
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0318 	add.w	r3, r7, #24
 80005d6:	2248      	movs	r2, #72	@ 0x48
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f003 fa16 	bl	8003a0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
 80005ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 fe2e 	bl	8001250 <HAL_PWREx_ControlVoltageScaling>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005fa:	f000 f91f 	bl	800083c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005fe:	2310      	movs	r3, #16
 8000600:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000602:	2301      	movs	r3, #1
 8000604:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000606:	2300      	movs	r3, #0
 8000608:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800060a:	2360      	movs	r3, #96	@ 0x60
 800060c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060e:	2302      	movs	r3, #2
 8000610:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000612:	2301      	movs	r3, #1
 8000614:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000616:	2301      	movs	r3, #1
 8000618:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 800061a:	2337      	movs	r3, #55	@ 0x37
 800061c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800061e:	2307      	movs	r3, #7
 8000620:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062a:	f107 0318 	add.w	r3, r7, #24
 800062e:	4618      	mov	r0, r3
 8000630:	f000 feae 	bl	8001390 <HAL_RCC_OscConfig>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800063a:	f000 f8ff 	bl	800083c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063e:	230f      	movs	r3, #15
 8000640:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000642:	2303      	movs	r3, #3
 8000644:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	2105      	movs	r1, #5
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fb70 	bl	8001d3c <HAL_RCC_ClockConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000662:	f000 f8eb 	bl	800083c <Error_Handler>
  }
}
 8000666:	bf00      	nop
 8000668:	3760      	adds	r7, #96	@ 0x60
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <MX_USART1_UART_Init>:


static void MX_USART1_UART_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000674:	4b22      	ldr	r3, [pc, #136]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 8000676:	4a23      	ldr	r2, [pc, #140]	@ (8000704 <MX_USART1_UART_Init+0x94>)
 8000678:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800067a:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 800067c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000680:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000682:	4b1f      	ldr	r3, [pc, #124]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000688:	4b1d      	ldr	r3, [pc, #116]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800068e:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000694:	4b1a      	ldr	r3, [pc, #104]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 8000696:	220c      	movs	r2, #12
 8000698:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069a:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a0:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a6:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b8:	4811      	ldr	r0, [pc, #68]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006ba:	f002 fb35 	bl	8002d28 <HAL_UART_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80006c4:	f000 f8ba 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006c8:	2100      	movs	r1, #0
 80006ca:	480d      	ldr	r0, [pc, #52]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006cc:	f003 f8d4 	bl	8003878 <HAL_UARTEx_SetTxFifoThreshold>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006d6:	f000 f8b1 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006da:	2100      	movs	r1, #0
 80006dc:	4808      	ldr	r0, [pc, #32]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006de:	f003 f909 	bl	80038f4 <HAL_UARTEx_SetRxFifoThreshold>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006e8:	f000 f8a8 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80006ec:	4804      	ldr	r0, [pc, #16]	@ (8000700 <MX_USART1_UART_Init+0x90>)
 80006ee:	f003 f88a 	bl	8003806 <HAL_UARTEx_DisableFifoMode>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006f8:	f000 f8a0 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000028 	.word	0x20000028
 8000704:	40013800 	.word	0x40013800

08000708 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800070c:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 800070e:	4a23      	ldr	r2, [pc, #140]	@ (800079c <MX_USART2_UART_Init+0x94>)
 8000710:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000712:	4b21      	ldr	r3, [pc, #132]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000714:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000718:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 800072e:	220c      	movs	r2, #12
 8000730:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000732:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000738:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800073e:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000744:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000746:	2200      	movs	r2, #0
 8000748:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 800074c:	2200      	movs	r2, #0
 800074e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000750:	4811      	ldr	r0, [pc, #68]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000752:	f002 fae9 	bl	8002d28 <HAL_UART_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800075c:	f000 f86e 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000760:	2100      	movs	r1, #0
 8000762:	480d      	ldr	r0, [pc, #52]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000764:	f003 f888 	bl	8003878 <HAL_UARTEx_SetTxFifoThreshold>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800076e:	f000 f865 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000772:	2100      	movs	r1, #0
 8000774:	4808      	ldr	r0, [pc, #32]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000776:	f003 f8bd 	bl	80038f4 <HAL_UARTEx_SetRxFifoThreshold>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000780:	f000 f85c 	bl	800083c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000784:	4804      	ldr	r0, [pc, #16]	@ (8000798 <MX_USART2_UART_Init+0x90>)
 8000786:	f003 f83e 	bl	8003806 <HAL_UARTEx_DisableFifoMode>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000790:	f000 f854 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}
 8000798:	200000bc 	.word	0x200000bc
 800079c:	40004400 	.word	0x40004400

080007a0 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a6:	f107 030c 	add.w	r3, r7, #12
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
 80007b2:	60da      	str	r2, [r3, #12]
 80007b4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ba:	4a1e      	ldr	r2, [pc, #120]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007bc:	f043 0302 	orr.w	r3, r3, #2
 80007c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d2:	4a18      	ldr	r2, [pc, #96]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007da:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80007e6:	f000 fd8f 	bl	8001308 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ea:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	4a11      	ldr	r2, [pc, #68]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <MX_GPIO_Init+0x94>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000808:	480b      	ldr	r0, [pc, #44]	@ (8000838 <MX_GPIO_Init+0x98>)
 800080a:	f000 fcfb 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800080e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	2301      	movs	r3, #1
 8000816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	2300      	movs	r3, #0
 800081e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000820:	f107 030c 	add.w	r3, r7, #12
 8000824:	4619      	mov	r1, r3
 8000826:	4804      	ldr	r0, [pc, #16]	@ (8000838 <MX_GPIO_Init+0x98>)
 8000828:	f000 fb6c 	bl	8000f04 <HAL_GPIO_Init>

}
 800082c:	bf00      	nop
 800082e:	3720      	adds	r7, #32
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40021000 	.word	0x40021000
 8000838:	42021800 	.word	0x42021800

0800083c <Error_Handler>:


void Error_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000840:	b672      	cpsid	i
}
 8000842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <Error_Handler+0x8>

08000848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084e:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <HAL_MspInit+0x44>)
 8000850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000852:	4a0e      	ldr	r2, [pc, #56]	@ (800088c <HAL_MspInit+0x44>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6613      	str	r3, [r2, #96]	@ 0x60
 800085a:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <HAL_MspInit+0x44>)
 800085c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	4b09      	ldr	r3, [pc, #36]	@ (800088c <HAL_MspInit+0x44>)
 8000868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800086a:	4a08      	ldr	r2, [pc, #32]	@ (800088c <HAL_MspInit+0x44>)
 800086c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000870:	6593      	str	r3, [r2, #88]	@ 0x58
 8000872:	4b06      	ldr	r3, [pc, #24]	@ (800088c <HAL_MspInit+0x44>)
 8000874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800087e:	f000 fd53 	bl	8001328 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b0b2      	sub	sp, #200	@ 0xc8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008a8:	f107 0320 	add.w	r3, r7, #32
 80008ac:	2294      	movs	r2, #148	@ 0x94
 80008ae:	2100      	movs	r1, #0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f003 f8ab 	bl	8003a0c <memset>
  if(huart->Instance==USART1)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a53      	ldr	r2, [pc, #332]	@ (8000a08 <HAL_UART_MspInit+0x178>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d15f      	bne.n	8000980 <HAL_UART_MspInit+0xf0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008c0:	2301      	movs	r3, #1
 80008c2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008c4:	2300      	movs	r3, #0
 80008c6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008c8:	f107 0320 	add.w	r3, r7, #32
 80008cc:	4618      	mov	r0, r3
 80008ce:	f001 fd15 	bl	80022fc <HAL_RCCEx_PeriphCLKConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008d8:	f7ff ffb0 	bl	800083c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008dc:	4b4b      	ldr	r3, [pc, #300]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80008de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008e0:	4a4a      	ldr	r2, [pc, #296]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e8:	4b48      	ldr	r3, [pc, #288]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80008ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008f0:	61fb      	str	r3, [r7, #28]
 80008f2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f4:	4b45      	ldr	r3, [pc, #276]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80008f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f8:	4a44      	ldr	r2, [pc, #272]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80008fa:	f043 0302 	orr.w	r3, r3, #2
 80008fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000900:	4b42      	ldr	r3, [pc, #264]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 8000902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000904:	f003 0302 	and.w	r3, r3, #2
 8000908:	61bb      	str	r3, [r7, #24]
 800090a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800090c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 800090e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000910:	4a3e      	ldr	r2, [pc, #248]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 8000912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000916:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000918:	4b3c      	ldr	r3, [pc, #240]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 800091a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000920:	617b      	str	r3, [r7, #20]
 8000922:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8000924:	f000 fcf0 	bl	8001308 <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000928:	2340      	movs	r3, #64	@ 0x40
 800092a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000940:	2307      	movs	r3, #7
 8000942:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800094a:	4619      	mov	r1, r3
 800094c:	4830      	ldr	r0, [pc, #192]	@ (8000a10 <HAL_UART_MspInit+0x180>)
 800094e:	f000 fad9 	bl	8000f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000956:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800096c:	2307      	movs	r3, #7
 800096e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000972:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000976:	4619      	mov	r1, r3
 8000978:	4826      	ldr	r0, [pc, #152]	@ (8000a14 <HAL_UART_MspInit+0x184>)
 800097a:	f000 fac3 	bl	8000f04 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800097e:	e03f      	b.n	8000a00 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a24      	ldr	r2, [pc, #144]	@ (8000a18 <HAL_UART_MspInit+0x188>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d13a      	bne.n	8000a00 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800098a:	2302      	movs	r3, #2
 800098c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800098e:	2300      	movs	r3, #0
 8000990:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000992:	f107 0320 	add.w	r3, r7, #32
 8000996:	4618      	mov	r0, r3
 8000998:	f001 fcb0 	bl	80022fc <HAL_RCCEx_PeriphCLKConfig>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <HAL_UART_MspInit+0x116>
      Error_Handler();
 80009a2:	f7ff ff4b 	bl	800083c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a6:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009aa:	4a18      	ldr	r2, [pc, #96]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009b2:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009be:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009c4:	f043 0308 	orr.w	r3, r3, #8
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <HAL_UART_MspInit+0x17c>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0308 	and.w	r3, r3, #8
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 80009d6:	2360      	movs	r3, #96	@ 0x60
 80009d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009dc:	2302      	movs	r3, #2
 80009de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ee:	2307      	movs	r3, #7
 80009f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009f4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80009f8:	4619      	mov	r1, r3
 80009fa:	4808      	ldr	r0, [pc, #32]	@ (8000a1c <HAL_UART_MspInit+0x18c>)
 80009fc:	f000 fa82 	bl	8000f04 <HAL_GPIO_Init>
}
 8000a00:	bf00      	nop
 8000a02:	37c8      	adds	r7, #200	@ 0xc8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40013800 	.word	0x40013800
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	42020400 	.word	0x42020400
 8000a14:	42021800 	.word	0x42021800
 8000a18:	40004400 	.word	0x40004400
 8000a1c:	42020c00 	.word	0x42020c00

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <NMI_Handler+0x4>

08000a28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <MemManage_Handler+0x4>

08000a38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a76:	f000 f941 	bl	8000cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <SystemInit+0x20>)
 8000a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a8a:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <SystemInit+0x20>)
 8000a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b087      	sub	sp, #28
 8000aa8:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0308 	and.w	r3, r3, #8
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d107      	bne.n	8000ac6 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000abc:	0a1b      	lsrs	r3, r3, #8
 8000abe:	f003 030f 	and.w	r3, r3, #15
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	e005      	b.n	8000ad2 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000ac6:	4b48      	ldr	r3, [pc, #288]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	091b      	lsrs	r3, r3, #4
 8000acc:	f003 030f 	and.w	r3, r3, #15
 8000ad0:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000ad2:	4a46      	ldr	r2, [pc, #280]	@ (8000bec <SystemCoreClockUpdate+0x148>)
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ada:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000adc:	4b42      	ldr	r3, [pc, #264]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	f003 030c 	and.w	r3, r3, #12
 8000ae4:	2b0c      	cmp	r3, #12
 8000ae6:	d866      	bhi.n	8000bb6 <SystemCoreClockUpdate+0x112>
 8000ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8000af0 <SystemCoreClockUpdate+0x4c>)
 8000aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aee:	bf00      	nop
 8000af0:	08000b25 	.word	0x08000b25
 8000af4:	08000bb7 	.word	0x08000bb7
 8000af8:	08000bb7 	.word	0x08000bb7
 8000afc:	08000bb7 	.word	0x08000bb7
 8000b00:	08000b2d 	.word	0x08000b2d
 8000b04:	08000bb7 	.word	0x08000bb7
 8000b08:	08000bb7 	.word	0x08000bb7
 8000b0c:	08000bb7 	.word	0x08000bb7
 8000b10:	08000b35 	.word	0x08000b35
 8000b14:	08000bb7 	.word	0x08000bb7
 8000b18:	08000bb7 	.word	0x08000bb7
 8000b1c:	08000bb7 	.word	0x08000bb7
 8000b20:	08000b3d 	.word	0x08000b3d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000b24:	4a32      	ldr	r2, [pc, #200]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	6013      	str	r3, [r2, #0]
      break;
 8000b2a:	e048      	b.n	8000bbe <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000b2c:	4b30      	ldr	r3, [pc, #192]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000b2e:	4a31      	ldr	r2, [pc, #196]	@ (8000bf4 <SystemCoreClockUpdate+0x150>)
 8000b30:	601a      	str	r2, [r3, #0]
      break;
 8000b32:	e044      	b.n	8000bbe <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000b34:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000b36:	4a2f      	ldr	r2, [pc, #188]	@ (8000bf4 <SystemCoreClockUpdate+0x150>)
 8000b38:	601a      	str	r2, [r3, #0]
      break;
 8000b3a:	e040      	b.n	8000bbe <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	f003 0303 	and.w	r3, r3, #3
 8000b44:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000b46:	4b28      	ldr	r3, [pc, #160]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	091b      	lsrs	r3, r3, #4
 8000b4c:	f003 030f 	and.w	r3, r3, #15
 8000b50:	3301      	adds	r3, #1
 8000b52:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d003      	beq.n	8000b62 <SystemCoreClockUpdate+0xbe>
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	2b03      	cmp	r3, #3
 8000b5e:	d006      	beq.n	8000b6e <SystemCoreClockUpdate+0xca>
 8000b60:	e00b      	b.n	8000b7a <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000b62:	4a24      	ldr	r2, [pc, #144]	@ (8000bf4 <SystemCoreClockUpdate+0x150>)
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6a:	613b      	str	r3, [r7, #16]
          break;
 8000b6c:	e00b      	b.n	8000b86 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000b6e:	4a21      	ldr	r2, [pc, #132]	@ (8000bf4 <SystemCoreClockUpdate+0x150>)
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b76:	613b      	str	r3, [r7, #16]
          break;
 8000b78:	e005      	b.n	8000b86 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000b7a:	697a      	ldr	r2, [r7, #20]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b82:	613b      	str	r3, [r7, #16]
          break;
 8000b84:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000b86:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	0a1b      	lsrs	r3, r3, #8
 8000b8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	fb02 f303 	mul.w	r3, r2, r3
 8000b96:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000b98:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	0e5b      	lsrs	r3, r3, #25
 8000b9e:	f003 0303 	and.w	r3, r3, #3
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000bb2:	6013      	str	r3, [r2, #0]
      break;
 8000bb4:	e003      	b.n	8000bbe <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	6013      	str	r3, [r2, #0]
      break;
 8000bbc:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000be8 <SystemCoreClockUpdate+0x144>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	091b      	lsrs	r3, r3, #4
 8000bc4:	f003 030f 	and.w	r3, r3, #15
 8000bc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf8 <SystemCoreClockUpdate+0x154>)
 8000bca:	5cd3      	ldrb	r3, [r2, r3]
 8000bcc:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000bce:	4b08      	ldr	r3, [pc, #32]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bd8:	4a05      	ldr	r2, [pc, #20]	@ (8000bf0 <SystemCoreClockUpdate+0x14c>)
 8000bda:	6013      	str	r3, [r2, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	371c      	adds	r7, #28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	40021000 	.word	0x40021000
 8000bec:	08003a94 	.word	0x08003a94
 8000bf0:	20000000 	.word	0x20000000
 8000bf4:	00f42400 	.word	0x00f42400
 8000bf8:	08003a7c 	.word	0x08003a7c

08000bfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000bfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c34 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c00:	f7ff ff3e 	bl	8000a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c06:	e003      	b.n	8000c10 <LoopCopyDataInit>

08000c08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c08:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c0e:	3104      	adds	r1, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c10:	480a      	ldr	r0, [pc, #40]	@ (8000c3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c18:	d3f6      	bcc.n	8000c08 <CopyDataInit>
	ldr	r2, =_sbss
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c1c:	e002      	b.n	8000c24 <LoopFillZerobss>

08000c1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c20:	f842 3b04 	str.w	r3, [r2], #4

08000c24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c24:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <LoopForever+0x16>)
	cmp	r2, r3
 8000c26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c28:	d3f9      	bcc.n	8000c1e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c2a:	f002 fef7 	bl	8003a1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c2e:	f7ff fcbf 	bl	80005b0 <main>

08000c32 <LoopForever>:

LoopForever:
    b LoopForever
 8000c32:	e7fe      	b.n	8000c32 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000c34:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000c38:	08003b0c 	.word	0x08003b0c
	ldr	r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c40:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000c44:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000c48:	20000154 	.word	0x20000154

08000c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c4c:	e7fe      	b.n	8000c4c <ADC1_2_IRQHandler>

08000c4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c54:	2300      	movs	r3, #0
 8000c56:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000c58:	2004      	movs	r0, #4
 8000c5a:	f000 f921 	bl	8000ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8000c5e:	f7ff ff21 	bl	8000aa4 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c62:	2007      	movs	r0, #7
 8000c64:	f000 f80e 	bl	8000c84 <HAL_InitTick>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	71fb      	strb	r3, [r7, #7]
 8000c72:	e001      	b.n	8000c78 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c74:	f7ff fde8 	bl	8000848 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c78:	79fb      	ldrb	r3, [r7, #7]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c90:	4b17      	ldr	r3, [pc, #92]	@ (8000cf0 <HAL_InitTick+0x6c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d023      	beq.n	8000ce0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c98:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <HAL_InitTick+0x70>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <HAL_InitTick+0x6c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 f91b 	bl	8000eea <HAL_SYSTICK_Config>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d10f      	bne.n	8000cda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b07      	cmp	r3, #7
 8000cbe:	d809      	bhi.n	8000cd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f000 f8f5 	bl	8000eb6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_InitTick+0x74>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
 8000cd2:	e007      	b.n	8000ce4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	73fb      	strb	r3, [r7, #15]
 8000cd8:	e004      	b.n	8000ce4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	73fb      	strb	r3, [r7, #15]
 8000cde:	e001      	b.n	8000ce4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000000 	.word	0x20000000
 8000cf8:	20000004 	.word	0x20000004

08000cfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <HAL_IncTick+0x20>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <HAL_IncTick+0x24>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <HAL_IncTick+0x24>)
 8000d0e:	6013      	str	r3, [r2, #0]
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	20000150 	.word	0x20000150

08000d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return uwTick;
 8000d28:	4b03      	ldr	r3, [pc, #12]	@ (8000d38 <HAL_GetTick+0x14>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	20000150 	.word	0x20000150

08000d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d6e:	4a04      	ldr	r2, [pc, #16]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	60d3      	str	r3, [r2, #12]
}
 8000d74:	bf00      	nop
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d88:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <__NVIC_GetPriorityGrouping+0x18>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	f003 0307 	and.w	r3, r3, #7
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	6039      	str	r1, [r7, #0]
 8000daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	db0a      	blt.n	8000dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	490c      	ldr	r1, [pc, #48]	@ (8000dec <__NVIC_SetPriority+0x4c>)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	0152      	lsls	r2, r2, #5
 8000dc0:	b2d2      	uxtb	r2, r2
 8000dc2:	440b      	add	r3, r1
 8000dc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc8:	e00a      	b.n	8000de0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4908      	ldr	r1, [pc, #32]	@ (8000df0 <__NVIC_SetPriority+0x50>)
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	f003 030f 	and.w	r3, r3, #15
 8000dd6:	3b04      	subs	r3, #4
 8000dd8:	0152      	lsls	r2, r2, #5
 8000dda:	b2d2      	uxtb	r2, r2
 8000ddc:	440b      	add	r3, r1
 8000dde:	761a      	strb	r2, [r3, #24]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000e100 	.word	0xe000e100
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b089      	sub	sp, #36	@ 0x24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	f1c3 0307 	rsb	r3, r3, #7
 8000e0e:	2b03      	cmp	r3, #3
 8000e10:	bf28      	it	cs
 8000e12:	2303      	movcs	r3, #3
 8000e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	3303      	adds	r3, #3
 8000e1a:	2b06      	cmp	r3, #6
 8000e1c:	d902      	bls.n	8000e24 <NVIC_EncodePriority+0x30>
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3b04      	subs	r3, #4
 8000e22:	e000      	b.n	8000e26 <NVIC_EncodePriority+0x32>
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	f04f 32ff 	mov.w	r2, #4294967295
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43da      	mvns	r2, r3
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	401a      	ands	r2, r3
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	43d9      	mvns	r1, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	4313      	orrs	r3, r2
         );
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3724      	adds	r7, #36	@ 0x24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
	...

08000e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e6c:	d301      	bcc.n	8000e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e00f      	b.n	8000e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <SysTick_Config+0x40>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7a:	2107      	movs	r1, #7
 8000e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e80:	f7ff ff8e 	bl	8000da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e84:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <SysTick_Config+0x40>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8a:	4b04      	ldr	r3, [pc, #16]	@ (8000e9c <SysTick_Config+0x40>)
 8000e8c:	2207      	movs	r2, #7
 8000e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	e000e010 	.word	0xe000e010

08000ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f7ff ff47 	bl	8000d3c <__NVIC_SetPriorityGrouping>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b086      	sub	sp, #24
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec4:	f7ff ff5e 	bl	8000d84 <__NVIC_GetPriorityGrouping>
 8000ec8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	68b9      	ldr	r1, [r7, #8]
 8000ece:	6978      	ldr	r0, [r7, #20]
 8000ed0:	f7ff ff90 	bl	8000df4 <NVIC_EncodePriority>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eda:	4611      	mov	r1, r2
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff5f 	bl	8000da0 <__NVIC_SetPriority>
}
 8000ee2:	bf00      	nop
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ffb2 	bl	8000e5c <SysTick_Config>
 8000ef8:	4603      	mov	r3, r0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b087      	sub	sp, #28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f12:	e158      	b.n	80011c6 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f20:	4013      	ands	r3, r2
 8000f22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f000 814a 	beq.w	80011c0 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d005      	beq.n	8000f44 <HAL_GPIO_Init+0x40>
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d130      	bne.n	8000fa6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2203      	movs	r2, #3
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	68da      	ldr	r2, [r3, #12]
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	091b      	lsrs	r3, r3, #4
 8000f90:	f003 0201 	and.w	r2, r3, #1
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 0303 	and.w	r3, r3, #3
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d017      	beq.n	8000fe2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	689a      	ldr	r2, [r3, #8]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d123      	bne.n	8001036 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	08da      	lsrs	r2, r3, #3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3208      	adds	r2, #8
 8000ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	220f      	movs	r2, #15
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	691a      	ldr	r2, [r3, #16]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4313      	orrs	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3208      	adds	r2, #8
 8001030:	6939      	ldr	r1, [r7, #16]
 8001032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2203      	movs	r2, #3
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43db      	mvns	r3, r3
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	4013      	ands	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0203 	and.w	r2, r3, #3
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 80a4 	beq.w	80011c0 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8001078:	4a5a      	ldr	r2, [pc, #360]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	3318      	adds	r3, #24
 8001080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	220f      	movs	r2, #15
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4013      	ands	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a52      	ldr	r2, [pc, #328]	@ (80011e8 <HAL_GPIO_Init+0x2e4>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d025      	beq.n	80010f0 <HAL_GPIO_Init+0x1ec>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a51      	ldr	r2, [pc, #324]	@ (80011ec <HAL_GPIO_Init+0x2e8>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d01f      	beq.n	80010ec <HAL_GPIO_Init+0x1e8>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a50      	ldr	r2, [pc, #320]	@ (80011f0 <HAL_GPIO_Init+0x2ec>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d019      	beq.n	80010e8 <HAL_GPIO_Init+0x1e4>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a4f      	ldr	r2, [pc, #316]	@ (80011f4 <HAL_GPIO_Init+0x2f0>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d013      	beq.n	80010e4 <HAL_GPIO_Init+0x1e0>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a4e      	ldr	r2, [pc, #312]	@ (80011f8 <HAL_GPIO_Init+0x2f4>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d00d      	beq.n	80010e0 <HAL_GPIO_Init+0x1dc>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a4d      	ldr	r2, [pc, #308]	@ (80011fc <HAL_GPIO_Init+0x2f8>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d007      	beq.n	80010dc <HAL_GPIO_Init+0x1d8>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001200 <HAL_GPIO_Init+0x2fc>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d101      	bne.n	80010d8 <HAL_GPIO_Init+0x1d4>
 80010d4:	2306      	movs	r3, #6
 80010d6:	e00c      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010d8:	2307      	movs	r3, #7
 80010da:	e00a      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010dc:	2305      	movs	r3, #5
 80010de:	e008      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010e0:	2304      	movs	r3, #4
 80010e2:	e006      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010e4:	2303      	movs	r3, #3
 80010e6:	e004      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010e8:	2302      	movs	r3, #2
 80010ea:	e002      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <HAL_GPIO_Init+0x1ee>
 80010f0:	2300      	movs	r3, #0
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	f002 0203 	and.w	r2, r2, #3
 80010f8:	00d2      	lsls	r2, r2, #3
 80010fa:	4093      	lsls	r3, r2
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8001102:	4938      	ldr	r1, [pc, #224]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	089b      	lsrs	r3, r3, #2
 8001108:	3318      	adds	r3, #24
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001110:	4b34      	ldr	r3, [pc, #208]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001134:	4a2b      	ldr	r2, [pc, #172]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800113a:	4b2a      	ldr	r3, [pc, #168]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43db      	mvns	r3, r3
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800115e:	4a21      	ldr	r2, [pc, #132]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800116a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	43db      	mvns	r3, r3
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800118a:	4a16      	ldr	r2, [pc, #88]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 8001194:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43db      	mvns	r3, r3
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011b8:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <HAL_GPIO_Init+0x2e0>)
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	fa22 f303 	lsr.w	r3, r2, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f47f ae9f 	bne.w	8000f14 <HAL_GPIO_Init+0x10>
  }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	4002f400 	.word	0x4002f400
 80011e8:	42020000 	.word	0x42020000
 80011ec:	42020400 	.word	0x42020400
 80011f0:	42020800 	.word	0x42020800
 80011f4:	42020c00 	.word	0x42020c00
 80011f8:	42021000 	.word	0x42021000
 80011fc:	42021400 	.word	0x42021400
 8001200:	42021800 	.word	0x42021800

08001204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
 8001210:	4613      	mov	r3, r2
 8001212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001214:	787b      	ldrb	r3, [r7, #1]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001220:	e002      	b.n	8001228 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <HAL_PWREx_GetVoltageRange+0x18>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40007000 	.word	0x40007000

08001250 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8001258:	4b27      	ldr	r3, [pc, #156]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001260:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8001262:	f000 f871 	bl	8001348 <HAL_PWREx_SMPS_GetEffectiveMode>
 8001266:	4603      	mov	r3, r0
 8001268:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800126c:	d101      	bne.n	8001272 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e03e      	b.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8001272:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800127a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800127e:	d101      	bne.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e035      	b.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	429a      	cmp	r2, r3
 800128a:	d101      	bne.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	e02f      	b.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8001298:	4917      	ldr	r1, [pc, #92]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4313      	orrs	r3, r2
 800129e:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <HAL_PWREx_ControlVoltageScaling+0xac>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	095b      	lsrs	r3, r3, #5
 80012a6:	4a16      	ldr	r2, [pc, #88]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80012a8:	fba2 2303 	umull	r2, r3, r2, r3
 80012ac:	09db      	lsrs	r3, r3, #7
 80012ae:	2232      	movs	r2, #50	@ 0x32
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	4a13      	ldr	r2, [pc, #76]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80012b6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	3301      	adds	r3, #1
 80012be:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012c0:	e002      	b.n	80012c8 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012c8:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012d4:	d102      	bne.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x8c>
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f2      	bne.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012dc:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e8:	d101      	bne.n	80012ee <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e000      	b.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40007000 	.word	0x40007000
 80012fc:	20000000 	.word	0x20000000
 8001300:	0a7c5ac5 	.word	0x0a7c5ac5
 8001304:	cccccccd 	.word	0xcccccccd

08001308 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <HAL_PWREx_EnableVddIO2+0x1c>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	4a04      	ldr	r2, [pc, #16]	@ (8001324 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001312:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001316:	6053      	str	r3, [r2, #4]
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40007000 	.word	0x40007000

08001328 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800132c:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001332:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001336:	6093      	str	r3, [r2, #8]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40007000 	.word	0x40007000

08001348 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800135e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	e00a      	b.n	800137c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d103      	bne.n	8001378 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8001370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	e001      	b.n	800137c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8001378:	2300      	movs	r3, #0
 800137a:	607b      	str	r3, [r7, #4]
  }

  return mode;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40007000 	.word	0x40007000

08001390 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d102      	bne.n	80013a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	f000 bcc2 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013a4:	4b99      	ldr	r3, [pc, #612]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 030c 	and.w	r3, r3, #12
 80013ac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013ae:	4b97      	ldr	r3, [pc, #604]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 80e9 	beq.w	8001598 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d006      	beq.n	80013da <HAL_RCC_OscConfig+0x4a>
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	2b0c      	cmp	r3, #12
 80013d0:	f040 8083 	bne.w	80014da <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d17f      	bne.n	80014da <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013da:	4b8c      	ldr	r3, [pc, #560]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d006      	beq.n	80013f4 <HAL_RCC_OscConfig+0x64>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d102      	bne.n	80013f4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	f000 bc9a 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013f8:	4b84      	ldr	r3, [pc, #528]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	2b00      	cmp	r3, #0
 8001402:	d004      	beq.n	800140e <HAL_RCC_OscConfig+0x7e>
 8001404:	4b81      	ldr	r3, [pc, #516]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800140c:	e005      	b.n	800141a <HAL_RCC_OscConfig+0x8a>
 800140e:	4b7f      	ldr	r3, [pc, #508]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001410:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001414:	091b      	lsrs	r3, r3, #4
 8001416:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800141a:	4293      	cmp	r3, r2
 800141c:	d224      	bcs.n	8001468 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001422:	4618      	mov	r0, r3
 8001424:	f000 fe9a 	bl	800215c <RCC_SetFlashLatencyFromMSIRange>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	f000 bc7a 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001434:	4b75      	ldr	r3, [pc, #468]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a74      	ldr	r2, [pc, #464]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800143a:	f043 0308 	orr.w	r3, r3, #8
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b72      	ldr	r3, [pc, #456]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144c:	496f      	ldr	r1, [pc, #444]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800144e:	4313      	orrs	r3, r2
 8001450:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001452:	4b6e      	ldr	r3, [pc, #440]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	496a      	ldr	r1, [pc, #424]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
 8001466:	e026      	b.n	80014b6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001468:	4b68      	ldr	r3, [pc, #416]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a67      	ldr	r2, [pc, #412]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800146e:	f043 0308 	orr.w	r3, r3, #8
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b65      	ldr	r3, [pc, #404]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001480:	4962      	ldr	r1, [pc, #392]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001482:	4313      	orrs	r3, r2
 8001484:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001486:	4b61      	ldr	r3, [pc, #388]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	495d      	ldr	r1, [pc, #372]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001496:	4313      	orrs	r3, r2
 8001498:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10a      	bne.n	80014b6 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 fe59 	bl	800215c <RCC_SetFlashLatencyFromMSIRange>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d002      	beq.n	80014b6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	f000 bc39 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80014b6:	f000 fe15 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4a54      	ldr	r2, [pc, #336]	@ (8001610 <HAL_RCC_OscConfig+0x280>)
 80014be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80014c0:	4b54      	ldr	r3, [pc, #336]	@ (8001614 <HAL_RCC_OscConfig+0x284>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fbdd 	bl	8000c84 <HAL_InitTick>
 80014ca:	4603      	mov	r3, r0
 80014cc:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d060      	beq.n	8001596 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	f000 bc27 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d039      	beq.n	8001556 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014e2:	4b4a      	ldr	r3, [pc, #296]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a49      	ldr	r2, [pc, #292]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014ee:	f7ff fc19 	bl	8000d24 <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014f4:	e00f      	b.n	8001516 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014f6:	f7ff fc15 	bl	8000d24 <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d908      	bls.n	8001516 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001504:	4b41      	ldr	r3, [pc, #260]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d102      	bne.n	8001516 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	f000 bc09 	b.w	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001516:	4b3d      	ldr	r3, [pc, #244]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0e9      	beq.n	80014f6 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001522:	4b3a      	ldr	r3, [pc, #232]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a39      	ldr	r2, [pc, #228]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001528:	f043 0308 	orr.w	r3, r3, #8
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	4b37      	ldr	r3, [pc, #220]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153a:	4934      	ldr	r1, [pc, #208]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800153c:	4313      	orrs	r3, r2
 800153e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001540:	4b32      	ldr	r3, [pc, #200]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	021b      	lsls	r3, r3, #8
 800154e:	492f      	ldr	r1, [pc, #188]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001550:	4313      	orrs	r3, r2
 8001552:	604b      	str	r3, [r1, #4]
 8001554:	e020      	b.n	8001598 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001556:	4b2d      	ldr	r3, [pc, #180]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a2c      	ldr	r2, [pc, #176]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800155c:	f023 0301 	bic.w	r3, r3, #1
 8001560:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001562:	f7ff fbdf 	bl	8000d24 <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001568:	e00e      	b.n	8001588 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800156a:	f7ff fbdb 	bl	8000d24 <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d907      	bls.n	8001588 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001578:	4b24      	ldr	r3, [pc, #144]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e3cf      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001588:	4b20      	ldr	r3, [pc, #128]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1ea      	bne.n	800156a <HAL_RCC_OscConfig+0x1da>
 8001594:	e000      	b.n	8001598 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001596:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d07e      	beq.n	80016a2 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b08      	cmp	r3, #8
 80015a8:	d005      	beq.n	80015b6 <HAL_RCC_OscConfig+0x226>
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	2b0c      	cmp	r3, #12
 80015ae:	d10e      	bne.n	80015ce <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d10b      	bne.n	80015ce <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b6:	4b15      	ldr	r3, [pc, #84]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d06e      	beq.n	80016a0 <HAL_RCC_OscConfig+0x310>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d16a      	bne.n	80016a0 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e3ac      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015d6:	d106      	bne.n	80015e6 <HAL_RCC_OscConfig+0x256>
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0b      	ldr	r2, [pc, #44]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e024      	b.n	8001630 <HAL_RCC_OscConfig+0x2a0>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015ee:	d113      	bne.n	8001618 <HAL_RCC_OscConfig+0x288>
 80015f0:	4b06      	ldr	r3, [pc, #24]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a05      	ldr	r2, [pc, #20]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015fa:	6013      	str	r3, [r2, #0]
 80015fc:	4b03      	ldr	r3, [pc, #12]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a02      	ldr	r2, [pc, #8]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	e012      	b.n	8001630 <HAL_RCC_OscConfig+0x2a0>
 800160a:	bf00      	nop
 800160c:	40021000 	.word	0x40021000
 8001610:	20000000 	.word	0x20000000
 8001614:	20000004 	.word	0x20000004
 8001618:	4b8b      	ldr	r3, [pc, #556]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a8a      	ldr	r2, [pc, #552]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800161e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001622:	6013      	str	r3, [r2, #0]
 8001624:	4b88      	ldr	r3, [pc, #544]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a87      	ldr	r2, [pc, #540]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800162a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800162e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d019      	beq.n	800166c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001638:	f7ff fb74 	bl	8000d24 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800163e:	e00e      	b.n	800165e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001640:	f7ff fb70 	bl	8000d24 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b64      	cmp	r3, #100	@ 0x64
 800164c:	d907      	bls.n	800165e <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800164e:	4b7e      	ldr	r3, [pc, #504]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e364      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800165e:	4b7a      	ldr	r3, [pc, #488]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0ea      	beq.n	8001640 <HAL_RCC_OscConfig+0x2b0>
 800166a:	e01a      	b.n	80016a2 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166c:	f7ff fb5a 	bl	8000d24 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001672:	e00e      	b.n	8001692 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001674:	f7ff fb56 	bl	8000d24 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b64      	cmp	r3, #100	@ 0x64
 8001680:	d907      	bls.n	8001692 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001682:	4b71      	ldr	r3, [pc, #452]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e34a      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001692:	4b6d      	ldr	r3, [pc, #436]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1ea      	bne.n	8001674 <HAL_RCC_OscConfig+0x2e4>
 800169e:	e000      	b.n	80016a2 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d06c      	beq.n	8001788 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	2b04      	cmp	r3, #4
 80016b2:	d005      	beq.n	80016c0 <HAL_RCC_OscConfig+0x330>
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	2b0c      	cmp	r3, #12
 80016b8:	d119      	bne.n	80016ee <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d116      	bne.n	80016ee <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016c0:	4b61      	ldr	r3, [pc, #388]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <HAL_RCC_OscConfig+0x348>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e327      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	061b      	lsls	r3, r3, #24
 80016e6:	4958      	ldr	r1, [pc, #352]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ec:	e04c      	b.n	8001788 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d029      	beq.n	800174a <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016f6:	4b54      	ldr	r3, [pc, #336]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a53      	ldr	r2, [pc, #332]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001702:	f7ff fb0f 	bl	8000d24 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001708:	e00e      	b.n	8001728 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff fb0b 	bl	8000d24 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d907      	bls.n	8001728 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001718:	4b4b      	ldr	r3, [pc, #300]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001720:	2b00      	cmp	r3, #0
 8001722:	d101      	bne.n	8001728 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e2ff      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001728:	4b47      	ldr	r3, [pc, #284]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001730:	2b00      	cmp	r3, #0
 8001732:	d0ea      	beq.n	800170a <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001734:	4b44      	ldr	r3, [pc, #272]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	061b      	lsls	r3, r3, #24
 8001742:	4941      	ldr	r1, [pc, #260]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001744:	4313      	orrs	r3, r2
 8001746:	604b      	str	r3, [r1, #4]
 8001748:	e01e      	b.n	8001788 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800174a:	4b3f      	ldr	r3, [pc, #252]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a3e      	ldr	r2, [pc, #248]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001754:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001756:	f7ff fae5 	bl	8000d24 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800175c:	e00e      	b.n	800177c <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800175e:	f7ff fae1 	bl	8000d24 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d907      	bls.n	800177c <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800176c:	4b36      	ldr	r3, [pc, #216]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e2d5      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800177c:	4b32      	ldr	r3, [pc, #200]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1ea      	bne.n	800175e <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0308 	and.w	r3, r3, #8
 8001790:	2b00      	cmp	r3, #0
 8001792:	d062      	beq.n	800185a <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	695b      	ldr	r3, [r3, #20]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d038      	beq.n	800180e <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d108      	bne.n	80017b6 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80017a4:	4b28      	ldr	r3, [pc, #160]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017aa:	4a27      	ldr	r2, [pc, #156]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017ac:	f023 0310 	bic.w	r3, r3, #16
 80017b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80017b4:	e007      	b.n	80017c6 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80017b6:	4b24      	ldr	r3, [pc, #144]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017bc:	4a22      	ldr	r2, [pc, #136]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017be:	f043 0310 	orr.w	r3, r3, #16
 80017c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017c6:	4b20      	ldr	r3, [pc, #128]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d6:	f7ff faa5 	bl	8000d24 <HAL_GetTick>
 80017da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017dc:	e00f      	b.n	80017fe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017de:	f7ff faa1 	bl	8000d24 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	2b07      	cmp	r3, #7
 80017ea:	d908      	bls.n	80017fe <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017ec:	4b16      	ldr	r3, [pc, #88]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 80017ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e294      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001800:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0e8      	beq.n	80017de <HAL_RCC_OscConfig+0x44e>
 800180c:	e025      	b.n	800185a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800180e:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001814:	4a0c      	ldr	r2, [pc, #48]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001816:	f023 0301 	bic.w	r3, r3, #1
 800181a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800181e:	f7ff fa81 	bl	8000d24 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001824:	e012      	b.n	800184c <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001826:	f7ff fa7d 	bl	8000d24 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b07      	cmp	r3, #7
 8001832:	d90b      	bls.n	800184c <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001834:	4b04      	ldr	r3, [pc, #16]	@ (8001848 <HAL_RCC_OscConfig+0x4b8>)
 8001836:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d004      	beq.n	800184c <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e270      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800184c:	4ba8      	ldr	r3, [pc, #672]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800184e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1e5      	bne.n	8001826 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	2b00      	cmp	r3, #0
 8001864:	f000 812d 	beq.w	8001ac2 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001868:	2300      	movs	r3, #0
 800186a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800186c:	4ba0      	ldr	r3, [pc, #640]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800186e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d10d      	bne.n	8001894 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001878:	4b9d      	ldr	r3, [pc, #628]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800187a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187c:	4a9c      	ldr	r2, [pc, #624]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800187e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001882:	6593      	str	r3, [r2, #88]	@ 0x58
 8001884:	4b9a      	ldr	r3, [pc, #616]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001890:	2301      	movs	r3, #1
 8001892:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001894:	4b97      	ldr	r3, [pc, #604]	@ (8001af4 <HAL_RCC_OscConfig+0x764>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189c:	2b00      	cmp	r3, #0
 800189e:	d11e      	bne.n	80018de <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018a0:	4b94      	ldr	r3, [pc, #592]	@ (8001af4 <HAL_RCC_OscConfig+0x764>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a93      	ldr	r2, [pc, #588]	@ (8001af4 <HAL_RCC_OscConfig+0x764>)
 80018a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ac:	f7ff fa3a 	bl	8000d24 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018b2:	e00e      	b.n	80018d2 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018b4:	f7ff fa36 	bl	8000d24 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d907      	bls.n	80018d2 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c2:	4b8c      	ldr	r3, [pc, #560]	@ (8001af4 <HAL_RCC_OscConfig+0x764>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e22a      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018d2:	4b88      	ldr	r3, [pc, #544]	@ (8001af4 <HAL_RCC_OscConfig+0x764>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0ea      	beq.n	80018b4 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d01f      	beq.n	800192a <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d010      	beq.n	8001918 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80018f6:	4b7e      	ldr	r3, [pc, #504]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80018f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018fc:	4a7c      	ldr	r2, [pc, #496]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001906:	4b7a      	ldr	r3, [pc, #488]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800190c:	4a78      	ldr	r2, [pc, #480]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001916:	e018      	b.n	800194a <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001918:	4b75      	ldr	r3, [pc, #468]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800191a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800191e:	4a74      	ldr	r2, [pc, #464]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001928:	e00f      	b.n	800194a <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800192a:	4b71      	ldr	r3, [pc, #452]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800192c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001930:	4a6f      	ldr	r2, [pc, #444]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001932:	f023 0301 	bic.w	r3, r3, #1
 8001936:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800193a:	4b6d      	ldr	r3, [pc, #436]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800193c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001940:	4a6b      	ldr	r2, [pc, #428]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001942:	f023 0304 	bic.w	r3, r3, #4
 8001946:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d068      	beq.n	8001a24 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001952:	f7ff f9e7 	bl	8000d24 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001958:	e011      	b.n	800197e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800195a:	f7ff f9e3 	bl	8000d24 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001968:	4293      	cmp	r3, r2
 800196a:	d908      	bls.n	800197e <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800196c:	4b60      	ldr	r3, [pc, #384]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800196e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e1d4      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800197e:	4b5c      	ldr	r3, [pc, #368]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0e6      	beq.n	800195a <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001994:	2b00      	cmp	r3, #0
 8001996:	d022      	beq.n	80019de <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001998:	4b55      	ldr	r3, [pc, #340]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 800199a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800199e:	4a54      	ldr	r2, [pc, #336]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80019a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80019a8:	e011      	b.n	80019ce <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019aa:	f7ff f9bb 	bl	8000d24 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d908      	bls.n	80019ce <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80019bc:	4b4c      	ldr	r3, [pc, #304]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80019be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e1ac      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80019ce:	4b48      	ldr	r3, [pc, #288]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80019d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d0e6      	beq.n	80019aa <HAL_RCC_OscConfig+0x61a>
 80019dc:	e068      	b.n	8001ab0 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80019de:	4b44      	ldr	r3, [pc, #272]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80019e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019e4:	4a42      	ldr	r2, [pc, #264]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 80019e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80019ee:	e011      	b.n	8001a14 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f0:	f7ff f998 	bl	8000d24 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d908      	bls.n	8001a14 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001a02:	4b3b      	ldr	r3, [pc, #236]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e189      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001a14:	4b36      	ldr	r3, [pc, #216]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1e6      	bne.n	80019f0 <HAL_RCC_OscConfig+0x660>
 8001a22:	e045      	b.n	8001ab0 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a24:	f7ff f97e 	bl	8000d24 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a2a:	e011      	b.n	8001a50 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2c:	f7ff f97a 	bl	8000d24 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d908      	bls.n	8001a50 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e16b      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a50:	4b27      	ldr	r3, [pc, #156]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1e6      	bne.n	8001a2c <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001a5e:	4b24      	ldr	r3, [pc, #144]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d021      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a72:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001a7c:	e011      	b.n	8001aa2 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a7e:	f7ff f951 	bl	8000d24 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d908      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e142      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001aa2:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1e6      	bne.n	8001a7e <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ab0:	7ffb      	ldrb	r3, [r7, #31]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d105      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aba:	4a0d      	ldr	r2, [pc, #52]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001abc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ac0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0320 	and.w	r3, r3, #32
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d04f      	beq.n	8001b6e <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d028      	beq.n	8001b28 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ad6:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001ad8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001adc:	4a04      	ldr	r2, [pc, #16]	@ (8001af0 <HAL_RCC_OscConfig+0x760>)
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae6:	f7ff f91d 	bl	8000d24 <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001aec:	e014      	b.n	8001b18 <HAL_RCC_OscConfig+0x788>
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001af8:	f7ff f914 	bl	8000d24 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d908      	bls.n	8001b18 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b06:	4b8a      	ldr	r3, [pc, #552]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e107      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b18:	4b85      	ldr	r3, [pc, #532]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0e8      	beq.n	8001af8 <HAL_RCC_OscConfig+0x768>
 8001b26:	e022      	b.n	8001b6e <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b28:	4b81      	ldr	r3, [pc, #516]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b2e:	4a80      	ldr	r2, [pc, #512]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b38:	f7ff f8f4 	bl	8000d24 <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b3e:	e00f      	b.n	8001b60 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b40:	f7ff f8f0 	bl	8000d24 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d908      	bls.n	8001b60 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b4e:	4b78      	ldr	r3, [pc, #480]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e0e3      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b60:	4b73      	ldr	r3, [pc, #460]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1e8      	bne.n	8001b40 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f000 80d7 	beq.w	8001d26 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b78:	4b6d      	ldr	r3, [pc, #436]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 030c 	and.w	r3, r3, #12
 8001b80:	2b0c      	cmp	r3, #12
 8001b82:	f000 8091 	beq.w	8001ca8 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d166      	bne.n	8001c5c <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b8e:	4b68      	ldr	r3, [pc, #416]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a67      	ldr	r2, [pc, #412]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001b94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9a:	f7ff f8c3 	bl	8000d24 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba0:	e00e      	b.n	8001bc0 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba2:	f7ff f8bf 	bl	8000d24 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d907      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb0:	4b5f      	ldr	r3, [pc, #380]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e0b3      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bc0:	4b5b      	ldr	r3, [pc, #364]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1ea      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bcc:	4b58      	ldr	r3, [pc, #352]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <HAL_RCC_OscConfig+0x9a4>)
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001bdc:	3a01      	subs	r2, #1
 8001bde:	0112      	lsls	r2, r2, #4
 8001be0:	4311      	orrs	r1, r2
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001be6:	0212      	lsls	r2, r2, #8
 8001be8:	4311      	orrs	r1, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001bee:	0852      	lsrs	r2, r2, #1
 8001bf0:	3a01      	subs	r2, #1
 8001bf2:	0552      	lsls	r2, r2, #21
 8001bf4:	4311      	orrs	r1, r2
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001bfa:	0852      	lsrs	r2, r2, #1
 8001bfc:	3a01      	subs	r2, #1
 8001bfe:	0652      	lsls	r2, r2, #25
 8001c00:	4311      	orrs	r1, r2
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c06:	06d2      	lsls	r2, r2, #27
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	4949      	ldr	r1, [pc, #292]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c10:	4b47      	ldr	r3, [pc, #284]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a46      	ldr	r2, [pc, #280]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c1a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c1c:	4b44      	ldr	r3, [pc, #272]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	4a43      	ldr	r2, [pc, #268]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7ff f87c 	bl	8000d24 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c2e:	e00e      	b.n	8001c4e <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c30:	f7ff f878 	bl	8000d24 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d907      	bls.n	8001c4e <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c3e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e06c      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d0ea      	beq.n	8001c30 <HAL_RCC_OscConfig+0x8a0>
 8001c5a:	e064      	b.n	8001d26 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5c:	4b34      	ldr	r3, [pc, #208]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a33      	ldr	r2, [pc, #204]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c68:	f7ff f85c 	bl	8000d24 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c6e:	e00e      	b.n	8001c8e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f858 	bl	8000d24 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d907      	bls.n	8001c8e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e04c      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c8e:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1ea      	bne.n	8001c70 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c9a:	4b25      	ldr	r3, [pc, #148]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	4924      	ldr	r1, [pc, #144]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <HAL_RCC_OscConfig+0x9a8>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	60cb      	str	r3, [r1, #12]
 8001ca6:	e03e      	b.n	8001d26 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e039      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <HAL_RCC_OscConfig+0x9a0>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f003 0203 	and.w	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d12c      	bne.n	8001d22 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d123      	bne.n	8001d22 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce4:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d11b      	bne.n	8001d22 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cf4:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d113      	bne.n	8001d22 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d04:	085b      	lsrs	r3, r3, #1
 8001d06:	3b01      	subs	r3, #1
 8001d08:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d109      	bne.n	8001d22 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d18:	085b      	lsrs	r3, r3, #1
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3720      	adds	r7, #32
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000
 8001d34:	019f800c 	.word	0x019f800c
 8001d38:	feeefffc 	.word	0xfeeefffc

08001d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e11c      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d54:	4b90      	ldr	r3, [pc, #576]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d910      	bls.n	8001d84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b8d      	ldr	r3, [pc, #564]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 020f 	bic.w	r2, r3, #15
 8001d6a:	498b      	ldr	r1, [pc, #556]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d72:	4b89      	ldr	r3, [pc, #548]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e104      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d010      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	4b81      	ldr	r3, [pc, #516]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d908      	bls.n	8001db2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da0:	4b7e      	ldr	r3, [pc, #504]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	497b      	ldr	r1, [pc, #492]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8085 	beq.w	8001eca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d11f      	bne.n	8001e08 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc8:	4b74      	ldr	r3, [pc, #464]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0da      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001dd8:	f000 fa24 	bl	8002224 <RCC_GetSysClockFreqFromPLLSource>
 8001ddc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	4a6f      	ldr	r2, [pc, #444]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d947      	bls.n	8001e76 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001de6:	4b6d      	ldr	r3, [pc, #436]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d141      	bne.n	8001e76 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001df2:	4b6a      	ldr	r3, [pc, #424]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001dfa:	4a68      	ldr	r2, [pc, #416]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e02:	2380      	movs	r3, #128	@ 0x80
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	e036      	b.n	8001e76 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d107      	bne.n	8001e20 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e10:	4b62      	ldr	r3, [pc, #392]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d115      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e0b6      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d107      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e28:	4b5c      	ldr	r3, [pc, #368]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d109      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e0aa      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e38:	4b58      	ldr	r3, [pc, #352]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0a2      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e48:	f000 f8b0 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 8001e4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4a53      	ldr	r2, [pc, #332]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d90f      	bls.n	8001e76 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001e56:	4b51      	ldr	r3, [pc, #324]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d109      	bne.n	8001e76 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e62:	4b4e      	ldr	r3, [pc, #312]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e6a:	4a4c      	ldr	r2, [pc, #304]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e72:	2380      	movs	r3, #128	@ 0x80
 8001e74:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e76:	4b49      	ldr	r3, [pc, #292]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f023 0203 	bic.w	r2, r3, #3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	4946      	ldr	r1, [pc, #280]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e88:	f7fe ff4c 	bl	8000d24 <HAL_GetTick>
 8001e8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8e:	e013      	b.n	8001eb8 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e90:	f7fe ff48 	bl	8000d24 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d90a      	bls.n	8001eb8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea2:	4b3e      	ldr	r3, [pc, #248]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 020c 	and.w	r2, r3, #12
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e06a      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb8:	4b38      	ldr	r3, [pc, #224]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 020c 	and.w	r2, r3, #12
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d1e2      	bne.n	8001e90 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	2b80      	cmp	r3, #128	@ 0x80
 8001ece:	d105      	bne.n	8001edc <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ed0:	4b32      	ldr	r3, [pc, #200]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	4a31      	ldr	r2, [pc, #196]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001ed6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001eda:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d010      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	4b2b      	ldr	r3, [pc, #172]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d208      	bcs.n	8001f0a <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ef8:	4b28      	ldr	r3, [pc, #160]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	4925      	ldr	r1, [pc, #148]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f0a:	4b23      	ldr	r3, [pc, #140]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d210      	bcs.n	8001f3a <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f18:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f023 020f 	bic.w	r2, r3, #15
 8001f20:	491d      	ldr	r1, [pc, #116]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f28:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <HAL_RCC_ClockConfig+0x25c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 030f 	and.w	r3, r3, #15
 8001f30:	683a      	ldr	r2, [r7, #0]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d001      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e029      	b.n	8001f8e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d008      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f46:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	4912      	ldr	r1, [pc, #72]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d009      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f64:	4b0d      	ldr	r3, [pc, #52]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	490a      	ldr	r1, [pc, #40]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f78:	f000 f8b4 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4a09      	ldr	r2, [pc, #36]	@ (8001fa4 <HAL_RCC_ClockConfig+0x268>)
 8001f80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f82:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_RCC_ClockConfig+0x26c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7fe fe7c 	bl	8000c84 <HAL_InitTick>
 8001f8c:	4603      	mov	r3, r0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40022000 	.word	0x40022000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	04c4b400 	.word	0x04c4b400
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	20000004 	.word	0x20000004

08001fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b089      	sub	sp, #36	@ 0x24
 8001fb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fba:	4b47      	ldr	r3, [pc, #284]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc4:	4b44      	ldr	r3, [pc, #272]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d005      	beq.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	2b0c      	cmp	r3, #12
 8001fd8:	d121      	bne.n	800201e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d11e      	bne.n	800201e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fec:	4b3a      	ldr	r3, [pc, #232]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff2:	0a1b      	lsrs	r3, r3, #8
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	e005      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ffc:	4b36      	ldr	r3, [pc, #216]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8002008:	4a34      	ldr	r2, [pc, #208]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x130>)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002010:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10d      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800201c:	e00a      	b.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	2b04      	cmp	r3, #4
 8002022:	d102      	bne.n	800202a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002024:	4b2e      	ldr	r3, [pc, #184]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x134>)
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	e004      	b.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	2b08      	cmp	r3, #8
 800202e:	d101      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002030:	4b2b      	ldr	r3, [pc, #172]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x134>)
 8002032:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d146      	bne.n	80020c8 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800203a:	4b27      	ldr	r3, [pc, #156]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002044:	4b24      	ldr	r3, [pc, #144]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	3301      	adds	r3, #1
 8002050:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d003      	beq.n	8002060 <HAL_RCC_GetSysClockFreq+0xb4>
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b03      	cmp	r3, #3
 800205c:	d00d      	beq.n	800207a <HAL_RCC_GetSysClockFreq+0xce>
 800205e:	e019      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002060:	4a1f      	ldr	r2, [pc, #124]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x134>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	fbb2 f3f3 	udiv	r3, r2, r3
 8002068:	4a1b      	ldr	r2, [pc, #108]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800206a:	68d2      	ldr	r2, [r2, #12]
 800206c:	0a12      	lsrs	r2, r2, #8
 800206e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002072:	fb02 f303 	mul.w	r3, r2, r3
 8002076:	617b      	str	r3, [r7, #20]
        break;
 8002078:	e019      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800207a:	4a19      	ldr	r2, [pc, #100]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x134>)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	4a15      	ldr	r2, [pc, #84]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002084:	68d2      	ldr	r2, [r2, #12]
 8002086:	0a12      	lsrs	r2, r2, #8
 8002088:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800208c:	fb02 f303 	mul.w	r3, r2, r3
 8002090:	617b      	str	r3, [r7, #20]
        break;
 8002092:	e00c      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002094:	69fa      	ldr	r2, [r7, #28]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	fbb2 f3f3 	udiv	r3, r2, r3
 800209c:	4a0e      	ldr	r2, [pc, #56]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800209e:	68d2      	ldr	r2, [r2, #12]
 80020a0:	0a12      	lsrs	r2, r2, #8
 80020a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80020a6:	fb02 f303 	mul.w	r3, r2, r3
 80020aa:	617b      	str	r3, [r7, #20]
        break;
 80020ac:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	0e5b      	lsrs	r3, r3, #25
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	3301      	adds	r3, #1
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020c8:	69bb      	ldr	r3, [r7, #24]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3724      	adds	r7, #36	@ 0x24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	08003a94 	.word	0x08003a94
 80020e0:	00f42400 	.word	0x00f42400

080020e4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80020e8:	f7ff ff60 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 80020ec:	4602      	mov	r2, r0
 80020ee:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <HAL_RCC_GetHCLKFreq+0x20>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	091b      	lsrs	r3, r3, #4
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	4903      	ldr	r1, [pc, #12]	@ (8002108 <HAL_RCC_GetHCLKFreq+0x24>)
 80020fa:	5ccb      	ldrb	r3, [r1, r3]
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002100:	4618      	mov	r0, r3
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40021000 	.word	0x40021000
 8002108:	08003a7c 	.word	0x08003a7c

0800210c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002110:	f7ff ffe8 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8002114:	4602      	mov	r2, r0
 8002116:	4b05      	ldr	r3, [pc, #20]	@ (800212c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	0a1b      	lsrs	r3, r3, #8
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	4903      	ldr	r1, [pc, #12]	@ (8002130 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002122:	5ccb      	ldrb	r3, [r1, r3]
 8002124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	08003a8c 	.word	0x08003a8c

08002134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002138:	f7ff ffd4 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 800213c:	4602      	mov	r2, r0
 800213e:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	0adb      	lsrs	r3, r3, #11
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	4903      	ldr	r1, [pc, #12]	@ (8002158 <HAL_RCC_GetPCLK2Freq+0x24>)
 800214a:	5ccb      	ldrb	r3, [r1, r3]
 800214c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002150:	4618      	mov	r0, r3
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40021000 	.word	0x40021000
 8002158:	08003a8c 	.word	0x08003a8c

0800215c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002168:	4b2c      	ldr	r3, [pc, #176]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002174:	f7ff f85e 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8002178:	6138      	str	r0, [r7, #16]
 800217a:	e014      	b.n	80021a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800217c:	4b27      	ldr	r3, [pc, #156]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800217e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002180:	4a26      	ldr	r2, [pc, #152]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002186:	6593      	str	r3, [r2, #88]	@ 0x58
 8002188:	4b24      	ldr	r3, [pc, #144]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800218a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002194:	f7ff f84e 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8002198:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800219a:	4b20      	ldr	r3, [pc, #128]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800219c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219e:	4a1f      	ldr	r2, [pc, #124]	@ (800221c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80021a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <RCC_SetFlashLatencyFromMSIRange+0x58>
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021b2:	d10b      	bne.n	80021cc <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b80      	cmp	r3, #128	@ 0x80
 80021b8:	d919      	bls.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2ba0      	cmp	r3, #160	@ 0xa0
 80021be:	d902      	bls.n	80021c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021c0:	2302      	movs	r3, #2
 80021c2:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80021c4:	e013      	b.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021c6:	2301      	movs	r3, #1
 80021c8:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80021ca:	e010      	b.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b80      	cmp	r3, #128	@ 0x80
 80021d0:	d902      	bls.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021d2:	2303      	movs	r3, #3
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e00a      	b.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b80      	cmp	r3, #128	@ 0x80
 80021dc:	d102      	bne.n	80021e4 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021de:	2302      	movs	r3, #2
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	e004      	b.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b70      	cmp	r3, #112	@ 0x70
 80021e8:	d101      	bne.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021ea:	2301      	movs	r3, #1
 80021ec:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002220 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f023 020f 	bic.w	r2, r3, #15
 80021f6:	490a      	ldr	r1, [pc, #40]	@ (8002220 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	429a      	cmp	r2, r3
 800220a:	d001      	beq.n	8002210 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	40022000 	.word	0x40022000

08002224 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800222a:	4b31      	ldr	r3, [pc, #196]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002234:	4b2e      	ldr	r3, [pc, #184]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 030f 	and.w	r3, r3, #15
 800223e:	3301      	adds	r3, #1
 8002240:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2b03      	cmp	r3, #3
 8002246:	d015      	beq.n	8002274 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2b03      	cmp	r3, #3
 800224c:	d839      	bhi.n	80022c2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d01c      	beq.n	800228e <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2b02      	cmp	r3, #2
 8002258:	d133      	bne.n	80022c2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800225a:	4a26      	ldr	r2, [pc, #152]	@ (80022f4 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002262:	4a23      	ldr	r2, [pc, #140]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002264:	68d2      	ldr	r2, [r2, #12]
 8002266:	0a12      	lsrs	r2, r2, #8
 8002268:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800226c:	fb02 f303 	mul.w	r3, r2, r3
 8002270:	613b      	str	r3, [r7, #16]
      break;
 8002272:	e029      	b.n	80022c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002274:	4a1f      	ldr	r2, [pc, #124]	@ (80022f4 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	fbb2 f3f3 	udiv	r3, r2, r3
 800227c:	4a1c      	ldr	r2, [pc, #112]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800227e:	68d2      	ldr	r2, [r2, #12]
 8002280:	0a12      	lsrs	r2, r2, #8
 8002282:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002286:	fb02 f303 	mul.w	r3, r2, r3
 800228a:	613b      	str	r3, [r7, #16]
      break;
 800228c:	e01c      	b.n	80022c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800228e:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d107      	bne.n	80022aa <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800229a:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800229c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	617b      	str	r3, [r7, #20]
 80022a8:	e005      	b.n	80022b6 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022aa:	4b11      	ldr	r3, [pc, #68]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	f003 030f 	and.w	r3, r3, #15
 80022b4:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 80022b6:	4a10      	ldr	r2, [pc, #64]	@ (80022f8 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022be:	613b      	str	r3, [r7, #16]
        break;
 80022c0:	e002      	b.n	80022c8 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
      break;
 80022c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80022c8:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	0e5b      	lsrs	r3, r3, #25
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	3301      	adds	r3, #1
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80022e2:	683b      	ldr	r3, [r7, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	371c      	adds	r7, #28
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	40021000 	.word	0x40021000
 80022f4:	00f42400 	.word	0x00f42400
 80022f8:	08003a94 	.word	0x08003a94

080022fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002304:	2300      	movs	r3, #0
 8002306:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002308:	2300      	movs	r3, #0
 800230a:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002314:	2b00      	cmp	r3, #0
 8002316:	d040      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800231c:	2b80      	cmp	r3, #128	@ 0x80
 800231e:	d02a      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002320:	2b80      	cmp	r3, #128	@ 0x80
 8002322:	d825      	bhi.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002324:	2b60      	cmp	r3, #96	@ 0x60
 8002326:	d026      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002328:	2b60      	cmp	r3, #96	@ 0x60
 800232a:	d821      	bhi.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800232c:	2b40      	cmp	r3, #64	@ 0x40
 800232e:	d006      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002330:	2b40      	cmp	r3, #64	@ 0x40
 8002332:	d81d      	bhi.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002334:	2b00      	cmp	r3, #0
 8002336:	d009      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002338:	2b20      	cmp	r3, #32
 800233a:	d010      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800233c:	e018      	b.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800233e:	4b8f      	ldr	r3, [pc, #572]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	4a8e      	ldr	r2, [pc, #568]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002348:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800234a:	e015      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3304      	adds	r3, #4
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fb56 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 8002358:	4603      	mov	r3, r0
 800235a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800235c:	e00c      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3320      	adds	r3, #32
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fc33 	bl	8002bd0 <RCCEx_PLLSAI2_Config>
 800236a:	4603      	mov	r3, r0
 800236c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800236e:	e003      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	77fb      	strb	r3, [r7, #31]
        break;
 8002374:	e000      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8002376:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002378:	7ffb      	ldrb	r3, [r7, #31]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10b      	bne.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800237e:	4b7f      	ldr	r3, [pc, #508]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002380:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002384:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800238c:	497b      	ldr	r1, [pc, #492]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800238e:	4313      	orrs	r3, r2
 8002390:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002394:	e001      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002396:	7ffb      	ldrb	r3, [r7, #31]
 8002398:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d047      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023ae:	d030      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80023b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b4:	d82a      	bhi.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80023b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023ba:	d02a      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80023bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023c0:	d824      	bhi.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80023c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023c6:	d008      	beq.n	80023da <HAL_RCCEx_PeriphCLKConfig+0xde>
 80023c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023cc:	d81e      	bhi.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00a      	beq.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80023d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023d6:	d010      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023d8:	e018      	b.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023da:	4b68      	ldr	r3, [pc, #416]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	4a67      	ldr	r2, [pc, #412]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80023e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e4:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80023e6:	e015      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3304      	adds	r3, #4
 80023ec:	2100      	movs	r1, #0
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 fb08 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 80023f4:	4603      	mov	r3, r0
 80023f6:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80023f8:	e00c      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3320      	adds	r3, #32
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f000 fbe5 	bl	8002bd0 <RCCEx_PLLSAI2_Config>
 8002406:	4603      	mov	r3, r0
 8002408:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 800240a:	e003      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	77fb      	strb	r3, [r7, #31]
        break;
 8002410:	e000      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8002412:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002414:	7ffb      	ldrb	r3, [r7, #31]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10b      	bne.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800241a:	4b58      	ldr	r3, [pc, #352]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800241c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002420:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002428:	4954      	ldr	r1, [pc, #336]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800242a:	4313      	orrs	r3, r2
 800242c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002430:	e001      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002432:	7ffb      	ldrb	r3, [r7, #31]
 8002434:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80ab 	beq.w	800259a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002448:	4b4c      	ldr	r3, [pc, #304]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800244a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10d      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	4b49      	ldr	r3, [pc, #292]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002458:	4a48      	ldr	r2, [pc, #288]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800245a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800245e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002460:	4b46      	ldr	r3, [pc, #280]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800246c:	2301      	movs	r3, #1
 800246e:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002470:	4b43      	ldr	r3, [pc, #268]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a42      	ldr	r2, [pc, #264]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800247a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800247c:	f7fe fc52 	bl	8000d24 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002482:	e00f      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002484:	f7fe fc4e 	bl	8000d24 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d908      	bls.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002492:	4b3b      	ldr	r3, [pc, #236]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800249a:	2b00      	cmp	r3, #0
 800249c:	d109      	bne.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	77fb      	strb	r3, [r7, #31]
        }
        break;
 80024a2:	e006      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024a4:	4b36      	ldr	r3, [pc, #216]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0e9      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x188>
 80024b0:	e000      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 80024b2:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d164      	bne.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024ba:	4b30      	ldr	r3, [pc, #192]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024c4:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d01f      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x210>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d019      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024d8:	4b28      	ldr	r3, [pc, #160]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024e2:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024e4:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ea:	4a24      	ldr	r2, [pc, #144]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024f4:	4b21      	ldr	r3, [pc, #132]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fa:	4a20      	ldr	r2, [pc, #128]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002504:	4a1d      	ldr	r2, [pc, #116]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d01f      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002516:	f7fe fc05 	bl	8000d24 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800251c:	e012      	b.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251e:	f7fe fc01 	bl	8000d24 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	f241 3288 	movw	r2, #5000	@ 0x1388
 800252c:	4293      	cmp	r3, r2
 800252e:	d909      	bls.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002530:	4b12      	ldr	r3, [pc, #72]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10a      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8002542:	e007      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002544:	4b0d      	ldr	r3, [pc, #52]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0e5      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8002552:	e000      	b.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8002554:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8002556:	7ffb      	ldrb	r3, [r7, #31]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10c      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800255c:	4b07      	ldr	r3, [pc, #28]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800255e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002562:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800256c:	4903      	ldr	r1, [pc, #12]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002574:	e008      	b.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002576:	7ffb      	ldrb	r3, [r7, #31]
 8002578:	77bb      	strb	r3, [r7, #30]
 800257a:	e005      	b.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800257c:	40021000 	.word	0x40021000
 8002580:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002584:	7ffb      	ldrb	r3, [r7, #31]
 8002586:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002588:	7dfb      	ldrb	r3, [r7, #23]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d105      	bne.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258e:	4b9c      	ldr	r3, [pc, #624]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	4a9b      	ldr	r2, [pc, #620]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002594:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002598:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00a      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025a6:	4b96      	ldr	r3, [pc, #600]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ac:	f023 0203 	bic.w	r2, r3, #3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b4:	4992      	ldr	r1, [pc, #584]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00a      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ce:	f023 020c 	bic.w	r2, r3, #12
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d6:	498a      	ldr	r1, [pc, #552]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0304 	and.w	r3, r3, #4
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025ea:	4b85      	ldr	r3, [pc, #532]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f8:	4981      	ldr	r1, [pc, #516]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0308 	and.w	r3, r3, #8
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00a      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800260c:	4b7c      	ldr	r3, [pc, #496]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002612:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	4979      	ldr	r1, [pc, #484]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800261c:	4313      	orrs	r3, r2
 800261e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0310 	and.w	r3, r3, #16
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00a      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800262e:	4b74      	ldr	r3, [pc, #464]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002634:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263c:	4970      	ldr	r1, [pc, #448]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800263e:	4313      	orrs	r3, r2
 8002640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0320 	and.w	r3, r3, #32
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00a      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002650:	4b6b      	ldr	r3, [pc, #428]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002656:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800265e:	4968      	ldr	r1, [pc, #416]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002660:	4313      	orrs	r3, r2
 8002662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00a      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002672:	4b63      	ldr	r3, [pc, #396]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002678:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002680:	495f      	ldr	r1, [pc, #380]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002682:	4313      	orrs	r3, r2
 8002684:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00a      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002694:	4b5a      	ldr	r3, [pc, #360]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800269a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a2:	4957      	ldr	r1, [pc, #348]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00a      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80026b6:	4b52      	ldr	r3, [pc, #328]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80026b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026c4:	494e      	ldr	r1, [pc, #312]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d031      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026e0:	d00e      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80026e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026e6:	d814      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d015      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80026ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026f0:	d10f      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026f2:	4b43      	ldr	r3, [pc, #268]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	4a42      	ldr	r2, [pc, #264]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80026f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026fc:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80026fe:	e00c      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3304      	adds	r3, #4
 8002704:	2100      	movs	r1, #0
 8002706:	4618      	mov	r0, r3
 8002708:	f000 f97c 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8002710:	e003      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	77fb      	strb	r3, [r7, #31]
        break;
 8002716:	e000      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8002718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800271a:	7ffb      	ldrb	r3, [r7, #31]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002720:	4b37      	ldr	r3, [pc, #220]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002726:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800272e:	4934      	ldr	r1, [pc, #208]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002736:	e001      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	7ffb      	ldrb	r3, [r7, #31]
 800273a:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00a      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002748:	4b2d      	ldr	r3, [pc, #180]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800274e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002756:	492a      	ldr	r1, [pc, #168]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002758:	4313      	orrs	r3, r2
 800275a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800276a:	4b25      	ldr	r3, [pc, #148]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800276c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002770:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002778:	4921      	ldr	r1, [pc, #132]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00a      	beq.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800278c:	4b1c      	ldr	r3, [pc, #112]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800278e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002792:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800279a:	4919      	ldr	r1, [pc, #100]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800279c:	4313      	orrs	r3, r2
 800279e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80027ae:	4b14      	ldr	r3, [pc, #80]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80027b4:	f023 0203 	bic.w	r2, r3, #3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027bc:	4910      	ldr	r1, [pc, #64]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02b      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027de:	4908      	ldr	r1, [pc, #32]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027ee:	d109      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027f0:	4b03      	ldr	r3, [pc, #12]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	4a02      	ldr	r2, [pc, #8]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80027f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027fa:	60d3      	str	r3, [r2, #12]
 80027fc:	e014      	b.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002808:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800280c:	d10c      	bne.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	3304      	adds	r3, #4
 8002812:	2101      	movs	r1, #1
 8002814:	4618      	mov	r0, r3
 8002816:	f000 f8f5 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 800281a:	4603      	mov	r3, r0
 800281c:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 800281e:	7ffb      	ldrb	r3, [r7, #31]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8002824:	7ffb      	ldrb	r3, [r7, #31]
 8002826:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d04a      	beq.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002838:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800283c:	d108      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x554>
 800283e:	4b70      	ldr	r3, [pc, #448]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002840:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002844:	4a6e      	ldr	r2, [pc, #440]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002846:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800284a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800284e:	e012      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002850:	4b6b      	ldr	r3, [pc, #428]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002856:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800285e:	4968      	ldr	r1, [pc, #416]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002860:	4313      	orrs	r3, r2
 8002862:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002866:	4b66      	ldr	r3, [pc, #408]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002868:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800286c:	4a64      	ldr	r2, [pc, #400]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800286e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002872:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800287a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800287e:	d10d      	bne.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3304      	adds	r3, #4
 8002884:	2101      	movs	r1, #1
 8002886:	4618      	mov	r0, r3
 8002888:	f000 f8bc 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 800288c:	4603      	mov	r3, r0
 800288e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002890:	7ffb      	ldrb	r3, [r7, #31]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d019      	beq.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8002896:	7ffb      	ldrb	r3, [r7, #31]
 8002898:	77bb      	strb	r3, [r7, #30]
 800289a:	e016      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028a4:	d106      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028a6:	4b56      	ldr	r3, [pc, #344]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	4a55      	ldr	r2, [pc, #340]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028b0:	60d3      	str	r3, [r2, #12]
 80028b2:	e00a      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028bc:	d105      	bne.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028be:	4b50      	ldr	r3, [pc, #320]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	4a4f      	ldr	r2, [pc, #316]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c8:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d028      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028e4:	4946      	ldr	r1, [pc, #280]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028f4:	d106      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028f6:	4b42      	ldr	r3, [pc, #264]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	4a41      	ldr	r2, [pc, #260]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80028fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002900:	60d3      	str	r3, [r2, #12]
 8002902:	e011      	b.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800290c:	d10c      	bne.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3304      	adds	r3, #4
 8002912:	2101      	movs	r1, #1
 8002914:	4618      	mov	r0, r3
 8002916:	f000 f875 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 800291a:	4603      	mov	r3, r0
 800291c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800291e:	7ffb      	ldrb	r3, [r7, #31]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8002924:	7ffb      	ldrb	r3, [r7, #31]
 8002926:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01e      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002934:	4b32      	ldr	r3, [pc, #200]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002944:	492e      	ldr	r1, [pc, #184]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002946:	4313      	orrs	r3, r2
 8002948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002952:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002956:	d10c      	bne.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3304      	adds	r3, #4
 800295c:	2102      	movs	r1, #2
 800295e:	4618      	mov	r0, r3
 8002960:	f000 f850 	bl	8002a04 <RCCEx_PLLSAI1_Config>
 8002964:	4603      	mov	r3, r0
 8002966:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002968:	7ffb      	ldrb	r3, [r7, #31]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 800296e:	7ffb      	ldrb	r3, [r7, #31]
 8002970:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00b      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800297e:	4b20      	ldr	r3, [pc, #128]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002980:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002984:	f023 0204 	bic.w	r2, r3, #4
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800298e:	491c      	ldr	r1, [pc, #112]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8002990:	4313      	orrs	r3, r2
 8002992:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00b      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80029a2:	4b17      	ldr	r3, [pc, #92]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029a8:	f023 0218 	bic.w	r2, r3, #24
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b2:	4913      	ldr	r1, [pc, #76]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d017      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80029c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029cc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029d6:	490a      	ldr	r1, [pc, #40]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029e8:	d105      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029ea:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	4a04      	ldr	r2, [pc, #16]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80029f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029f4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80029f6:	7fbb      	ldrb	r3, [r7, #30]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3720      	adds	r7, #32
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40021000 	.word	0x40021000

08002a04 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2b03      	cmp	r3, #3
 8002a18:	d018      	beq.n	8002a4c <RCCEx_PLLSAI1_Config+0x48>
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d81f      	bhi.n	8002a5e <RCCEx_PLLSAI1_Config+0x5a>
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d002      	beq.n	8002a28 <RCCEx_PLLSAI1_Config+0x24>
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d009      	beq.n	8002a3a <RCCEx_PLLSAI1_Config+0x36>
 8002a26:	e01a      	b.n	8002a5e <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a28:	4b65      	ldr	r3, [pc, #404]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d117      	bne.n	8002a64 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a38:	e014      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a3a:	4b61      	ldr	r3, [pc, #388]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d110      	bne.n	8002a68 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a4a:	e00d      	b.n	8002a68 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8002a4c:	4b5c      	ldr	r3, [pc, #368]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d109      	bne.n	8002a6c <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a5c:	e006      	b.n	8002a6c <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
      break;
 8002a62:	e004      	b.n	8002a6e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8002a64:	bf00      	nop
 8002a66:	e002      	b.n	8002a6e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8002a68:	bf00      	nop
 8002a6a:	e000      	b.n	8002a6e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8002a6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f040 809f 	bne.w	8002bb4 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a76:	4b52      	ldr	r3, [pc, #328]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a51      	ldr	r2, [pc, #324]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a82:	f7fe f94f 	bl	8000d24 <HAL_GetTick>
 8002a86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a88:	e00f      	b.n	8002aaa <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a8a:	f7fe f94b 	bl	8000d24 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d908      	bls.n	8002aaa <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a98:	4b49      	ldr	r3, [pc, #292]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d009      	beq.n	8002ab8 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002aa8:	e006      	b.n	8002ab8 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002aaa:	4b45      	ldr	r3, [pc, #276]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1e9      	bne.n	8002a8a <RCCEx_PLLSAI1_Config+0x86>
 8002ab6:	e000      	b.n	8002aba <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8002ab8:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d179      	bne.n	8002bb4 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d116      	bne.n	8002af4 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002ac8:	691a      	ldr	r2, [r3, #16]
 8002aca:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1c0>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	6892      	ldr	r2, [r2, #8]
 8002ad2:	0211      	lsls	r1, r2, #8
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	68d2      	ldr	r2, [r2, #12]
 8002ad8:	06d2      	lsls	r2, r2, #27
 8002ada:	4311      	orrs	r1, r2
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6852      	ldr	r2, [r2, #4]
 8002ae0:	3a01      	subs	r2, #1
 8002ae2:	0112      	lsls	r2, r2, #4
 8002ae4:	4311      	orrs	r1, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	4934      	ldr	r1, [pc, #208]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	610b      	str	r3, [r1, #16]
 8002af2:	e033      	b.n	8002b5c <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d118      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002afa:	4b31      	ldr	r3, [pc, #196]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	4b32      	ldr	r3, [pc, #200]	@ (8002bc8 <RCCEx_PLLSAI1_Config+0x1c4>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6892      	ldr	r2, [r2, #8]
 8002b06:	0211      	lsls	r1, r2, #8
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6912      	ldr	r2, [r2, #16]
 8002b0c:	0852      	lsrs	r2, r2, #1
 8002b0e:	3a01      	subs	r2, #1
 8002b10:	0552      	lsls	r2, r2, #21
 8002b12:	4311      	orrs	r1, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6852      	ldr	r2, [r2, #4]
 8002b18:	3a01      	subs	r2, #1
 8002b1a:	0112      	lsls	r2, r2, #4
 8002b1c:	4311      	orrs	r1, r2
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	6812      	ldr	r2, [r2, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	4926      	ldr	r1, [pc, #152]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	610b      	str	r3, [r1, #16]
 8002b2a:	e017      	b.n	8002b5c <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b2c:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b2e:	691a      	ldr	r2, [r3, #16]
 8002b30:	4b26      	ldr	r3, [pc, #152]	@ (8002bcc <RCCEx_PLLSAI1_Config+0x1c8>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6892      	ldr	r2, [r2, #8]
 8002b38:	0211      	lsls	r1, r2, #8
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6952      	ldr	r2, [r2, #20]
 8002b3e:	0852      	lsrs	r2, r2, #1
 8002b40:	3a01      	subs	r2, #1
 8002b42:	0652      	lsls	r2, r2, #25
 8002b44:	4311      	orrs	r1, r2
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	6852      	ldr	r2, [r2, #4]
 8002b4a:	3a01      	subs	r2, #1
 8002b4c:	0112      	lsls	r2, r2, #4
 8002b4e:	4311      	orrs	r1, r2
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6812      	ldr	r2, [r2, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	491a      	ldr	r1, [pc, #104]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b5c:	4b18      	ldr	r3, [pc, #96]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a17      	ldr	r2, [pc, #92]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b62:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b68:	f7fe f8dc 	bl	8000d24 <HAL_GetTick>
 8002b6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b6e:	e00f      	b.n	8002b90 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b70:	f7fe f8d8 	bl	8000d24 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d908      	bls.n	8002b90 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d109      	bne.n	8002b9e <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8002b8e:	e006      	b.n	8002b9e <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b90:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0e9      	beq.n	8002b70 <RCCEx_PLLSAI1_Config+0x16c>
 8002b9c:	e000      	b.n	8002ba0 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8002b9e:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d106      	bne.n	8002bb4 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8002ba6:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	4904      	ldr	r1, [pc, #16]	@ (8002bc0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	07ff800c 	.word	0x07ff800c
 8002bc8:	ff9f800c 	.word	0xff9f800c
 8002bcc:	f9ff800c 	.word	0xf9ff800c

08002bd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d018      	beq.n	8002c18 <RCCEx_PLLSAI2_Config+0x48>
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d81f      	bhi.n	8002c2a <RCCEx_PLLSAI2_Config+0x5a>
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d002      	beq.n	8002bf4 <RCCEx_PLLSAI2_Config+0x24>
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d009      	beq.n	8002c06 <RCCEx_PLLSAI2_Config+0x36>
 8002bf2:	e01a      	b.n	8002c2a <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bf4:	4b4a      	ldr	r3, [pc, #296]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d117      	bne.n	8002c30 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c04:	e014      	b.n	8002c30 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c06:	4b46      	ldr	r3, [pc, #280]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d110      	bne.n	8002c34 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c16:	e00d      	b.n	8002c34 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8002c18:	4b41      	ldr	r3, [pc, #260]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d109      	bne.n	8002c38 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c28:	e006      	b.n	8002c38 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
      break;
 8002c2e:	e004      	b.n	8002c3a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8002c30:	bf00      	nop
 8002c32:	e002      	b.n	8002c3a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8002c34:	bf00      	nop
 8002c36:	e000      	b.n	8002c3a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8002c38:	bf00      	nop
  }

  if (status == HAL_OK)
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d169      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c40:	4b37      	ldr	r3, [pc, #220]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a36      	ldr	r2, [pc, #216]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c4c:	f7fe f86a 	bl	8000d24 <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c52:	e00f      	b.n	8002c74 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c54:	f7fe f866 	bl	8000d24 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d908      	bls.n	8002c74 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c62:	4b2f      	ldr	r3, [pc, #188]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002c72:	e006      	b.n	8002c82 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c74:	4b2a      	ldr	r3, [pc, #168]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e9      	bne.n	8002c54 <RCCEx_PLLSAI2_Config+0x84>
 8002c80:	e000      	b.n	8002c84 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8002c82:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d144      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d115      	bne.n	8002cbc <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c90:	4b23      	ldr	r3, [pc, #140]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002c92:	695a      	ldr	r2, [r3, #20]
 8002c94:	4b23      	ldr	r3, [pc, #140]	@ (8002d24 <RCCEx_PLLSAI2_Config+0x154>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6892      	ldr	r2, [r2, #8]
 8002c9c:	0211      	lsls	r1, r2, #8
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	68d2      	ldr	r2, [r2, #12]
 8002ca2:	06d2      	lsls	r2, r2, #27
 8002ca4:	4311      	orrs	r1, r2
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6852      	ldr	r2, [r2, #4]
 8002caa:	3a01      	subs	r2, #1
 8002cac:	0112      	lsls	r2, r2, #4
 8002cae:	4311      	orrs	r1, r2
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	491a      	ldr	r1, [pc, #104]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002cbc:	4b18      	ldr	r3, [pc, #96]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a17      	ldr	r2, [pc, #92]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc8:	f7fe f82c 	bl	8000d24 <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cce:	e00f      	b.n	8002cf0 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cd0:	f7fe f828 	bl	8000d24 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d908      	bls.n	8002cf0 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d109      	bne.n	8002cfe <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8002cee:	e006      	b.n	8002cfe <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0e9      	beq.n	8002cd0 <RCCEx_PLLSAI2_Config+0x100>
 8002cfc:	e000      	b.n	8002d00 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8002cfe:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d106      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002d08:	695a      	ldr	r2, [r3, #20]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	4904      	ldr	r1, [pc, #16]	@ (8002d20 <RCCEx_PLLSAI2_Config+0x150>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	07ff800c 	.word	0x07ff800c

08002d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e042      	b.n	8002dc0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d106      	bne.n	8002d52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7fd fd9f 	bl	8000890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2224      	movs	r2, #36	@ 0x24
 8002d56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0201 	bic.w	r2, r2, #1
 8002d68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 fb28 	bl	80033c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f825 	bl	8002dc8 <UART_SetConfig>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e01b      	b.n	8002dc0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002da6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 fba7 	bl	800350c <UART_CheckIdleState>
 8002dbe:	4603      	mov	r3, r0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dcc:	b08c      	sub	sp, #48	@ 0x30
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	431a      	orrs	r2, r3
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	4baa      	ldr	r3, [pc, #680]	@ (80030a0 <UART_SetConfig+0x2d8>)
 8002df8:	4013      	ands	r3, r2
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e00:	430b      	orrs	r3, r1
 8002e02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a9f      	ldr	r2, [pc, #636]	@ (80030a4 <UART_SetConfig+0x2dc>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d004      	beq.n	8002e34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e30:	4313      	orrs	r3, r2
 8002e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002e3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e52:	f023 010f 	bic.w	r1, r3, #15
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a90      	ldr	r2, [pc, #576]	@ (80030a8 <UART_SetConfig+0x2e0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d125      	bne.n	8002eb8 <UART_SetConfig+0xf0>
 8002e6c:	4b8f      	ldr	r3, [pc, #572]	@ (80030ac <UART_SetConfig+0x2e4>)
 8002e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d81a      	bhi.n	8002eb0 <UART_SetConfig+0xe8>
 8002e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e80 <UART_SetConfig+0xb8>)
 8002e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e80:	08002e91 	.word	0x08002e91
 8002e84:	08002ea1 	.word	0x08002ea1
 8002e88:	08002e99 	.word	0x08002e99
 8002e8c:	08002ea9 	.word	0x08002ea9
 8002e90:	2301      	movs	r3, #1
 8002e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e96:	e116      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002e98:	2302      	movs	r3, #2
 8002e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e9e:	e112      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ea6:	e10e      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eae:	e10a      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002eb0:	2310      	movs	r3, #16
 8002eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eb6:	e106      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a7c      	ldr	r2, [pc, #496]	@ (80030b0 <UART_SetConfig+0x2e8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d138      	bne.n	8002f34 <UART_SetConfig+0x16c>
 8002ec2:	4b7a      	ldr	r3, [pc, #488]	@ (80030ac <UART_SetConfig+0x2e4>)
 8002ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b0c      	cmp	r3, #12
 8002ece:	d82d      	bhi.n	8002f2c <UART_SetConfig+0x164>
 8002ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed8 <UART_SetConfig+0x110>)
 8002ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed6:	bf00      	nop
 8002ed8:	08002f0d 	.word	0x08002f0d
 8002edc:	08002f2d 	.word	0x08002f2d
 8002ee0:	08002f2d 	.word	0x08002f2d
 8002ee4:	08002f2d 	.word	0x08002f2d
 8002ee8:	08002f1d 	.word	0x08002f1d
 8002eec:	08002f2d 	.word	0x08002f2d
 8002ef0:	08002f2d 	.word	0x08002f2d
 8002ef4:	08002f2d 	.word	0x08002f2d
 8002ef8:	08002f15 	.word	0x08002f15
 8002efc:	08002f2d 	.word	0x08002f2d
 8002f00:	08002f2d 	.word	0x08002f2d
 8002f04:	08002f2d 	.word	0x08002f2d
 8002f08:	08002f25 	.word	0x08002f25
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f12:	e0d8      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f14:	2302      	movs	r3, #2
 8002f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f1a:	e0d4      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f22:	e0d0      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f24:	2308      	movs	r3, #8
 8002f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f2a:	e0cc      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f2c:	2310      	movs	r3, #16
 8002f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f32:	e0c8      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a5e      	ldr	r2, [pc, #376]	@ (80030b4 <UART_SetConfig+0x2ec>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d125      	bne.n	8002f8a <UART_SetConfig+0x1c2>
 8002f3e:	4b5b      	ldr	r3, [pc, #364]	@ (80030ac <UART_SetConfig+0x2e4>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f48:	2b30      	cmp	r3, #48	@ 0x30
 8002f4a:	d016      	beq.n	8002f7a <UART_SetConfig+0x1b2>
 8002f4c:	2b30      	cmp	r3, #48	@ 0x30
 8002f4e:	d818      	bhi.n	8002f82 <UART_SetConfig+0x1ba>
 8002f50:	2b20      	cmp	r3, #32
 8002f52:	d00a      	beq.n	8002f6a <UART_SetConfig+0x1a2>
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d814      	bhi.n	8002f82 <UART_SetConfig+0x1ba>
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <UART_SetConfig+0x19a>
 8002f5c:	2b10      	cmp	r3, #16
 8002f5e:	d008      	beq.n	8002f72 <UART_SetConfig+0x1aa>
 8002f60:	e00f      	b.n	8002f82 <UART_SetConfig+0x1ba>
 8002f62:	2300      	movs	r3, #0
 8002f64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f68:	e0ad      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f70:	e0a9      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f72:	2304      	movs	r3, #4
 8002f74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f78:	e0a5      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f7a:	2308      	movs	r3, #8
 8002f7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f80:	e0a1      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f82:	2310      	movs	r3, #16
 8002f84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f88:	e09d      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a4a      	ldr	r2, [pc, #296]	@ (80030b8 <UART_SetConfig+0x2f0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d125      	bne.n	8002fe0 <UART_SetConfig+0x218>
 8002f94:	4b45      	ldr	r3, [pc, #276]	@ (80030ac <UART_SetConfig+0x2e4>)
 8002f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fa0:	d016      	beq.n	8002fd0 <UART_SetConfig+0x208>
 8002fa2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fa4:	d818      	bhi.n	8002fd8 <UART_SetConfig+0x210>
 8002fa6:	2b80      	cmp	r3, #128	@ 0x80
 8002fa8:	d00a      	beq.n	8002fc0 <UART_SetConfig+0x1f8>
 8002faa:	2b80      	cmp	r3, #128	@ 0x80
 8002fac:	d814      	bhi.n	8002fd8 <UART_SetConfig+0x210>
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <UART_SetConfig+0x1f0>
 8002fb2:	2b40      	cmp	r3, #64	@ 0x40
 8002fb4:	d008      	beq.n	8002fc8 <UART_SetConfig+0x200>
 8002fb6:	e00f      	b.n	8002fd8 <UART_SetConfig+0x210>
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fbe:	e082      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fc6:	e07e      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002fc8:	2304      	movs	r3, #4
 8002fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fce:	e07a      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fd6:	e076      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002fd8:	2310      	movs	r3, #16
 8002fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fde:	e072      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a35      	ldr	r2, [pc, #212]	@ (80030bc <UART_SetConfig+0x2f4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d12a      	bne.n	8003040 <UART_SetConfig+0x278>
 8002fea:	4b30      	ldr	r3, [pc, #192]	@ (80030ac <UART_SetConfig+0x2e4>)
 8002fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ff4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ff8:	d01a      	beq.n	8003030 <UART_SetConfig+0x268>
 8002ffa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ffe:	d81b      	bhi.n	8003038 <UART_SetConfig+0x270>
 8003000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003004:	d00c      	beq.n	8003020 <UART_SetConfig+0x258>
 8003006:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800300a:	d815      	bhi.n	8003038 <UART_SetConfig+0x270>
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <UART_SetConfig+0x250>
 8003010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003014:	d008      	beq.n	8003028 <UART_SetConfig+0x260>
 8003016:	e00f      	b.n	8003038 <UART_SetConfig+0x270>
 8003018:	2300      	movs	r3, #0
 800301a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800301e:	e052      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003020:	2302      	movs	r3, #2
 8003022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003026:	e04e      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003028:	2304      	movs	r3, #4
 800302a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800302e:	e04a      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003030:	2308      	movs	r3, #8
 8003032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003036:	e046      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003038:	2310      	movs	r3, #16
 800303a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800303e:	e042      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a17      	ldr	r2, [pc, #92]	@ (80030a4 <UART_SetConfig+0x2dc>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d13a      	bne.n	80030c0 <UART_SetConfig+0x2f8>
 800304a:	4b18      	ldr	r3, [pc, #96]	@ (80030ac <UART_SetConfig+0x2e4>)
 800304c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003050:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003054:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003058:	d01a      	beq.n	8003090 <UART_SetConfig+0x2c8>
 800305a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800305e:	d81b      	bhi.n	8003098 <UART_SetConfig+0x2d0>
 8003060:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003064:	d00c      	beq.n	8003080 <UART_SetConfig+0x2b8>
 8003066:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800306a:	d815      	bhi.n	8003098 <UART_SetConfig+0x2d0>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <UART_SetConfig+0x2b0>
 8003070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003074:	d008      	beq.n	8003088 <UART_SetConfig+0x2c0>
 8003076:	e00f      	b.n	8003098 <UART_SetConfig+0x2d0>
 8003078:	2300      	movs	r3, #0
 800307a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800307e:	e022      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003080:	2302      	movs	r3, #2
 8003082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003086:	e01e      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003088:	2304      	movs	r3, #4
 800308a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800308e:	e01a      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003090:	2308      	movs	r3, #8
 8003092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003096:	e016      	b.n	80030c6 <UART_SetConfig+0x2fe>
 8003098:	2310      	movs	r3, #16
 800309a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800309e:	e012      	b.n	80030c6 <UART_SetConfig+0x2fe>
 80030a0:	cfff69f3 	.word	0xcfff69f3
 80030a4:	40008000 	.word	0x40008000
 80030a8:	40013800 	.word	0x40013800
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40004400 	.word	0x40004400
 80030b4:	40004800 	.word	0x40004800
 80030b8:	40004c00 	.word	0x40004c00
 80030bc:	40005000 	.word	0x40005000
 80030c0:	2310      	movs	r3, #16
 80030c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4ab0      	ldr	r2, [pc, #704]	@ (800338c <UART_SetConfig+0x5c4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	f040 809b 	bne.w	8003208 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d827      	bhi.n	800312a <UART_SetConfig+0x362>
 80030da:	a201      	add	r2, pc, #4	@ (adr r2, 80030e0 <UART_SetConfig+0x318>)
 80030dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e0:	08003105 	.word	0x08003105
 80030e4:	0800310d 	.word	0x0800310d
 80030e8:	08003115 	.word	0x08003115
 80030ec:	0800312b 	.word	0x0800312b
 80030f0:	0800311b 	.word	0x0800311b
 80030f4:	0800312b 	.word	0x0800312b
 80030f8:	0800312b 	.word	0x0800312b
 80030fc:	0800312b 	.word	0x0800312b
 8003100:	08003123 	.word	0x08003123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003104:	f7ff f802 	bl	800210c <HAL_RCC_GetPCLK1Freq>
 8003108:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800310a:	e014      	b.n	8003136 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800310c:	f7ff f812 	bl	8002134 <HAL_RCC_GetPCLK2Freq>
 8003110:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003112:	e010      	b.n	8003136 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003114:	4b9e      	ldr	r3, [pc, #632]	@ (8003390 <UART_SetConfig+0x5c8>)
 8003116:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003118:	e00d      	b.n	8003136 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800311a:	f7fe ff47 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 800311e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003120:	e009      	b.n	8003136 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003128:	e005      	b.n	8003136 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 800312a:	2300      	movs	r3, #0
 800312c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003134:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 8130 	beq.w	800339e <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	4a94      	ldr	r2, [pc, #592]	@ (8003394 <UART_SetConfig+0x5cc>)
 8003144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003148:	461a      	mov	r2, r3
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003150:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	4413      	add	r3, r2
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	429a      	cmp	r2, r3
 8003160:	d305      	bcc.n	800316e <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	429a      	cmp	r2, r3
 800316c:	d903      	bls.n	8003176 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003174:	e113      	b.n	800339e <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	2200      	movs	r2, #0
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	60fa      	str	r2, [r7, #12]
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003182:	4a84      	ldr	r2, [pc, #528]	@ (8003394 <UART_SetConfig+0x5cc>)
 8003184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003188:	b29b      	uxth	r3, r3
 800318a:	2200      	movs	r2, #0
 800318c:	603b      	str	r3, [r7, #0]
 800318e:	607a      	str	r2, [r7, #4]
 8003190:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003194:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003198:	f7fd f84c 	bl	8000234 <__aeabi_uldivmod>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4610      	mov	r0, r2
 80031a2:	4619      	mov	r1, r3
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	020b      	lsls	r3, r1, #8
 80031ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031b2:	0202      	lsls	r2, r0, #8
 80031b4:	6979      	ldr	r1, [r7, #20]
 80031b6:	6849      	ldr	r1, [r1, #4]
 80031b8:	0849      	lsrs	r1, r1, #1
 80031ba:	2000      	movs	r0, #0
 80031bc:	460c      	mov	r4, r1
 80031be:	4605      	mov	r5, r0
 80031c0:	eb12 0804 	adds.w	r8, r2, r4
 80031c4:	eb43 0905 	adc.w	r9, r3, r5
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	469a      	mov	sl, r3
 80031d0:	4693      	mov	fp, r2
 80031d2:	4652      	mov	r2, sl
 80031d4:	465b      	mov	r3, fp
 80031d6:	4640      	mov	r0, r8
 80031d8:	4649      	mov	r1, r9
 80031da:	f7fd f82b 	bl	8000234 <__aeabi_uldivmod>
 80031de:	4602      	mov	r2, r0
 80031e0:	460b      	mov	r3, r1
 80031e2:	4613      	mov	r3, r2
 80031e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031ec:	d308      	bcc.n	8003200 <UART_SetConfig+0x438>
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031f4:	d204      	bcs.n	8003200 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6a3a      	ldr	r2, [r7, #32]
 80031fc:	60da      	str	r2, [r3, #12]
 80031fe:	e0ce      	b.n	800339e <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003206:	e0ca      	b.n	800339e <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003210:	d166      	bne.n	80032e0 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8003212:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003216:	2b08      	cmp	r3, #8
 8003218:	d827      	bhi.n	800326a <UART_SetConfig+0x4a2>
 800321a:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <UART_SetConfig+0x458>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	08003245 	.word	0x08003245
 8003224:	0800324d 	.word	0x0800324d
 8003228:	08003255 	.word	0x08003255
 800322c:	0800326b 	.word	0x0800326b
 8003230:	0800325b 	.word	0x0800325b
 8003234:	0800326b 	.word	0x0800326b
 8003238:	0800326b 	.word	0x0800326b
 800323c:	0800326b 	.word	0x0800326b
 8003240:	08003263 	.word	0x08003263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003244:	f7fe ff62 	bl	800210c <HAL_RCC_GetPCLK1Freq>
 8003248:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800324a:	e014      	b.n	8003276 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800324c:	f7fe ff72 	bl	8002134 <HAL_RCC_GetPCLK2Freq>
 8003250:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003252:	e010      	b.n	8003276 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003254:	4b4e      	ldr	r3, [pc, #312]	@ (8003390 <UART_SetConfig+0x5c8>)
 8003256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003258:	e00d      	b.n	8003276 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800325a:	f7fe fea7 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 800325e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003260:	e009      	b.n	8003276 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003268:	e005      	b.n	8003276 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003274:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 8090 	beq.w	800339e <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	4a44      	ldr	r2, [pc, #272]	@ (8003394 <UART_SetConfig+0x5cc>)
 8003284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003288:	461a      	mov	r2, r3
 800328a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003290:	005a      	lsls	r2, r3, #1
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	085b      	lsrs	r3, r3, #1
 8003298:	441a      	add	r2, r3
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	2b0f      	cmp	r3, #15
 80032a8:	d916      	bls.n	80032d8 <UART_SetConfig+0x510>
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b0:	d212      	bcs.n	80032d8 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032b2:	6a3b      	ldr	r3, [r7, #32]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	f023 030f 	bic.w	r3, r3, #15
 80032ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	085b      	lsrs	r3, r3, #1
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	8bfb      	ldrh	r3, [r7, #30]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	8bfa      	ldrh	r2, [r7, #30]
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	e062      	b.n	800339e <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80032de:	e05e      	b.n	800339e <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d828      	bhi.n	800333a <UART_SetConfig+0x572>
 80032e8:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <UART_SetConfig+0x528>)
 80032ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ee:	bf00      	nop
 80032f0:	08003315 	.word	0x08003315
 80032f4:	0800331d 	.word	0x0800331d
 80032f8:	08003325 	.word	0x08003325
 80032fc:	0800333b 	.word	0x0800333b
 8003300:	0800332b 	.word	0x0800332b
 8003304:	0800333b 	.word	0x0800333b
 8003308:	0800333b 	.word	0x0800333b
 800330c:	0800333b 	.word	0x0800333b
 8003310:	08003333 	.word	0x08003333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003314:	f7fe fefa 	bl	800210c <HAL_RCC_GetPCLK1Freq>
 8003318:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800331a:	e014      	b.n	8003346 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800331c:	f7fe ff0a 	bl	8002134 <HAL_RCC_GetPCLK2Freq>
 8003320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003322:	e010      	b.n	8003346 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003324:	4b1a      	ldr	r3, [pc, #104]	@ (8003390 <UART_SetConfig+0x5c8>)
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003328:	e00d      	b.n	8003346 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800332a:	f7fe fe3f 	bl	8001fac <HAL_RCC_GetSysClockFreq>
 800332e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003330:	e009      	b.n	8003346 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003338:	e005      	b.n	8003346 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003344:	bf00      	nop
    }

    if (pclk != 0U)
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	2b00      	cmp	r3, #0
 800334a:	d028      	beq.n	800339e <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	4a10      	ldr	r2, [pc, #64]	@ (8003394 <UART_SetConfig+0x5cc>)
 8003352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003356:	461a      	mov	r2, r3
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	fbb3 f2f2 	udiv	r2, r3, r2
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	085b      	lsrs	r3, r3, #1
 8003364:	441a      	add	r2, r3
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	fbb2 f3f3 	udiv	r3, r2, r3
 800336e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003370:	6a3b      	ldr	r3, [r7, #32]
 8003372:	2b0f      	cmp	r3, #15
 8003374:	d910      	bls.n	8003398 <UART_SetConfig+0x5d0>
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800337c:	d20c      	bcs.n	8003398 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	b29a      	uxth	r2, r3
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	60da      	str	r2, [r3, #12]
 8003388:	e009      	b.n	800339e <UART_SetConfig+0x5d6>
 800338a:	bf00      	nop
 800338c:	40008000 	.word	0x40008000
 8003390:	00f42400 	.word	0x00f42400
 8003394:	08003ad4 	.word	0x08003ad4
      }
      else
      {
        ret = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	2200      	movs	r2, #0
 80033b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	2200      	movs	r2, #0
 80033b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80033ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3730      	adds	r7, #48	@ 0x30
 80033c2:	46bd      	mov	sp, r7
 80033c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080033c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00a      	beq.n	80033f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00a      	beq.n	8003436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347e:	f003 0320 	and.w	r3, r3, #32
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01a      	beq.n	80034de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034c6:	d10a      	bne.n	80034de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	605a      	str	r2, [r3, #4]
  }
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b098      	sub	sp, #96	@ 0x60
 8003510:	af02      	add	r7, sp, #8
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800351c:	f7fd fc02 	bl	8000d24 <HAL_GetTick>
 8003520:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0308 	and.w	r3, r3, #8
 800352c:	2b08      	cmp	r3, #8
 800352e:	d12f      	bne.n	8003590 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003538:	2200      	movs	r2, #0
 800353a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f88e 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d022      	beq.n	8003590 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800355a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800355e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003568:	647b      	str	r3, [r7, #68]	@ 0x44
 800356a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800356e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e6      	bne.n	800354a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e063      	b.n	8003658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b04      	cmp	r3, #4
 800359c:	d149      	bne.n	8003632 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800359e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035a6:	2200      	movs	r2, #0
 80035a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f857 	bl	8003660 <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03c      	beq.n	8003632 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	e853 3f00 	ldrex	r3, [r3]
 80035c4:	623b      	str	r3, [r7, #32]
   return(result);
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80035d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035de:	e841 2300 	strex	r3, r2, [r1]
 80035e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1e6      	bne.n	80035b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	3308      	adds	r3, #8
 80035f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	e853 3f00 	ldrex	r3, [r3]
 80035f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	3308      	adds	r3, #8
 8003608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800360a:	61fa      	str	r2, [r7, #28]
 800360c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360e:	69b9      	ldr	r1, [r7, #24]
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	e841 2300 	strex	r3, r2, [r1]
 8003616:	617b      	str	r3, [r7, #20]
   return(result);
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1e5      	bne.n	80035ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e012      	b.n	8003658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3758      	adds	r7, #88	@ 0x58
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	603b      	str	r3, [r7, #0]
 800366c:	4613      	mov	r3, r2
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003670:	e04f      	b.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d04b      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367a:	f7fd fb53 	bl	8000d24 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	429a      	cmp	r2, r3
 8003688:	d302      	bcc.n	8003690 <UART_WaitOnFlagUntilTimeout+0x30>
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e04e      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d037      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2b80      	cmp	r3, #128	@ 0x80
 80036a6:	d034      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b40      	cmp	r3, #64	@ 0x40
 80036ac:	d031      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d110      	bne.n	80036de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2208      	movs	r2, #8
 80036c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 f838 	bl	800373a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2208      	movs	r2, #8
 80036ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e029      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ec:	d111      	bne.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f81e 	bl	800373a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e00f      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69da      	ldr	r2, [r3, #28]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	4013      	ands	r3, r2
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	429a      	cmp	r2, r3
 8003720:	bf0c      	ite	eq
 8003722:	2301      	moveq	r3, #1
 8003724:	2300      	movne	r3, #0
 8003726:	b2db      	uxtb	r3, r3
 8003728:	461a      	mov	r2, r3
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	429a      	cmp	r2, r3
 800372e:	d0a0      	beq.n	8003672 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800373a:	b480      	push	{r7}
 800373c:	b095      	sub	sp, #84	@ 0x54
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003760:	643b      	str	r3, [r7, #64]	@ 0x40
 8003762:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003764:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003766:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003768:	e841 2300 	strex	r3, r2, [r1]
 800376c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800376e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e6      	bne.n	8003742 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3308      	adds	r3, #8
 800377a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	e853 3f00 	ldrex	r3, [r3]
 8003782:	61fb      	str	r3, [r7, #28]
   return(result);
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378a:	f023 0301 	bic.w	r3, r3, #1
 800378e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3308      	adds	r3, #8
 8003796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800379e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a0:	e841 2300 	strex	r3, r2, [r1]
 80037a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e3      	bne.n	8003774 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d118      	bne.n	80037e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	e853 3f00 	ldrex	r3, [r3]
 80037c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f023 0310 	bic.w	r3, r3, #16
 80037c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037d2:	61bb      	str	r3, [r7, #24]
 80037d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	6979      	ldr	r1, [r7, #20]
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	e841 2300 	strex	r3, r2, [r1]
 80037de:	613b      	str	r3, [r7, #16]
   return(result);
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1e6      	bne.n	80037b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80037fa:	bf00      	nop
 80037fc:	3754      	adds	r7, #84	@ 0x54
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_UARTEx_DisableFifoMode+0x16>
 8003818:	2302      	movs	r3, #2
 800381a:	e027      	b.n	800386c <HAL_UARTEx_DisableFifoMode+0x66>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	@ 0x24
 8003828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800384a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800388c:	2302      	movs	r3, #2
 800388e:	e02d      	b.n	80038ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2224      	movs	r2, #36	@ 0x24
 800389c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0201 	bic.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f84f 	bl	8003970 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2220      	movs	r2, #32
 80038de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003908:	2302      	movs	r3, #2
 800390a:	e02d      	b.n	8003968 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2224      	movs	r2, #36	@ 0x24
 8003918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0201 	bic.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f811 	bl	8003970 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800397c:	2b00      	cmp	r3, #0
 800397e:	d108      	bne.n	8003992 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003990:	e031      	b.n	80039f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003992:	2308      	movs	r3, #8
 8003994:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003996:	2308      	movs	r3, #8
 8003998:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	0e5b      	lsrs	r3, r3, #25
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	0f5b      	lsrs	r3, r3, #29
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039ba:	7bbb      	ldrb	r3, [r7, #14]
 80039bc:	7b3a      	ldrb	r2, [r7, #12]
 80039be:	4911      	ldr	r1, [pc, #68]	@ (8003a04 <UARTEx_SetNbDataToProcess+0x94>)
 80039c0:	5c8a      	ldrb	r2, [r1, r2]
 80039c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80039c6:	7b3a      	ldrb	r2, [r7, #12]
 80039c8:	490f      	ldr	r1, [pc, #60]	@ (8003a08 <UARTEx_SetNbDataToProcess+0x98>)
 80039ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	7b7a      	ldrb	r2, [r7, #13]
 80039dc:	4909      	ldr	r1, [pc, #36]	@ (8003a04 <UARTEx_SetNbDataToProcess+0x94>)
 80039de:	5c8a      	ldrb	r2, [r1, r2]
 80039e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80039e4:	7b7a      	ldrb	r2, [r7, #13]
 80039e6:	4908      	ldr	r1, [pc, #32]	@ (8003a08 <UARTEx_SetNbDataToProcess+0x98>)
 80039e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80039f6:	bf00      	nop
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	08003aec 	.word	0x08003aec
 8003a08:	08003af4 	.word	0x08003af4

08003a0c <memset>:
 8003a0c:	4402      	add	r2, r0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d100      	bne.n	8003a16 <memset+0xa>
 8003a14:	4770      	bx	lr
 8003a16:	f803 1b01 	strb.w	r1, [r3], #1
 8003a1a:	e7f9      	b.n	8003a10 <memset+0x4>

08003a1c <__libc_init_array>:
 8003a1c:	b570      	push	{r4, r5, r6, lr}
 8003a1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003a54 <__libc_init_array+0x38>)
 8003a20:	2600      	movs	r6, #0
 8003a22:	4c0d      	ldr	r4, [pc, #52]	@ (8003a58 <__libc_init_array+0x3c>)
 8003a24:	1b64      	subs	r4, r4, r5
 8003a26:	10a4      	asrs	r4, r4, #2
 8003a28:	42a6      	cmp	r6, r4
 8003a2a:	d109      	bne.n	8003a40 <__libc_init_array+0x24>
 8003a2c:	4d0b      	ldr	r5, [pc, #44]	@ (8003a5c <__libc_init_array+0x40>)
 8003a2e:	2600      	movs	r6, #0
 8003a30:	4c0b      	ldr	r4, [pc, #44]	@ (8003a60 <__libc_init_array+0x44>)
 8003a32:	f000 f817 	bl	8003a64 <_init>
 8003a36:	1b64      	subs	r4, r4, r5
 8003a38:	10a4      	asrs	r4, r4, #2
 8003a3a:	42a6      	cmp	r6, r4
 8003a3c:	d105      	bne.n	8003a4a <__libc_init_array+0x2e>
 8003a3e:	bd70      	pop	{r4, r5, r6, pc}
 8003a40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a44:	3601      	adds	r6, #1
 8003a46:	4798      	blx	r3
 8003a48:	e7ee      	b.n	8003a28 <__libc_init_array+0xc>
 8003a4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a4e:	3601      	adds	r6, #1
 8003a50:	4798      	blx	r3
 8003a52:	e7f2      	b.n	8003a3a <__libc_init_array+0x1e>
 8003a54:	08003b04 	.word	0x08003b04
 8003a58:	08003b04 	.word	0x08003b04
 8003a5c:	08003b04 	.word	0x08003b04
 8003a60:	08003b08 	.word	0x08003b08

08003a64 <_init>:
 8003a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a66:	bf00      	nop
 8003a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a6a:	bc08      	pop	{r3}
 8003a6c:	469e      	mov	lr, r3
 8003a6e:	4770      	bx	lr

08003a70 <_fini>:
 8003a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a72:	bf00      	nop
 8003a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a76:	bc08      	pop	{r3}
 8003a78:	469e      	mov	lr, r3
 8003a7a:	4770      	bx	lr
