!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.6	//
ADC_LFIFO_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define ADC_LFIFO_ADDR	2$/;"	c
ADC_RFIFO_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define ADC_RFIFO_ADDR	3$/;"	c
ADDRESS	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	/^} ADDRESS;$/;"	t	typeref:union:_Address
ADDR_BITS	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^parameter ADDR_BITS		= 20;$/;"	c
ADDR_WIDTH	ip/TERASIC_SEG7/SEG7_IF.v	/^parameter	ADDR_WIDTH		=	3;		$/;"	c
ALTERNATIVE_SETTING	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^UCHAR ALTERNATIVE_SETTING = 0;$/;"	v
AUDIO_ADC	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^module AUDIO_ADC($/;"	m
AUDIO_DAC	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^module AUDIO_DAC($/;"	m
AUDIO_IF	ip/TERASIC_AUDIO/AUDIO_IF.v	/^module AUDIO_IF($/;"	m
AUD_ADCDAT	DE2_115_NIOS_DEVICE_LED.v	/^input		          		AUD_ADCDAT;$/;"	p
AUD_ADCDAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		AUD_ADCDAT;$/;"	p
AUD_ADCLRCK	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_ADCLRCK;$/;"	p
AUD_ADCLRCK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_ADCLRCK;$/;"	p
AUD_BCLK	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_BCLK;$/;"	p
AUD_BCLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_BCLK;$/;"	p
AUD_DACDAT	DE2_115_NIOS_DEVICE_LED.v	/^output		        		AUD_DACDAT;$/;"	p
AUD_DACDAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		AUD_DACDAT;$/;"	p
AUD_DACLRCK	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_DACLRCK;$/;"	p
AUD_DACLRCK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		AUD_DACLRCK;$/;"	p
AUD_XCK	DE2_115_NIOS_DEVICE_LED.v	/^output		          	AUD_XCK;$/;"	p
AUD_XCK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	AUD_XCK;$/;"	p
A_bstatus_reg	cpu_test_bench.v	/^  input   [ 31: 0] A_bstatus_reg;$/;"	p
A_bstatus_reg	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_bstatus_reg;$/;"	p
A_cmp_result	cpu_test_bench.v	/^  input            A_cmp_result;$/;"	p
A_cmp_result	verilog_copies/cpu_test_bench.v	/^  input            A_cmp_result;$/;"	p
A_ctrl_exception	cpu_test_bench.v	/^  input            A_ctrl_exception;$/;"	p
A_ctrl_exception	verilog_copies/cpu_test_bench.v	/^  input            A_ctrl_exception;$/;"	p
A_ctrl_ld_non_bypass	cpu_test_bench.v	/^  input            A_ctrl_ld_non_bypass;$/;"	p
A_ctrl_ld_non_bypass	verilog_copies/cpu_test_bench.v	/^  input            A_ctrl_ld_non_bypass;$/;"	p
A_dst_regnum	cpu_test_bench.v	/^  input   [  4: 0] A_dst_regnum;$/;"	p
A_dst_regnum	verilog_copies/cpu_test_bench.v	/^  input   [  4: 0] A_dst_regnum;$/;"	p
A_en	cpu_test_bench.v	/^  input            A_en;$/;"	p
A_en	verilog_copies/cpu_test_bench.v	/^  input            A_en;$/;"	p
A_estatus_reg	cpu_test_bench.v	/^  input   [ 31: 0] A_estatus_reg;$/;"	p
A_estatus_reg	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_estatus_reg;$/;"	p
A_ienable_reg	cpu_test_bench.v	/^  input   [ 31: 0] A_ienable_reg;$/;"	p
A_ienable_reg	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_ienable_reg;$/;"	p
A_ipending_reg	cpu_test_bench.v	/^  input   [ 31: 0] A_ipending_reg;$/;"	p
A_ipending_reg	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_ipending_reg;$/;"	p
A_iw	cpu_test_bench.v	/^  input   [ 31: 0] A_iw;$/;"	p
A_iw	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_iw;$/;"	p
A_mem_baddr	cpu_test_bench.v	/^  reg     [ 27: 0] A_mem_baddr;$/;"	r
A_mem_baddr	verilog_copies/cpu_test_bench.v	/^  reg     [ 27: 0] A_mem_baddr;$/;"	r
A_mem_byte_en	cpu_test_bench.v	/^  input   [  3: 0] A_mem_byte_en;$/;"	p
A_mem_byte_en	verilog_copies/cpu_test_bench.v	/^  input   [  3: 0] A_mem_byte_en;$/;"	p
A_mul_cell_result	cpu_mult_cell.v	/^  output  [ 31: 0] A_mul_cell_result;$/;"	p
A_mul_cell_result	cpu_mult_cell.v	/^  wire    [ 31: 0] A_mul_cell_result;$/;"	n
A_mul_cell_result	verilog_copies/cpu_mult_cell.v	/^  output  [ 31: 0] A_mul_cell_result;$/;"	p
A_mul_cell_result	verilog_copies/cpu_mult_cell.v	/^  wire    [ 31: 0] A_mul_cell_result;$/;"	n
A_mul_cell_result_part_1	cpu_mult_cell.v	/^  wire    [ 31: 0] A_mul_cell_result_part_1;$/;"	n
A_mul_cell_result_part_1	verilog_copies/cpu_mult_cell.v	/^  wire    [ 31: 0] A_mul_cell_result_part_1;$/;"	n
A_mul_cell_result_part_2	cpu_mult_cell.v	/^  wire    [ 15: 0] A_mul_cell_result_part_2;$/;"	n
A_mul_cell_result_part_2	verilog_copies/cpu_mult_cell.v	/^  wire    [ 15: 0] A_mul_cell_result_part_2;$/;"	n
A_mul_src1	cpu_mult_cell.v	/^  input   [ 31: 0] A_mul_src1;$/;"	p
A_mul_src1	verilog_copies/cpu_mult_cell.v	/^  input   [ 31: 0] A_mul_src1;$/;"	p
A_mul_src2	cpu_mult_cell.v	/^  input   [ 31: 0] A_mul_src2;$/;"	p
A_mul_src2	verilog_copies/cpu_mult_cell.v	/^  input   [ 31: 0] A_mul_src2;$/;"	p
A_op_hbreak	cpu_test_bench.v	/^  input            A_op_hbreak;$/;"	p
A_op_hbreak	verilog_copies/cpu_test_bench.v	/^  input            A_op_hbreak;$/;"	p
A_op_intr	cpu_test_bench.v	/^  input            A_op_intr;$/;"	p
A_op_intr	verilog_copies/cpu_test_bench.v	/^  input            A_op_intr;$/;"	p
A_pcb	cpu_test_bench.v	/^  input   [ 27: 0] A_pcb;$/;"	p
A_pcb	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] A_pcb;$/;"	p
A_st_data	cpu_test_bench.v	/^  input   [ 31: 0] A_st_data;$/;"	p
A_st_data	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_st_data;$/;"	p
A_status_reg	cpu_test_bench.v	/^  input   [ 31: 0] A_status_reg;$/;"	p
A_status_reg	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_status_reg;$/;"	p
A_target_pcb	cpu_test_bench.v	/^  reg     [ 27: 0] A_target_pcb;$/;"	r
A_target_pcb	verilog_copies/cpu_test_bench.v	/^  reg     [ 27: 0] A_target_pcb;$/;"	r
A_valid	cpu_test_bench.v	/^  input            A_valid;$/;"	p
A_valid	verilog_copies/cpu_test_bench.v	/^  input            A_valid;$/;"	p
A_wr_data_filtered	cpu_test_bench.v	/^  output  [ 31: 0] A_wr_data_filtered;$/;"	p
A_wr_data_filtered	cpu_test_bench.v	/^  wire    [ 31: 0] A_wr_data_filtered;$/;"	n
A_wr_data_filtered	verilog_copies/cpu_test_bench.v	/^  output  [ 31: 0] A_wr_data_filtered;$/;"	p
A_wr_data_filtered	verilog_copies/cpu_test_bench.v	/^  wire    [ 31: 0] A_wr_data_filtered;$/;"	n
A_wr_data_unfiltered	cpu_test_bench.v	/^  input   [ 31: 0] A_wr_data_unfiltered;$/;"	p
A_wr_data_unfiltered	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] A_wr_data_unfiltered;$/;"	p
A_wr_data_unfiltered_0_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_0_is_x;$/;"	n
A_wr_data_unfiltered_0_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_0_is_x;$/;"	n
A_wr_data_unfiltered_10_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_10_is_x;$/;"	n
A_wr_data_unfiltered_10_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_10_is_x;$/;"	n
A_wr_data_unfiltered_11_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_11_is_x;$/;"	n
A_wr_data_unfiltered_11_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_11_is_x;$/;"	n
A_wr_data_unfiltered_12_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_12_is_x;$/;"	n
A_wr_data_unfiltered_12_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_12_is_x;$/;"	n
A_wr_data_unfiltered_13_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_13_is_x;$/;"	n
A_wr_data_unfiltered_13_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_13_is_x;$/;"	n
A_wr_data_unfiltered_14_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_14_is_x;$/;"	n
A_wr_data_unfiltered_14_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_14_is_x;$/;"	n
A_wr_data_unfiltered_15_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_15_is_x;$/;"	n
A_wr_data_unfiltered_15_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_15_is_x;$/;"	n
A_wr_data_unfiltered_16_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_16_is_x;$/;"	n
A_wr_data_unfiltered_16_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_16_is_x;$/;"	n
A_wr_data_unfiltered_17_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_17_is_x;$/;"	n
A_wr_data_unfiltered_17_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_17_is_x;$/;"	n
A_wr_data_unfiltered_18_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_18_is_x;$/;"	n
A_wr_data_unfiltered_18_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_18_is_x;$/;"	n
A_wr_data_unfiltered_19_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_19_is_x;$/;"	n
A_wr_data_unfiltered_19_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_19_is_x;$/;"	n
A_wr_data_unfiltered_1_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_1_is_x;$/;"	n
A_wr_data_unfiltered_1_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_1_is_x;$/;"	n
A_wr_data_unfiltered_20_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_20_is_x;$/;"	n
A_wr_data_unfiltered_20_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_20_is_x;$/;"	n
A_wr_data_unfiltered_21_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_21_is_x;$/;"	n
A_wr_data_unfiltered_21_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_21_is_x;$/;"	n
A_wr_data_unfiltered_22_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_22_is_x;$/;"	n
A_wr_data_unfiltered_22_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_22_is_x;$/;"	n
A_wr_data_unfiltered_23_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_23_is_x;$/;"	n
A_wr_data_unfiltered_23_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_23_is_x;$/;"	n
A_wr_data_unfiltered_24_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_24_is_x;$/;"	n
A_wr_data_unfiltered_24_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_24_is_x;$/;"	n
A_wr_data_unfiltered_25_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_25_is_x;$/;"	n
A_wr_data_unfiltered_25_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_25_is_x;$/;"	n
A_wr_data_unfiltered_26_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_26_is_x;$/;"	n
A_wr_data_unfiltered_26_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_26_is_x;$/;"	n
A_wr_data_unfiltered_27_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_27_is_x;$/;"	n
A_wr_data_unfiltered_27_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_27_is_x;$/;"	n
A_wr_data_unfiltered_28_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_28_is_x;$/;"	n
A_wr_data_unfiltered_28_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_28_is_x;$/;"	n
A_wr_data_unfiltered_29_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_29_is_x;$/;"	n
A_wr_data_unfiltered_29_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_29_is_x;$/;"	n
A_wr_data_unfiltered_2_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_2_is_x;$/;"	n
A_wr_data_unfiltered_2_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_2_is_x;$/;"	n
A_wr_data_unfiltered_30_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_30_is_x;$/;"	n
A_wr_data_unfiltered_30_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_30_is_x;$/;"	n
A_wr_data_unfiltered_31_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_31_is_x;$/;"	n
A_wr_data_unfiltered_31_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_31_is_x;$/;"	n
A_wr_data_unfiltered_3_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_3_is_x;$/;"	n
A_wr_data_unfiltered_3_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_3_is_x;$/;"	n
A_wr_data_unfiltered_4_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_4_is_x;$/;"	n
A_wr_data_unfiltered_4_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_4_is_x;$/;"	n
A_wr_data_unfiltered_5_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_5_is_x;$/;"	n
A_wr_data_unfiltered_5_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_5_is_x;$/;"	n
A_wr_data_unfiltered_6_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_6_is_x;$/;"	n
A_wr_data_unfiltered_6_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_6_is_x;$/;"	n
A_wr_data_unfiltered_7_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_7_is_x;$/;"	n
A_wr_data_unfiltered_7_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_7_is_x;$/;"	n
A_wr_data_unfiltered_8_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_8_is_x;$/;"	n
A_wr_data_unfiltered_8_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_8_is_x;$/;"	n
A_wr_data_unfiltered_9_is_x	cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_9_is_x;$/;"	n
A_wr_data_unfiltered_9_is_x	verilog_copies/cpu_test_bench.v	/^  wire             A_wr_data_unfiltered_9_is_x;$/;"	n
A_wr_dst_reg	cpu_test_bench.v	/^  input            A_wr_dst_reg;$/;"	p
A_wr_dst_reg	verilog_copies/cpu_test_bench.v	/^  input            A_wr_dst_reg;$/;"	p
Abort	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 BOOLEAN          Abort;      \/*Indicate this transfer shall be aborted ASAP*\/$/;"	m	struct:_CONTROL_XFER
Addr	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 ADDRESS          Addr;$/;"	m	struct:_CONTROL_XFER
At_IRQL1	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^    IRQL_1 UCHAR        At_IRQL1		        : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
BITS_PER_SYMBOL	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter BITS_PER_SYMBOL    = 24;$/;"	c
BOOL	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	26;"	d
BOOLEAN	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	33;"	d
BUS_POWERED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	135;"	d
Button1	SW/src/Unit1.h	/^        TButton *Button1;$/;"	m	class:TForm1
Button1Click	SW/src/Unit1.cpp	/^void __fastcall TForm1::Button1Click(TObject *Sender)$/;"	f	class:TForm1
Button2	SW/src/Unit1.h	/^        TButton *Button2;$/;"	m	class:TForm1
Button2Click	SW/src/Unit1.cpp	/^void __fastcall TForm1::Button2Click(TObject *Sender)$/;"	f	class:TForm1
Button3Click	SW/src/Unit1.cpp	/^void __fastcall TForm1::Button3Click(TObject *Sender)$/;"	f	class:TForm1
CHAR	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	21;"	d
CHECK_CHIP_ID	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^unsigned short CHECK_CHIP_ID(void)$/;"	f
CLK_1	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			CLK_1;$/;"	p
CLK_2	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			CLK_2;$/;"	p
CLOCK2_50	DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK2_50;$/;"	p
CLOCK2_50	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK2_50;$/;"	p
CLOCK3_50	DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK3_50;$/;"	p
CLOCK3_50	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK3_50;$/;"	p
CLOCK_50	DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK_50;$/;"	p
CLOCK_50	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		CLOCK_50;$/;"	p
CMD_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define CMD_ADDR		4$/;"	c
CODE	sdram.v	/^  wire    [ 23: 0] CODE;$/;"	n
CODE	sdram_test_component.v	/^  wire    [ 23: 0] CODE;$/;"	n
CODE	verilog_copies/sdram.v	/^  wire    [ 23: 0] CODE;$/;"	n
CODE	verilog_copies/sdram_test_component.v	/^  wire    [ 23: 0] CODE;$/;"	n
CONTROL_XFER	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} CONTROL_XFER, * PCONTROL_XFER;$/;"	t	typeref:struct:_CONTROL_XFER
Chap9_BurstTransmitEP0	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_BurstTransmitEP0(PUCHAR pData, USHORT len)$/;"	f
Chap9_ClearFeature	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_ClearFeature(void)$/;"	f
Chap9_GetConfiguration	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_GetConfiguration(void)$/;"	f
Chap9_GetDescriptor	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_GetDescriptor(void)$/;"	f
Chap9_GetInterface	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_GetInterface(void)$/;"	f
Chap9_GetStatus	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_GetStatus(void)$/;"	f
Chap9_SetAddress	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_SetAddress(void)$/;"	f
Chap9_SetConfiguration	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_SetConfiguration(void)$/;"	f
Chap9_SetFeature	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_SetFeature(void)$/;"	f
Chap9_SetInterface	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_SetInterface(void)$/;"	f
Chap9_SingleTransmitEP0	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_SingleTransmitEP0(PUCHAR buf, USHORT len)$/;"	f
Chap9_StallEP0	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_StallEP0(void)$/;"	f
Chap9_StallEP0InControlRead	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_StallEP0InControlRead(void)$/;"	f
Chap9_StallEP0InControlWrite	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^void Chap9_StallEP0InControlWrite(void)$/;"	f
ClassDeviceRequest	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code void (*ClassDeviceRequest[])(void) =$/;"	v
ConfigDescr	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_CONFIGURATION_DESCRIPTOR ConfigDescr =$/;"	v
ConfigDescr_a	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_CONFIGURATION_DESCRIPTOR_a ConfigDescr_a=\/\/<<$/;"	v
Configuration	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  Configuration[16];$/;"	m	struct:_USB_STRING_CONFIGURATION_DESCRIPTOR
ControlData	software/DE2_115_NIOS_DEVICE_LED/DE2_70_NIOS_DEVICE_LED.c	/^CONTROL_XFER ControlData; \/\/USBCHECK_DEVICE_STATES defined in COMMON.h$/;"	v
D0PowerConsumption	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D0PowerConsumption;$/;"	m	struct:_USB_POWER_DESCRIPTOR
D13Bus_BurstTransmitEP0	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void D13Bus_BurstTransmitEP0(UCHAR * pData, USHORT len)$/;"	f
D13Bus_ControlEntry	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void D13Bus_ControlEntry(void)$/;"	f
D13Bus_SingleTransmitEP0	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void D13Bus_SingleTransmitEP0(UCHAR * buf, UCHAR len)$/;"	f
D13Bus_StallEP0	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void D13Bus_StallEP0(void)$/;"	f
D13CMD_ACK_SETUP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	100;"	d
D13CMD_DEV_INT_SRC	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	88;"	d
D13CMD_DEV_LOCK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	93;"	d
D13CMD_DEV_RD_ADDR	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	83;"	d
D13CMD_DEV_RD_CHIPID	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	81;"	d
D13CMD_DEV_RD_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	87;"	d
D13CMD_DEV_RD_INTEN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	90;"	d
D13CMD_DEV_RD_MODE	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	85;"	d
D13CMD_DEV_RD_RAM	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	92;"	d
D13CMD_DEV_RESET	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	80;"	d
D13CMD_DEV_WR_ADDR	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	82;"	d
D13CMD_DEV_WR_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	86;"	d
D13CMD_DEV_WR_INTEN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	89;"	d
D13CMD_DEV_WR_MODE	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	84;"	d
D13CMD_DEV_WR_RAM	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	91;"	d
D13CMD_DMA_RD_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	97;"	d
D13CMD_DMA_RD_COUNT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	95;"	d
D13CMD_DMA_WR_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	98;"	d
D13CMD_DMA_WR_COUNT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	96;"	d
D13CMD_EP_CLEAR_BUF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	111;"	d
D13CMD_EP_CLR_STALL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	108;"	d
D13CMD_EP_RDSTS	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	112;"	d
D13CMD_EP_RDSTS_CLRINT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	109;"	d
D13CMD_EP_RD_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	106;"	d
D13CMD_EP_RD_ERR	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	113;"	d
D13CMD_EP_RD_FIFO	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	104;"	d
D13CMD_EP_VALID_BUF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	110;"	d
D13CMD_EP_WR_CNFG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	105;"	d
D13CMD_EP_WR_FIFO	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	103;"	d
D13CMD_EP_WR_STS	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	107;"	d
D13CMD_RD_FRMNUM	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	101;"	d
D13FLAGS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} D13FLAGS;$/;"	t	typeref:union:_D13FLAGS
D13REG_DEVADDR_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	117;"	d
D13REG_DEVADDR_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	116;"	d
D13REG_DEVCNFG_CLOCKDIV_120M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	211;"	d
D13REG_DEVCNFG_CLOCKDIV_160M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	210;"	d
D13REG_DEVCNFG_CLOCKDIV_240M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	209;"	d
D13REG_DEVCNFG_CLOCKDIV_30M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	223;"	d
D13REG_DEVCNFG_CLOCKDIV_32M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	222;"	d
D13REG_DEVCNFG_CLOCKDIV_34M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	221;"	d
D13REG_DEVCNFG_CLOCKDIV_37M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	220;"	d
D13REG_DEVCNFG_CLOCKDIV_40M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	219;"	d
D13REG_DEVCNFG_CLOCKDIV_44M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	218;"	d
D13REG_DEVCNFG_CLOCKDIV_480M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	208;"	d
D13REG_DEVCNFG_CLOCKDIV_48M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	217;"	d
D13REG_DEVCNFG_CLOCKDIV_54M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	216;"	d
D13REG_DEVCNFG_CLOCKDIV_60M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	215;"	d
D13REG_DEVCNFG_CLOCKDIV_69M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	214;"	d
D13REG_DEVCNFG_CLOCKDIV_80M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	213;"	d
D13REG_DEVCNFG_CLOCKDIV_96M	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	212;"	d
D13REG_DEVCNFG_CLOCKDIV_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	202;"	d
D13REG_DEVCNFG_CLOCKRUNNING	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	203;"	d
D13REG_DEVCNFG_DMAACKONLY	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	201;"	d
D13REG_DEVCNFG_DMAACKPOL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	199;"	d
D13REG_DEVCNFG_DMARQPOL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	200;"	d
D13REG_DEVCNFG_EOTPOL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	198;"	d
D13REG_DEVCNFG_EXPULLUP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	205;"	d
D13REG_DEVCNFG_INTEDGE	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	195;"	d
D13REG_DEVCNFG_INTPOL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	194;"	d
D13REG_DEVCNFG_NOLAZYCLOCK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	204;"	d
D13REG_DEVCNFG_PWROFF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	196;"	d
D13REG_DEVCNFG_WAKEUPBY_CS	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	197;"	d
D13REG_DMACNFG_BURSTLEN0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	261;"	d
D13REG_DMACNFG_BURSTLEN16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	264;"	d
D13REG_DMACNFG_BURSTLEN4	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	262;"	d
D13REG_DMACNFG_BURSTLEN8	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	263;"	d
D13REG_DMACNFG_BURSTLEN_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	253;"	d
D13REG_DMACNFG_COUNTER_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	259;"	d
D13REG_DMACNFG_ENABLE	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	254;"	d
D13REG_DMACNFG_EOTBY_SHORTPKT_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	258;"	d
D13REG_DMACNFG_EPINDX_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	255;"	d
D13REG_DMACNFG_NONISOPKTSZ_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	257;"	d
D13REG_DMACNFG_NONISOPKTSZ_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	256;"	d
D13REG_EPCNFG_DBLBUF_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	122;"	d
D13REG_EPCNFG_FIFO_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	120;"	d
D13REG_EPCNFG_IN_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	121;"	d
D13REG_EPCNFG_ISOSZ_1023	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	150;"	d
D13REG_EPCNFG_ISOSZ_128	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	140;"	d
D13REG_EPCNFG_ISOSZ_16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	135;"	d
D13REG_EPCNFG_ISOSZ_160	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	141;"	d
D13REG_EPCNFG_ISOSZ_192	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	142;"	d
D13REG_EPCNFG_ISOSZ_256	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	143;"	d
D13REG_EPCNFG_ISOSZ_32	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	136;"	d
D13REG_EPCNFG_ISOSZ_320	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	144;"	d
D13REG_EPCNFG_ISOSZ_384	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	145;"	d
D13REG_EPCNFG_ISOSZ_48	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	137;"	d
D13REG_EPCNFG_ISOSZ_512	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	146;"	d
D13REG_EPCNFG_ISOSZ_64	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	138;"	d
D13REG_EPCNFG_ISOSZ_640	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	147;"	d
D13REG_EPCNFG_ISOSZ_768	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	148;"	d
D13REG_EPCNFG_ISOSZ_896	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	149;"	d
D13REG_EPCNFG_ISOSZ_96	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	139;"	d
D13REG_EPCNFG_ISOSZ_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	124;"	d
D13REG_EPCNFG_ISO_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	123;"	d
D13REG_EPCNFG_NONISOSZ_16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	130;"	d
D13REG_EPCNFG_NONISOSZ_32	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	131;"	d
D13REG_EPCNFG_NONISOSZ_64	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	132;"	d
D13REG_EPCNFG_NONISOSZ_8	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	129;"	d
D13REG_EPCNFG_NONISOSZ_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	125;"	d
D13REG_EPCNFG_RFB_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	126;"	d
D13REG_EPSTS_DBF0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	155;"	d
D13REG_EPSTS_DBF1	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	154;"	d
D13REG_EPSTS_DBFIDX	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	158;"	d
D13REG_EPSTS_OVWR	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	156;"	d
D13REG_EPSTS_SETUP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	157;"	d
D13REG_EPSTS_STALL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	153;"	d
D13REG_ERRCODE_BITSTUFF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	178;"	d
D13REG_ERRCODE_DATACRC	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	170;"	d
D13REG_ERRCODE_DATAPID	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	180;"	d
D13REG_ERRCODE_DPID	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	162;"	d
D13REG_ERRCODE_EOP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	173;"	d
D13REG_ERRCODE_MASK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	164;"	d
D13REG_ERRCODE_NAK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	174;"	d
D13REG_ERRCODE_OK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	165;"	d
D13REG_ERRCODE_OVRFL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	176;"	d
D13REG_ERRCODE_OVRLP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	163;"	d
D13REG_ERRCODE_PIDERR	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	166;"	d
D13REG_ERRCODE_PIDNEW	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	167;"	d
D13REG_ERRCODE_PKTTYP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	168;"	d
D13REG_ERRCODE_RSRV0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	172;"	d
D13REG_ERRCODE_RSRV1	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	177;"	d
D13REG_ERRCODE_RSRV2	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	179;"	d
D13REG_ERRCODE_RXTX	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	161;"	d
D13REG_ERRCODE_STALL	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	175;"	d
D13REG_ERRCODE_TIMEOUT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	171;"	d
D13REG_ERRCODE_TKCRC	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	169;"	d
D13REG_INTSRC_BUSRESET	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	226;"	d
D13REG_INTSRC_EOT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	230;"	d
D13REG_INTSRC_EP01	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	237;"	d
D13REG_INTSRC_EP02	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	238;"	d
D13REG_INTSRC_EP03	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	239;"	d
D13REG_INTSRC_EP04	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	240;"	d
D13REG_INTSRC_EP05	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	241;"	d
D13REG_INTSRC_EP06	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	242;"	d
D13REG_INTSRC_EP07	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	243;"	d
D13REG_INTSRC_EP08	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	244;"	d
D13REG_INTSRC_EP09	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	245;"	d
D13REG_INTSRC_EP0A	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	246;"	d
D13REG_INTSRC_EP0B	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	247;"	d
D13REG_INTSRC_EP0C	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	248;"	d
D13REG_INTSRC_EP0D	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	249;"	d
D13REG_INTSRC_EP0E	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	250;"	d
D13REG_INTSRC_EP0IN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	236;"	d
D13REG_INTSRC_EP0OUT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	235;"	d
D13REG_INTSRC_PSEUDO_SOF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	232;"	d
D13REG_INTSRC_RESUME	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	227;"	d
D13REG_INTSRC_SHORT_PACKET	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	233;"	d
D13REG_INTSRC_SOF	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	231;"	d
D13REG_INTSRC_SUSPEND	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	228;"	d
D13REG_LOCK_IOEN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	183;"	d
D13REG_MODE_DBG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	188;"	d
D13REG_MODE_DMA16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	191;"	d
D13REG_MODE_INT_EN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	189;"	d
D13REG_MODE_OFFGOODLNK	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	187;"	d
D13REG_MODE_SOFTCONNECT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	186;"	d
D13REG_MODE_SUSPND	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	190;"	d
D1LatencyTime	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D1LatencyTime;$/;"	m	struct:_USB_POWER_DESCRIPTOR
D1PowerConsumption	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D1PowerConsumption;$/;"	m	struct:_USB_POWER_DESCRIPTOR
D2LatencyTime	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D2LatencyTime;$/;"	m	struct:_USB_POWER_DESCRIPTOR
D2PowerConsumption	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D2PowerConsumption;$/;"	m	struct:_USB_POWER_DESCRIPTOR
D3LatencyTime	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT D3LatencyTime;$/;"	m	struct:_USB_POWER_DESCRIPTOR
DAC_LFIFO_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define DAC_LFIFO_ADDR	0$/;"	c
DAC_RFIFO_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define DAC_RFIFO_ADDR	1$/;"	c
DATA_BITS	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^parameter DATA_BITS		= 16;$/;"	c
DATA_WIDTH	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^parameter	DATA_WIDTH = 32;$/;"	c
DATA_WIDTH	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^parameter	DATA_WIDTH = 32;$/;"	c
DCP_IOorMEM	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR    DCP_IOorMEM         : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
DCP_state	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR    DCP_state			      : 4;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
DE2_115_NIOS_DEVICE_LED	DE2_115_NIOS_DEVICE_LED.v	/^module DE2_115_NIOS_DEVICE_LED($/;"	m
DE2_115_NIOS_DEVICE_LED	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^module DE2_115_NIOS_DEVICE_LED($/;"	m
DE2_115_SOPC	DE2_115_SOPC.v	/^module DE2_115_SOPC ($/;"	m
DE2_115_SOPC	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC ($/;"	m
DE2_115_SOPC_clock_0	DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0 ($/;"	m
DE2_115_SOPC_clock_0	verilog_copies/DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0 ($/;"	m
DE2_115_SOPC_clock_0_bit_pipe	DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_bit_pipe ($/;"	m
DE2_115_SOPC_clock_0_bit_pipe	verilog_copies/DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_bit_pipe ($/;"	m
DE2_115_SOPC_clock_0_edge_to_pulse	DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_edge_to_pulse ($/;"	m
DE2_115_SOPC_clock_0_edge_to_pulse	verilog_copies/DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_edge_to_pulse ($/;"	m
DE2_115_SOPC_clock_0_in_address	DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_in_address;$/;"	p
DE2_115_SOPC_clock_0_in_address	DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_in_address;$/;"	n
DE2_115_SOPC_clock_0_in_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_in_address;$/;"	p
DE2_115_SOPC_clock_0_in_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_in_address;$/;"	n
DE2_115_SOPC_clock_0_in_allgrants	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_allgrants;$/;"	n
DE2_115_SOPC_clock_0_in_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_allgrants;$/;"	n
DE2_115_SOPC_clock_0_in_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_allow_new_arb_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_allow_new_arb_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_any_bursting_master_saved_grant;$/;"	n
DE2_115_SOPC_clock_0_in_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_any_bursting_master_saved_grant;$/;"	n
DE2_115_SOPC_clock_0_in_any_continuerequest	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_any_continuerequest;$/;"	n
DE2_115_SOPC_clock_0_in_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_any_continuerequest;$/;"	n
DE2_115_SOPC_clock_0_in_arb_counter_enable	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_arb_counter_enable;$/;"	n
DE2_115_SOPC_clock_0_in_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_arb_counter_enable;$/;"	n
DE2_115_SOPC_clock_0_in_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_counter;$/;"	r
DE2_115_SOPC_clock_0_in_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_counter;$/;"	r
DE2_115_SOPC_clock_0_in_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_counter_next_value;$/;"	n
DE2_115_SOPC_clock_0_in_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_counter_next_value;$/;"	n
DE2_115_SOPC_clock_0_in_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_set_values;$/;"	n
DE2_115_SOPC_clock_0_in_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] DE2_115_SOPC_clock_0_in_arb_share_set_values;$/;"	n
DE2_115_SOPC_clock_0_in_arbitrator	DE2_115_SOPC.v	/^module DE2_115_SOPC_clock_0_in_arbitrator ($/;"	m
DE2_115_SOPC_clock_0_in_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC_clock_0_in_arbitrator ($/;"	m
DE2_115_SOPC_clock_0_in_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_beginbursttransfer_internal;$/;"	n
DE2_115_SOPC_clock_0_in_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_beginbursttransfer_internal;$/;"	n
DE2_115_SOPC_clock_0_in_begins_xfer	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_begins_xfer;$/;"	n
DE2_115_SOPC_clock_0_in_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_begins_xfer;$/;"	n
DE2_115_SOPC_clock_0_in_byteenable	DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_in_byteenable;$/;"	p
DE2_115_SOPC_clock_0_in_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_in_byteenable;$/;"	n
DE2_115_SOPC_clock_0_in_byteenable	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_in_byteenable;$/;"	p
DE2_115_SOPC_clock_0_in_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_in_byteenable;$/;"	n
DE2_115_SOPC_clock_0_in_end_xfer	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_end_xfer;$/;"	n
DE2_115_SOPC_clock_0_in_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_end_xfer;$/;"	n
DE2_115_SOPC_clock_0_in_endofpacket	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_endofpacket;$/;"	p
DE2_115_SOPC_clock_0_in_endofpacket	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_endofpacket;$/;"	n
DE2_115_SOPC_clock_0_in_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_endofpacket;$/;"	p
DE2_115_SOPC_clock_0_in_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_endofpacket;$/;"	n
DE2_115_SOPC_clock_0_in_endofpacket_from_sa	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_endofpacket_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_endofpacket_from_sa	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_endofpacket_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_endofpacket_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_endofpacket_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_endofpacket_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_endofpacket_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_firsttransfer	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_firsttransfer;$/;"	n
DE2_115_SOPC_clock_0_in_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_firsttransfer;$/;"	n
DE2_115_SOPC_clock_0_in_grant_vector	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_grant_vector;$/;"	n
DE2_115_SOPC_clock_0_in_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_grant_vector;$/;"	n
DE2_115_SOPC_clock_0_in_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_in_a_read_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_in_a_read_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_in_a_write_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_in_a_write_cycle;$/;"	n
DE2_115_SOPC_clock_0_in_master_qreq_vector	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_master_qreq_vector;$/;"	n
DE2_115_SOPC_clock_0_in_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_master_qreq_vector;$/;"	n
DE2_115_SOPC_clock_0_in_nativeaddress	DE2_115_SOPC.v	/^  output  [  1: 0] DE2_115_SOPC_clock_0_in_nativeaddress;$/;"	p
DE2_115_SOPC_clock_0_in_nativeaddress	DE2_115_SOPC.v	/^  wire    [  1: 0] DE2_115_SOPC_clock_0_in_nativeaddress;$/;"	n
DE2_115_SOPC_clock_0_in_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] DE2_115_SOPC_clock_0_in_nativeaddress;$/;"	p
DE2_115_SOPC_clock_0_in_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] DE2_115_SOPC_clock_0_in_nativeaddress;$/;"	n
DE2_115_SOPC_clock_0_in_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_non_bursting_master_requests;$/;"	n
DE2_115_SOPC_clock_0_in_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_non_bursting_master_requests;$/;"	n
DE2_115_SOPC_clock_0_in_read	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_read;$/;"	p
DE2_115_SOPC_clock_0_in_read	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_read;$/;"	n
DE2_115_SOPC_clock_0_in_read	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_read;$/;"	p
DE2_115_SOPC_clock_0_in_read	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_read;$/;"	n
DE2_115_SOPC_clock_0_in_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_in_readdata;$/;"	p
DE2_115_SOPC_clock_0_in_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_readdata;$/;"	n
DE2_115_SOPC_clock_0_in_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_in_readdata;$/;"	p
DE2_115_SOPC_clock_0_in_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_readdata;$/;"	n
DE2_115_SOPC_clock_0_in_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_readdata_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_in_reg_firsttransfer;$/;"	r
DE2_115_SOPC_clock_0_in_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_in_reg_firsttransfer;$/;"	r
DE2_115_SOPC_clock_0_in_reset_n	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_reset_n;$/;"	p
DE2_115_SOPC_clock_0_in_reset_n	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_reset_n;$/;"	n
DE2_115_SOPC_clock_0_in_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_reset_n;$/;"	p
DE2_115_SOPC_clock_0_in_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_reset_n;$/;"	n
DE2_115_SOPC_clock_0_in_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_in_slavearbiterlockenable;$/;"	r
DE2_115_SOPC_clock_0_in_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_in_slavearbiterlockenable;$/;"	r
DE2_115_SOPC_clock_0_in_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_slavearbiterlockenable2;$/;"	n
DE2_115_SOPC_clock_0_in_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_slavearbiterlockenable2;$/;"	n
DE2_115_SOPC_clock_0_in_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_unreg_firsttransfer;$/;"	n
DE2_115_SOPC_clock_0_in_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_unreg_firsttransfer;$/;"	n
DE2_115_SOPC_clock_0_in_waitrequest	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_waitrequest;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waitrequest;$/;"	n
DE2_115_SOPC_clock_0_in_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_waitrequest;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waitrequest;$/;"	n
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	p
DE2_115_SOPC_clock_0_in_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waitrequest_from_sa;$/;"	n
DE2_115_SOPC_clock_0_in_waits_for_read	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waits_for_read;$/;"	n
DE2_115_SOPC_clock_0_in_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waits_for_read;$/;"	n
DE2_115_SOPC_clock_0_in_waits_for_write	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waits_for_write;$/;"	n
DE2_115_SOPC_clock_0_in_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_waits_for_write;$/;"	n
DE2_115_SOPC_clock_0_in_write	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_write;$/;"	p
DE2_115_SOPC_clock_0_in_write	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_write;$/;"	n
DE2_115_SOPC_clock_0_in_write	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_in_write;$/;"	p
DE2_115_SOPC_clock_0_in_write	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_in_write;$/;"	n
DE2_115_SOPC_clock_0_in_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_in_writedata;$/;"	p
DE2_115_SOPC_clock_0_in_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_writedata;$/;"	n
DE2_115_SOPC_clock_0_in_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_in_writedata;$/;"	p
DE2_115_SOPC_clock_0_in_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_in_writedata;$/;"	n
DE2_115_SOPC_clock_0_master_FSM	DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_master_FSM ($/;"	m
DE2_115_SOPC_clock_0_master_FSM	verilog_copies/DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_master_FSM ($/;"	m
DE2_115_SOPC_clock_0_out_address	DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_address;$/;"	p
DE2_115_SOPC_clock_0_out_address	DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_address;$/;"	n
DE2_115_SOPC_clock_0_out_address	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_address;$/;"	p
DE2_115_SOPC_clock_0_out_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_address;$/;"	n
DE2_115_SOPC_clock_0_out_address_last_time	DE2_115_SOPC.v	/^  reg     [  3: 0] DE2_115_SOPC_clock_0_out_address_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_address_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] DE2_115_SOPC_clock_0_out_address_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_address_to_slave	DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	p
DE2_115_SOPC_clock_0_out_address_to_slave	DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	p
DE2_115_SOPC_clock_0_out_address_to_slave	DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	n
DE2_115_SOPC_clock_0_out_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	p
DE2_115_SOPC_clock_0_out_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	p
DE2_115_SOPC_clock_0_out_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_address_to_slave;$/;"	n
DE2_115_SOPC_clock_0_out_arbiterlock	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_arbiterlock;$/;"	n
DE2_115_SOPC_clock_0_out_arbiterlock	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_arbiterlock;$/;"	n
DE2_115_SOPC_clock_0_out_arbiterlock2	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_arbiterlock2;$/;"	n
DE2_115_SOPC_clock_0_out_arbiterlock2	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_arbiterlock2;$/;"	n
DE2_115_SOPC_clock_0_out_arbitrator	DE2_115_SOPC.v	/^module DE2_115_SOPC_clock_0_out_arbitrator ($/;"	m
DE2_115_SOPC_clock_0_out_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC_clock_0_out_arbitrator ($/;"	m
DE2_115_SOPC_clock_0_out_byteenable	DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_byteenable;$/;"	p
DE2_115_SOPC_clock_0_out_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_byteenable;$/;"	n
DE2_115_SOPC_clock_0_out_byteenable	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] DE2_115_SOPC_clock_0_out_byteenable;$/;"	p
DE2_115_SOPC_clock_0_out_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] DE2_115_SOPC_clock_0_out_byteenable;$/;"	n
DE2_115_SOPC_clock_0_out_byteenable_last_time	DE2_115_SOPC.v	/^  reg     [  3: 0] DE2_115_SOPC_clock_0_out_byteenable_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_byteenable_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] DE2_115_SOPC_clock_0_out_byteenable_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_continuerequest	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_continuerequest;$/;"	n
DE2_115_SOPC_clock_0_out_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_continuerequest;$/;"	n
DE2_115_SOPC_clock_0_out_endofpacket	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_endofpacket;$/;"	n
DE2_115_SOPC_clock_0_out_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_endofpacket;$/;"	n
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_granted_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_nativeaddress	DE2_115_SOPC.v	/^  wire    [  1: 0] DE2_115_SOPC_clock_0_out_nativeaddress;$/;"	n
DE2_115_SOPC_clock_0_out_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] DE2_115_SOPC_clock_0_out_nativeaddress;$/;"	n
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_read	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_read;$/;"	p
DE2_115_SOPC_clock_0_out_read	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_read;$/;"	n
DE2_115_SOPC_clock_0_out_read	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_read;$/;"	p
DE2_115_SOPC_clock_0_out_read	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_read;$/;"	n
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_read_last_time	DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_out_read_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_read_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_out_read_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_readdata	DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_out_readdata;$/;"	p
DE2_115_SOPC_clock_0_out_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_out_readdata;$/;"	n
DE2_115_SOPC_clock_0_out_readdata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] DE2_115_SOPC_clock_0_out_readdata;$/;"	p
DE2_115_SOPC_clock_0_out_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_out_readdata;$/;"	n
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	p
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_requests_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_reset_n	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_reset_n;$/;"	p
DE2_115_SOPC_clock_0_out_reset_n	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_reset_n;$/;"	n
DE2_115_SOPC_clock_0_out_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_reset_n;$/;"	p
DE2_115_SOPC_clock_0_out_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_reset_n;$/;"	n
DE2_115_SOPC_clock_0_out_run	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_run;$/;"	n
DE2_115_SOPC_clock_0_out_run	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_run;$/;"	n
DE2_115_SOPC_clock_0_out_saved_grant_pll_pll_slave	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_saved_grant_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_saved_grant_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_saved_grant_pll_pll_slave;$/;"	n
DE2_115_SOPC_clock_0_out_waitrequest	DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_waitrequest;$/;"	p
DE2_115_SOPC_clock_0_out_waitrequest	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_waitrequest;$/;"	n
DE2_115_SOPC_clock_0_out_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  output           DE2_115_SOPC_clock_0_out_waitrequest;$/;"	p
DE2_115_SOPC_clock_0_out_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_waitrequest;$/;"	n
DE2_115_SOPC_clock_0_out_write	DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_write;$/;"	p
DE2_115_SOPC_clock_0_out_write	DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_write;$/;"	n
DE2_115_SOPC_clock_0_out_write	verilog_copies/DE2_115_SOPC.v	/^  input            DE2_115_SOPC_clock_0_out_write;$/;"	p
DE2_115_SOPC_clock_0_out_write	verilog_copies/DE2_115_SOPC.v	/^  wire             DE2_115_SOPC_clock_0_out_write;$/;"	n
DE2_115_SOPC_clock_0_out_write_last_time	DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_out_write_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_write_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              DE2_115_SOPC_clock_0_out_write_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_writedata	DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_out_writedata;$/;"	p
DE2_115_SOPC_clock_0_out_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_out_writedata;$/;"	n
DE2_115_SOPC_clock_0_out_writedata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] DE2_115_SOPC_clock_0_out_writedata;$/;"	p
DE2_115_SOPC_clock_0_out_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] DE2_115_SOPC_clock_0_out_writedata;$/;"	n
DE2_115_SOPC_clock_0_out_writedata_last_time	DE2_115_SOPC.v	/^  reg     [ 31: 0] DE2_115_SOPC_clock_0_out_writedata_last_time;$/;"	r
DE2_115_SOPC_clock_0_out_writedata_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 31: 0] DE2_115_SOPC_clock_0_out_writedata_last_time;$/;"	r
DE2_115_SOPC_clock_0_slave_FSM	DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_slave_FSM ($/;"	m
DE2_115_SOPC_clock_0_slave_FSM	verilog_copies/DE2_115_SOPC_clock_0.v	/^module DE2_115_SOPC_clock_0_slave_FSM ($/;"	m
DE2_115_SOPC_reset_altpll_io_domain_synch_module	DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_altpll_io_domain_synch_module ($/;"	m
DE2_115_SOPC_reset_altpll_io_domain_synch_module	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_altpll_io_domain_synch_module ($/;"	m
DE2_115_SOPC_reset_altpll_sys_domain_synch_module	DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_altpll_sys_domain_synch_module ($/;"	m
DE2_115_SOPC_reset_altpll_sys_domain_synch_module	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_altpll_sys_domain_synch_module ($/;"	m
DE2_115_SOPC_reset_clk_50_domain_synch_module	DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_clk_50_domain_synch_module ($/;"	m
DE2_115_SOPC_reset_clk_50_domain_synch_module	verilog_copies/DE2_115_SOPC.v	/^module DE2_115_SOPC_reset_clk_50_domain_synch_module ($/;"	m
DEBUG	software/DE2_115_NIOS_DEVICE_LED/debug.h	39;"	d
DEBUG	software/DE2_115_NIOS_DEVICE_LED/debug.h	43;"	d
DEBUG_APP	software/DE2_115_NIOS_DEVICE_LED/debug.h	18;"	d
DEBUG_DWORD_ARRAY	software/DE2_115_NIOS_DEVICE_LED/debug.h	41;"	d
DEBUG_DWORD_ARRAY	software/DE2_115_NIOS_DEVICE_LED/debug.h	45;"	d
DEBUG_ENABLED	software/DE2_115_NIOS_DEVICE_LED/debug.h	14;"	d
DEBUG_ENET	software/DE2_115_NIOS_DEVICE_LED/debug.h	19;"	d
DEBUG_FLASH	software/DE2_115_NIOS_DEVICE_LED/debug.h	22;"	d
DEBUG_HEX_ARRAY	software/DE2_115_NIOS_DEVICE_LED/debug.h	40;"	d
DEBUG_HEX_ARRAY	software/DE2_115_NIOS_DEVICE_LED/debug.h	44;"	d
DEBUG_H_	software/DE2_115_NIOS_DEVICE_LED/debug.h	2;"	d
DEBUG_I2C	software/DE2_115_NIOS_DEVICE_LED/debug.h	20;"	d
DEBUG_JTAG	software/DE2_115_NIOS_DEVICE_LED/debug.h	35;"	d
DEBUG_USB_BUF	software/DE2_115_NIOS_DEVICE_LED/debug.h	34;"	d
DEBUG_USB_DEVICE	software/DE2_115_NIOS_DEVICE_LED/debug.h	33;"	d
DEBUG_USB_ISR	software/DE2_115_NIOS_DEVICE_LED/debug.h	25;"	d
DEFAULT_ACTIVE	ip/TERASIC_SEG7/SEG7_IF.v	/^parameter	DEFAULT_ACTIVE  =   1;$/;"	c
DEVICE_ADDRESS_MASK	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	48;"	d
DEVICE_ADDRESS_STATE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	DEVICE_ADDRESS_STATE 	   : 1;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
DEVICE_CONFIGURATION_STATE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	DEVICE_CONFIGURATION_STATE : 1;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
DEVICE_DEFAULT_STATE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	DEVICE_DEFAULT_STATE	   : 1;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
DEVICE_INTERFACE_STATE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	DEVICE_INTERFACE_STATE	   : 1;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
DEVICE_REQUEST	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} DEVICE_REQUEST;$/;"	t	typeref:struct:_device_request
DEVSTS_REMOTEWAKEUP	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	52;"	d
DEVSTS_SELFPOWERED	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	51;"	d
DEV_BEHAVIOUR_NOT_SPECIFIED	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	25;"	d
DMA_BUFFER_SIZE	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	13;"	d
DMA_IDLE	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	8;"	d
DMA_IN_DONE	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	11;"	d
DMA_PENDING	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	10;"	d
DMA_RUNNING	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	9;"	d
DRAM_ADDR	DE2_115_NIOS_DEVICE_LED.v	/^output		 [12:0]		DRAM_ADDR;$/;"	p
DRAM_ADDR	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		 [12:0]		DRAM_ADDR;$/;"	p
DRAM_BA	DE2_115_NIOS_DEVICE_LED.v	/^output		  [1:0]		DRAM_BA;$/;"	p
DRAM_BA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [1:0]		DRAM_BA;$/;"	p
DRAM_CAS_N	DE2_115_NIOS_DEVICE_LED.v	/^output		       		DRAM_CAS_N;$/;"	p
DRAM_CAS_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		       		DRAM_CAS_N;$/;"	p
DRAM_CKE	DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CKE;$/;"	p
DRAM_CKE	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CKE;$/;"	p
DRAM_CLK	DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CLK;$/;"	p
DRAM_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CLK;$/;"	p
DRAM_CS_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CS_N;$/;"	p
DRAM_CS_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_CS_N;$/;"	p
DRAM_DQ	DE2_115_NIOS_DEVICE_LED.v	/^inout		    [31:0]		DRAM_DQ;$/;"	p
DRAM_DQ	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		    [31:0]		DRAM_DQ;$/;"	p
DRAM_DQM	DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		DRAM_DQM;$/;"	p
DRAM_DQM	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		DRAM_DQM;$/;"	p
DRAM_RAS_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_RAS_N;$/;"	p
DRAM_RAS_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_RAS_N;$/;"	p
DRAM_WE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_WE_N;$/;"	p
DRAM_WE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		DRAM_WE_N;$/;"	p
DRsize	cpu_jtag_debug_module_tck.v	/^  reg     [  2: 0] DRsize \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103,R101\\""  *\/;$/;"	r
DRsize	verilog_copies/cpu_jtag_debug_module_tck.v	/^  reg     [  2: 0] DRsize \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103,R101\\""  *\/;$/;"	r
DeviceDescr	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_DEVICE_DESCRIPTOR DeviceDescr =\/\/<<$/;"	v
DeviceRequest	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 DEVICE_REQUEST   DeviceRequest;$/;"	m	struct:_CONTROL_XFER
DeviceRequest_Handler	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void DeviceRequest_Handler(void)$/;"	f
EEP_I2C_SCLK	DE2_115_NIOS_DEVICE_LED.v	/^output		        		EEP_I2C_SCLK;$/;"	p
EEP_I2C_SCLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		EEP_I2C_SCLK;$/;"	p
EEP_I2C_SDAT	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		EEP_I2C_SDAT;$/;"	p
EEP_I2C_SDAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		EEP_I2C_SDAT;$/;"	p
ENDPSTS_HALT	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	54;"	d
ENET0_GTX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^output		          	ENET0_GTX_CLK;$/;"	p
ENET0_GTX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	ENET0_GTX_CLK;$/;"	p
ENET0_INT_N	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_INT_N;$/;"	p
ENET0_INT_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_INT_N;$/;"	p
ENET0_LINK100	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_LINK100;$/;"	p
ENET0_LINK100	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_LINK100;$/;"	p
ENET0_MDC	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_MDC;$/;"	p
ENET0_MDC	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_MDC;$/;"	p
ENET0_MDIO	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		ENET0_MDIO;$/;"	p
ENET0_MDIO	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		ENET0_MDIO;$/;"	p
ENET0_RST_N	DE2_115_NIOS_DEVICE_LED.v	/^output		          	ENET0_RST_N;$/;"	p
ENET0_RST_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	ENET0_RST_N;$/;"	p
ENET0_RX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_CLK;$/;"	p
ENET0_RX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_CLK;$/;"	p
ENET0_RX_COL	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_COL;$/;"	p
ENET0_RX_COL	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_COL;$/;"	p
ENET0_RX_CRS	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_CRS;$/;"	p
ENET0_RX_CRS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_CRS;$/;"	p
ENET0_RX_DATA	DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		ENET0_RX_DATA;$/;"	p
ENET0_RX_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		ENET0_RX_DATA;$/;"	p
ENET0_RX_DV	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_DV;$/;"	p
ENET0_RX_DV	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_DV;$/;"	p
ENET0_RX_ER	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_ER;$/;"	p
ENET0_RX_ER	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_RX_ER;$/;"	p
ENET0_TX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_TX_CLK;$/;"	p
ENET0_TX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET0_TX_CLK;$/;"	p
ENET0_TX_DATA	DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		ENET0_TX_DATA;$/;"	p
ENET0_TX_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		ENET0_TX_DATA;$/;"	p
ENET0_TX_EN	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_TX_EN;$/;"	p
ENET0_TX_EN	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_TX_EN;$/;"	p
ENET0_TX_ER	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_TX_ER;$/;"	p
ENET0_TX_ER	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET0_TX_ER;$/;"	p
ENET1_GTX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_GTX_CLK;$/;"	p
ENET1_GTX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_GTX_CLK;$/;"	p
ENET1_INT_N	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_INT_N;$/;"	p
ENET1_INT_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_INT_N;$/;"	p
ENET1_LINK100	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_LINK100;$/;"	p
ENET1_LINK100	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_LINK100;$/;"	p
ENET1_MDC	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_MDC;$/;"	p
ENET1_MDC	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_MDC;$/;"	p
ENET1_MDIO	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		ENET1_MDIO;$/;"	p
ENET1_MDIO	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		ENET1_MDIO;$/;"	p
ENET1_RST_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_RST_N;$/;"	p
ENET1_RST_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_RST_N;$/;"	p
ENET1_RX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_CLK;$/;"	p
ENET1_RX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_CLK;$/;"	p
ENET1_RX_COL	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_COL;$/;"	p
ENET1_RX_COL	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_COL;$/;"	p
ENET1_RX_CRS	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_CRS;$/;"	p
ENET1_RX_CRS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_CRS;$/;"	p
ENET1_RX_DATA	DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		ENET1_RX_DATA;$/;"	p
ENET1_RX_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		ENET1_RX_DATA;$/;"	p
ENET1_RX_DV	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_DV;$/;"	p
ENET1_RX_DV	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_DV;$/;"	p
ENET1_RX_ER	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_ER;$/;"	p
ENET1_RX_ER	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_RX_ER;$/;"	p
ENET1_TX_CLK	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_TX_CLK;$/;"	p
ENET1_TX_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENET1_TX_CLK;$/;"	p
ENET1_TX_DATA	DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		ENET1_TX_DATA;$/;"	p
ENET1_TX_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [3:0]		ENET1_TX_DATA;$/;"	p
ENET1_TX_EN	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_TX_EN;$/;"	p
ENET1_TX_EN	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_TX_EN;$/;"	p
ENET1_TX_ER	DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_TX_ER;$/;"	p
ENET1_TX_ER	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		ENET1_TX_ER;$/;"	p
ENETCLK_25	DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENETCLK_25;$/;"	p
ENETCLK_25	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		ENETCLK_25;$/;"	p
EP0_PACKET_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	37;"	d	file:
EP0_PACKET_SIZE	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	58;"	d
EP0_RX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	36;"	d	file:
EP0_TX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	35;"	d	file:
EP1_PACKET_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	41;"	d	file:
EP1_RX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	40;"	d	file:
EP1_TX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	39;"	d	file:
EP2_PACKET_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	45;"	d	file:
EP2_RX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	44;"	d	file:
EP2_TX_FIFO_SIZE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	43;"	d	file:
EPINDEX4EP01	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	63;"	d
EPINDEX4EP02	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	64;"	d
EPINDEX4EP03	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	65;"	d
EPINDEX4EP04	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	66;"	d
EPINDEX4EP05	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	67;"	d
EPINDEX4EP06	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	68;"	d
EPINDEX4EP07	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	69;"	d
EPINDEX4EP08	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	70;"	d
EPINDEX4EP09	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	71;"	d
EPINDEX4EP0A	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	72;"	d
EPINDEX4EP0B	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	73;"	d
EPINDEX4EP0C	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	74;"	d
EPINDEX4EP0D	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	75;"	d
EPINDEX4EP0E	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	76;"	d
EPINDEX4EP0_CONTROL_IN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	62;"	d
EPINDEX4EP0_CONTROL_OUT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	61;"	d
EP_Descr	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_ENDPOINT_DESCRIPTOR EP_Descr[4] =$/;"	v
EX_IO	DE2_115_NIOS_DEVICE_LED.v	/^inout		      [6:0]		EX_IO;$/;"	p
EX_IO	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		      [6:0]		EX_IO;$/;"	p
E_add_br_to_taken_history_filtered	cpu_test_bench.v	/^  output           E_add_br_to_taken_history_filtered;$/;"	p
E_add_br_to_taken_history_filtered	cpu_test_bench.v	/^  wire             E_add_br_to_taken_history_filtered;$/;"	n
E_add_br_to_taken_history_filtered	verilog_copies/cpu_test_bench.v	/^  output           E_add_br_to_taken_history_filtered;$/;"	p
E_add_br_to_taken_history_filtered	verilog_copies/cpu_test_bench.v	/^  wire             E_add_br_to_taken_history_filtered;$/;"	n
E_add_br_to_taken_history_unfiltered	cpu_test_bench.v	/^  input            E_add_br_to_taken_history_unfiltered;$/;"	p
E_add_br_to_taken_history_unfiltered	verilog_copies/cpu_test_bench.v	/^  input            E_add_br_to_taken_history_unfiltered;$/;"	p
E_logic_result	cpu_test_bench.v	/^  input   [ 31: 0] E_logic_result;$/;"	p
E_logic_result	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] E_logic_result;$/;"	p
E_src1_eq_src2	cpu_test_bench.v	/^  output           E_src1_eq_src2;$/;"	p
E_src1_eq_src2	cpu_test_bench.v	/^  wire             E_src1_eq_src2;$/;"	n
E_src1_eq_src2	verilog_copies/cpu_test_bench.v	/^  output           E_src1_eq_src2;$/;"	p
E_src1_eq_src2	verilog_copies/cpu_test_bench.v	/^  wire             E_src1_eq_src2;$/;"	n
E_valid	cpu_test_bench.v	/^  input            E_valid;$/;"	p
E_valid	verilog_copies/cpu_test_bench.v	/^  input            E_valid;$/;"	p
EnableIsoMode	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^void EnableIsoMode()$/;"	f
EventNotification	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT EventNotification;$/;"	m	struct:_USB_POWER_DESCRIPTOR
FALSE	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	14;"	d
FL_ADDR	DE2_115_NIOS_DEVICE_LED.v	/^output	     [22:0]		FL_ADDR;$/;"	p
FL_ADDR	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output	     [22:0]		FL_ADDR;$/;"	p
FL_CE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_CE_N;$/;"	p
FL_CE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_CE_N;$/;"	p
FL_DQ	DE2_115_NIOS_DEVICE_LED.v	/^inout		      [7:0]		FL_DQ;$/;"	p
FL_DQ	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		      [7:0]		FL_DQ;$/;"	p
FL_OE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_OE_N;$/;"	p
FL_OE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_OE_N;$/;"	p
FL_RST_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_RST_N;$/;"	p
FL_RST_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_RST_N;$/;"	p
FL_RY	DE2_115_NIOS_DEVICE_LED.v	/^input		          		FL_RY;$/;"	p
FL_RY	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		FL_RY;$/;"	p
FL_WE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_WE_N;$/;"	p
FL_WE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_WE_N;$/;"	p
FL_WP_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_WP_N;$/;"	p
FL_WP_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		FL_WP_N;$/;"	p
FOUR_RESERVED_BITS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	FOUR_RESERVED_BITS		   : 8;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
Form1	SW/src/Unit1.cpp	/^TForm1 *Form1;$/;"	v
GET_FIRMWARE_VERSION	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	16;"	d	file:
GPIO	DE2_115_NIOS_DEVICE_LED.v	/^inout		     [35:0]		GPIO;$/;"	p
GPIO	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		     [35:0]		GPIO;$/;"	p
HCCMD_RD_CNFG_REG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	322;"	d
HCCMD_WR_CNFG_REG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	323;"	d
HEX0	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX0;$/;"	p
HEX0	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX0;$/;"	p
HEX0P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX0P;$/;"	n
HEX0P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX0P;$/;"	n
HEX1	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX1;$/;"	p
HEX1	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX1;$/;"	p
HEX1P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX1P;$/;"	n
HEX1P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX1P;$/;"	n
HEX2	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX2;$/;"	p
HEX2	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX2;$/;"	p
HEX2P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX2P;$/;"	n
HEX2P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX2P;$/;"	n
HEX3	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX3;$/;"	p
HEX3	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX3;$/;"	p
HEX3P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX3P;$/;"	n
HEX3P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX3P;$/;"	n
HEX4	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX4;$/;"	p
HEX4	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX4;$/;"	p
HEX4P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX4P;$/;"	n
HEX4P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX4P;$/;"	n
HEX5	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX5;$/;"	p
HEX5	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX5;$/;"	p
HEX5P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX5P;$/;"	n
HEX5P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX5P;$/;"	n
HEX6	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX6;$/;"	p
HEX6	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX6;$/;"	p
HEX6P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX6P;$/;"	n
HEX6P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX6P;$/;"	n
HEX7	DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX7;$/;"	p
HEX7	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [6:0]		HEX7;$/;"	p
HEX7P	DE2_115_NIOS_DEVICE_LED.v	/^wire HEX7P;$/;"	n
HEX7P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire HEX7P;$/;"	n
HSMC_CLKIN0	DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN0;$/;"	p
HSMC_CLKIN0	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN0;$/;"	p
HSMC_CLKIN_P1	DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN_P1;$/;"	p
HSMC_CLKIN_P1	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN_P1;$/;"	p
HSMC_CLKIN_P2	DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN_P2;$/;"	p
HSMC_CLKIN_P2	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		HSMC_CLKIN_P2;$/;"	p
HSMC_CLKOUT0	DE2_115_NIOS_DEVICE_LED.v	/^output		          	HSMC_CLKOUT0;$/;"	p
HSMC_CLKOUT0	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	HSMC_CLKOUT0;$/;"	p
HSMC_CLKOUT_P1	DE2_115_NIOS_DEVICE_LED.v	/^output		            HSMC_CLKOUT_P1;$/;"	p
HSMC_CLKOUT_P1	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		            HSMC_CLKOUT_P1;$/;"	p
HSMC_CLKOUT_P2	DE2_115_NIOS_DEVICE_LED.v	/^output		          	HSMC_CLKOUT_P2;$/;"	p
HSMC_CLKOUT_P2	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	HSMC_CLKOUT_P2;$/;"	p
HSMC_D	DE2_115_NIOS_DEVICE_LED.v	/^inout		      [3:0]		HSMC_D;$/;"	p
HSMC_D	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		      [3:0]		HSMC_D;$/;"	p
HSMC_RX_D_P	DE2_115_NIOS_DEVICE_LED.v	/^input		     [16:0]		HSMC_RX_D_P;$/;"	p
HSMC_RX_D_P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		     [16:0]		HSMC_RX_D_P;$/;"	p
HSMC_TX_D_P	DE2_115_NIOS_DEVICE_LED.v	/^output		  [16:0]		HSMC_TX_D_P;$/;"	p
HSMC_TX_D_P	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [16:0]		HSMC_TX_D_P;$/;"	p
H_BPORCH	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter H_BPORCH	         = 48;$/;"	c
H_DISP	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter H_DISP	         = 640;$/;"	c
H_FPORCH	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter H_FPORCH	         = 16;$/;"	c
H_SYNC	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter H_SYNC	         = 96;$/;"	c
Hal4D13_AcknowledgeSETUP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_AcknowledgeSETUP(void)$/;"	f
Hal4D13_AcquireD13	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_AcquireD13(unsigned char g_host_IRQ_num,void *my_usb_isr)$/;"	f
Hal4D13_ClearBuffer	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_ClearBuffer(UCHAR bEPIndex)$/;"	f
Hal4D13_ConfigDevice	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_ConfigDevice(void)$/;"	f
Hal4D13_GetAddress	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetAddress(void)$/;"	f
Hal4D13_GetDMAConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_GetDMAConfig(void)$/;"	f
Hal4D13_GetDMACounter	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_GetDMACounter(void)$/;"	f
Hal4D13_GetDataFromChipRam	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_GetDataFromChipRam(void)$/;"	f
Hal4D13_GetDevConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_GetDevConfig(void)$/;"	f
Hal4D13_GetEndpointConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetEndpointConfig(UCHAR bEPIndex)$/;"	f
Hal4D13_GetEndpointStatusWInteruptClear	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetEndpointStatusWInteruptClear(UCHAR bEPIndex)$/;"	f
Hal4D13_GetEndpointStatusWOInteruptClear	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetEndpointStatusWOInteruptClear(UCHAR bEPIndex)$/;"	f
Hal4D13_GetErrorCode	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetErrorCode(UCHAR bEPIndex)$/;"	f
Hal4D13_GetIntEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^ULONG Hal4D13_GetIntEnable(void)$/;"	f
Hal4D13_GetMode	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^UCHAR Hal4D13_GetMode(void)$/;"	f
Hal4D13_IsSetupPktInvalid	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^BOOLEAN Hal4D13_IsSetupPktInvalid(void)$/;"	f
Hal4D13_LockDevice	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_LockDevice(UCHAR bTrue)$/;"	f
Hal4D13_ReadBulkEndpoint	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_ReadBulkEndpoint(UCHAR bEPIndex, UCHAR * buf, USHORT len)$/;"	f
Hal4D13_ReadChipID	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_ReadChipID(void)$/;"	f
Hal4D13_ReadCurrentFrameNumber	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_ReadCurrentFrameNumber(void)$/;"	f
Hal4D13_ReadEndpoint	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_ReadEndpoint(UCHAR bEPIndex, UCHAR *buf, USHORT len)$/;"	f
Hal4D13_ReadEndpointWOClearBuffer	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_ReadEndpointWOClearBuffer(UCHAR bEPIndex, UCHAR * buf, USHORT len)$/;"	f
Hal4D13_ReadISOEndpoint	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^USHORT Hal4D13_ReadISOEndpoint(UCHAR bEPIndex, USHORT ISOBuffer[512], USHORT len)$/;"	f
Hal4D13_ReadInterruptRegister	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^ULONG Hal4D13_ReadInterruptRegister(void)$/;"	f
Hal4D13_RegAccess	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_RegAccess(void)$/;"	f
Hal4D13_ResetDevice	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_ResetDevice(void)$/;"	f
Hal4D13_SetAddressEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetAddressEnable(UCHAR bAddress, UCHAR bEnable)$/;"	f
Hal4D13_SetDMAConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetDMAConfig(USHORT wDMACnfg)$/;"	f
Hal4D13_SetDMACounter	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetDMACounter(USHORT wDMACounter)$/;"	f
Hal4D13_SetDataToChipRam	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetDataToChipRam(USHORT wData)$/;"	f
Hal4D13_SetDevConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetDevConfig(USHORT wDevCnfg)$/;"	f
Hal4D13_SetEndpointConfig	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetEndpointConfig(UCHAR bEPConfig, UCHAR bEPIndex)$/;"	f
Hal4D13_SetEndpointStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetEndpointStatus(UCHAR bEPIndex, UCHAR bStalled)$/;"	f
Hal4D13_SetIntEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetIntEnable(ULONG dIntEn)$/;"	f
Hal4D13_SetMode	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SetMode(UCHAR bMode)$/;"	f
Hal4D13_SingleTransmitEP0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SingleTransmitEP0(UCHAR * buf, USHORT len)$/;"	f
Hal4D13_SoftConnect	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_SoftConnect(UCHAR bEnable)$/;"	f
Hal4D13_StallEP0InControlRead	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_StallEP0InControlRead(void)$/;"	f
Hal4D13_StallEP0InControlWrite	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_StallEP0InControlWrite(void)$/;"	f
Hal4D13_UnconfigDevice	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_UnconfigDevice(void)$/;"	f
Hal4D13_ValidBuffer	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Hal4D13_ValidBuffer(UCHAR bEPIndex)$/;"	f
Hal4D13_WriteBulkEndpoint	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_WriteBulkEndpoint(UCHAR bEPIndex, UCHAR * buf, USHORT len)$/;"	f
Hal4D13_WriteEndpoint	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^USHORT Hal4D13_WriteEndpoint(UCHAR bEPIndex, UCHAR * buf, USHORT len)$/;"	f
Hal4D13_WriteISOEndpoint	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^USHORT Hal4D13_WriteISOEndpoint(UCHAR bEPIndex, USHORT ISOBuffer[512], USHORT len)$/;"	f
HcATLActive	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	285;"	d
HcATLBlkSize	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	307;"	d
HcATLDone	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	282;"	d
HcATLLast	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	284;"	d
HcATLLen	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	297;"	d
HcATLSkip	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	283;"	d
HcATLThrsCnt	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	304;"	d
HcATLTimeOut	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	305;"	d
HcATL_Port	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	301;"	d
HcBufStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	293;"	d
HcChipID	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	291;"	d
HcCmdStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	267;"	d
HcControl	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	266;"	d
HcDMACfg	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	287;"	d
HcDirAddrLen	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	295;"	d
HcDirAddr_Port	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	302;"	d
HcFmItv	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	271;"	d
HcFmNo	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	272;"	d
HcHWCfg	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	286;"	d
HcINTLen	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	296;"	d
HcIntActive	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	281;"	d
HcIntBlkSize	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	306;"	d
HcIntDisable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	270;"	d
HcIntDone	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	278;"	d
HcIntEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	269;"	d
HcIntLast	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	280;"	d
HcIntSkip	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	279;"	d
HcIntStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	268;"	d
HcInt_Port	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	300;"	d
HcPTL0_Port	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	298;"	d
HcPTL1_Port	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	299;"	d
HcPTLLen	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	294;"	d
HcPTLTogRate	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	303;"	d
HcReset	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	313;"	d
HcRhA	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	273;"	d
HcRhB	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	274;"	d
HcRhP1	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	276;"	d
HcRhP2	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	277;"	d
HcRhStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	275;"	d
HcScratch	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	292;"	d
HcTransferCnt	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	288;"	d
HcUpInt	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	289;"	d
HcUpIntEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	290;"	d
I2C_SCLK	DE2_115_NIOS_DEVICE_LED.v	/^output		          	I2C_SCLK;$/;"	p
I2C_SCLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	I2C_SCLK;$/;"	p
I2C_SDAT	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		I2C_SDAT;$/;"	p
I2C_SDAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		I2C_SDAT;$/;"	p
IN	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	8;"	d
IN	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	12;"	d
INT_Enabled	software/DE2_115_NIOS_DEVICE_LED/usb_irq.c	/^unsigned char INT_Enabled=1;$/;"	v
IO_REQUEST	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} IO_REQUEST, *PIO_REQUEST;$/;"	t	typeref:struct:_IO_REQUEST
IRDA_RXD	DE2_115_NIOS_DEVICE_LED.v	/^input		          		IRDA_RXD;$/;"	p
IRDA_RXD	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		IRDA_RXD;$/;"	p
IRQL_0	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	12;"	d
IRQL_1	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	11;"	d
ISOLOOP	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^USHORT ISOLOOP(UCHAR bOUTEPIndex, UCHAR bINEPIndex, USHORT len)$/;"	f
ISO_FIFOSIZE_0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	37;"	d
ISO_FIFOSIZE_1023	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	52;"	d
ISO_FIFOSIZE_128	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	43;"	d
ISO_FIFOSIZE_16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	38;"	d
ISO_FIFOSIZE_160	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	44;"	d
ISO_FIFOSIZE_192	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	45;"	d
ISO_FIFOSIZE_256	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	46;"	d
ISO_FIFOSIZE_32	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	39;"	d
ISO_FIFOSIZE_320	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	47;"	d
ISO_FIFOSIZE_384	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	48;"	d
ISO_FIFOSIZE_48	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	40;"	d
ISO_FIFOSIZE_512	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	49;"	d
ISO_FIFOSIZE_64	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	41;"	d
ISO_FIFOSIZE_640	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	50;"	d
ISO_FIFOSIZE_768	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	51;"	d
ISO_FIFOSIZE_96	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	42;"	d
ISO_IN	software/DE2_115_NIOS_DEVICE_LED/ISO.h	9;"	d
ISO_LOOP	software/DE2_115_NIOS_DEVICE_LED/ISO.h	11;"	d
ISO_OUT	software/DE2_115_NIOS_DEVICE_LED/ISO.h	10;"	d
ISO_state	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR    ISO_state	          : 3;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
ISP1362_HAL_H_	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	2;"	d
ISP1362_IF	ip/TERASIC_ISP1362/ISP1362_IF.v	/^module ISP1362_IF(	\/\/	avalon MM slave port, ISP1362, host control$/;"	m
ISP1362_INCLUDES_H_	software/DE2_115_NIOS_DEVICE_LED/ISP1362_includes.h	2;"	d
Interface	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  Interface[22];$/;"	m	struct:_USB_STRING_INTERFACE_DESCRIPTOR
InterfaceDescr0	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_INTERFACE_DESCRIPTOR InterfaceDescr0 =$/;"	v
InterfaceDescr1	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_INTERFACE_DESCRIPTOR InterfaceDescr1 =$/;"	v
IoPort	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	/^	USHORT  IoPort;     \/* IoData Port *\/$/;"	m	union:_Address
IsoDisable	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned char IsoDisable =1;$/;"	v
IsoInDataBuff	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoInDataBuff[ISO_FIFOSIZE_512];$/;"	v
IsoInPattern	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoInPattern=0xF8;$/;"	v
IsoInPktLen	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoInPktLen=0;$/;"	v
IsoMode	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned char IsoMode = 0; \/\/ISO_IN:01|ISO_OUT:02;$/;"	v
IsoOutDataBuff	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoOutDataBuff[ISO_FIFOSIZE_512];$/;"	v
IsoOutPattern	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoOutPattern=0xF0;$/;"	v
IsoOutPktLen	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^unsigned short IsoOutPktLen=0;$/;"	v
Isr_BusReset	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_BusReset(void)$/;"	f
Isr_DmaEot	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_DmaEot(void)$/;"	f
Isr_Ep00RxDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep00RxDone(void)$/;"	f
Isr_Ep00TxDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep00TxDone(void)$/;"	f
Isr_Ep01Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep01Done(void)$/;"	f
Isr_Ep02Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep02Done(void)$/;"	f
Isr_Ep03Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep03Done(void)$/;"	f
Isr_Ep04Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep04Done(void)$/;"	f
Isr_Ep05Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep05Done(void)$/;"	f
Isr_Ep06Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep06Done(void)$/;"	f
Isr_Ep07Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep07Done(void)$/;"	f
Isr_Ep08Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep08Done(void)$/;"	f
Isr_Ep09Done	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep09Done(void)$/;"	f
Isr_Ep0ADone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep0ADone(void)$/;"	f
Isr_Ep0BDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep0BDone(void)$/;"	f
Isr_Ep0CDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep0CDone(void)$/;"	f
Isr_Ep0DDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep0DDone(void)$/;"	f
Isr_Ep0EDone	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_Ep0EDone(void)$/;"	f
Isr_SHORT_PACKET	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_SHORT_PACKET(void)$/;"	f
Isr_SOF	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_SOF(void)$/;"	f
Isr_SuspendChange	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void Isr_SuspendChange(void)$/;"	f
KEY	DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		KEY;$/;"	p
KEY	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		     [3:0]		KEY;$/;"	p
LCD_BLON	DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_BLON;$/;"	p
LCD_BLON	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_BLON;$/;"	p
LCD_DATA	DE2_115_NIOS_DEVICE_LED.v	/^inout		      [7:0]		LCD_DATA;$/;"	p
LCD_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		      [7:0]		LCD_DATA;$/;"	p
LCD_E	lcd.v	/^  output           LCD_E;$/;"	p
LCD_E	lcd.v	/^  wire             LCD_E;$/;"	n
LCD_E	verilog_copies/lcd.v	/^  output           LCD_E;$/;"	p
LCD_E	verilog_copies/lcd.v	/^  wire             LCD_E;$/;"	n
LCD_EN	DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_EN;$/;"	p
LCD_EN	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_EN;$/;"	p
LCD_E_from_the_lcd	DE2_115_SOPC.v	/^  output           LCD_E_from_the_lcd;$/;"	p
LCD_E_from_the_lcd	DE2_115_SOPC.v	/^  wire             LCD_E_from_the_lcd;$/;"	n
LCD_E_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  output           LCD_E_from_the_lcd;$/;"	p
LCD_E_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  wire             LCD_E_from_the_lcd;$/;"	n
LCD_Init	software/DE2_115_NIOS_DEVICE_LED/LCD.c	/^void LCD_Init()$/;"	f
LCD_Line2	software/DE2_115_NIOS_DEVICE_LED/LCD.c	/^void LCD_Line2()$/;"	f
LCD_ON	DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_ON;$/;"	p
LCD_ON	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_ON;$/;"	p
LCD_RS	DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_RS;$/;"	p
LCD_RS	lcd.v	/^  output           LCD_RS;$/;"	p
LCD_RS	lcd.v	/^  wire             LCD_RS;$/;"	n
LCD_RS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		LCD_RS;$/;"	p
LCD_RS	verilog_copies/lcd.v	/^  output           LCD_RS;$/;"	p
LCD_RS	verilog_copies/lcd.v	/^  wire             LCD_RS;$/;"	n
LCD_RS_from_the_lcd	DE2_115_SOPC.v	/^  output           LCD_RS_from_the_lcd;$/;"	p
LCD_RS_from_the_lcd	DE2_115_SOPC.v	/^  wire             LCD_RS_from_the_lcd;$/;"	n
LCD_RS_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  output           LCD_RS_from_the_lcd;$/;"	p
LCD_RS_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  wire             LCD_RS_from_the_lcd;$/;"	n
LCD_RW	DE2_115_NIOS_DEVICE_LED.v	/^output		          	LCD_RW;$/;"	p
LCD_RW	lcd.v	/^  output           LCD_RW;$/;"	p
LCD_RW	lcd.v	/^  wire             LCD_RW;$/;"	n
LCD_RW	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	LCD_RW;$/;"	p
LCD_RW	verilog_copies/lcd.v	/^  output           LCD_RW;$/;"	p
LCD_RW	verilog_copies/lcd.v	/^  wire             LCD_RW;$/;"	n
LCD_RW_from_the_lcd	DE2_115_SOPC.v	/^  output           LCD_RW_from_the_lcd;$/;"	p
LCD_RW_from_the_lcd	DE2_115_SOPC.v	/^  wire             LCD_RW_from_the_lcd;$/;"	n
LCD_RW_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  output           LCD_RW_from_the_lcd;$/;"	p
LCD_RW_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  wire             LCD_RW_from_the_lcd;$/;"	n
LCD_Show_Text	software/DE2_115_NIOS_DEVICE_LED/LCD.c	/^void LCD_Show_Text(char* Text)$/;"	f
LCD_Test	software/DE2_115_NIOS_DEVICE_LED/LCD.c	/^void LCD_Test()$/;"	f
LCD_data	lcd.v	/^  inout   [  7: 0] LCD_data;$/;"	p
LCD_data	lcd.v	/^  wire    [  7: 0] LCD_data;$/;"	n
LCD_data	verilog_copies/lcd.v	/^  inout   [  7: 0] LCD_data;$/;"	p
LCD_data	verilog_copies/lcd.v	/^  wire    [  7: 0] LCD_data;$/;"	n
LCD_data_to_and_from_the_lcd	DE2_115_SOPC.v	/^  inout   [  7: 0] LCD_data_to_and_from_the_lcd;$/;"	p
LCD_data_to_and_from_the_lcd	DE2_115_SOPC.v	/^  wire    [  7: 0] LCD_data_to_and_from_the_lcd;$/;"	n
LCD_data_to_and_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  inout   [  7: 0] LCD_data_to_and_from_the_lcd;$/;"	p
LCD_data_to_and_from_the_lcd	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] LCD_data_to_and_from_the_lcd;$/;"	n
LEDG	DE2_115_NIOS_DEVICE_LED.v	/^output		   [8:0]		LEDG;$/;"	p
LEDG	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		   [8:0]		LEDG;$/;"	p
LEDR	DE2_115_NIOS_DEVICE_LED.v	/^output		  [17:0]		LEDR;$/;"	p
LEDR	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [17:0]		LEDR;$/;"	p
LOW_ACTIVE	ip/TERASIC_SEG7/SEG7_IF.v	/^parameter	LOW_ACTIVE  	=   1;$/;"	c
LSB	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	14;"	d
LowerIRQL	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	17;"	d
MAXIMUM_USB_STRING_LENGTH	software/DE2_115_NIOS_DEVICE_LED/Usb.h	6;"	d
MAX_CHANNEL	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter MAX_CHANNEL        = 0;$/;"	c
MAX_CLASS_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	83;"	d	file:
MAX_CONTROLDATA_SIZE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	101;"	d
MAX_ENDPOINTS	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	10;"	d
MAX_STANDARD_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	21;"	d	file:
MAX_VENDOR_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	98;"	d	file:
ML_AcknowledgeSETUP	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void ML_AcknowledgeSETUP(void)$/;"	f
ML_Reserved	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void ML_Reserved(void)$/;"	f
MSB	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	13;"	d
MY_WAY	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	unsigned char MY_WAY;$/;"	m	union:_USBCHECK_DEVICE_STATES
M_bht_ptr_filtered	cpu_test_bench.v	/^  output  [  7: 0] M_bht_ptr_filtered;$/;"	p
M_bht_ptr_filtered	cpu_test_bench.v	/^  wire    [  7: 0] M_bht_ptr_filtered;$/;"	n
M_bht_ptr_filtered	verilog_copies/cpu_test_bench.v	/^  output  [  7: 0] M_bht_ptr_filtered;$/;"	p
M_bht_ptr_filtered	verilog_copies/cpu_test_bench.v	/^  wire    [  7: 0] M_bht_ptr_filtered;$/;"	n
M_bht_ptr_unfiltered	cpu_test_bench.v	/^  input   [  7: 0] M_bht_ptr_unfiltered;$/;"	p
M_bht_ptr_unfiltered	verilog_copies/cpu_test_bench.v	/^  input   [  7: 0] M_bht_ptr_unfiltered;$/;"	p
M_bht_wr_data_filtered	cpu_test_bench.v	/^  output  [  1: 0] M_bht_wr_data_filtered;$/;"	p
M_bht_wr_data_filtered	cpu_test_bench.v	/^  wire    [  1: 0] M_bht_wr_data_filtered;$/;"	n
M_bht_wr_data_filtered	verilog_copies/cpu_test_bench.v	/^  output  [  1: 0] M_bht_wr_data_filtered;$/;"	p
M_bht_wr_data_filtered	verilog_copies/cpu_test_bench.v	/^  wire    [  1: 0] M_bht_wr_data_filtered;$/;"	n
M_bht_wr_data_unfiltered	cpu_test_bench.v	/^  input   [  1: 0] M_bht_wr_data_unfiltered;$/;"	p
M_bht_wr_data_unfiltered	verilog_copies/cpu_test_bench.v	/^  input   [  1: 0] M_bht_wr_data_unfiltered;$/;"	p
M_bht_wr_en_filtered	cpu_test_bench.v	/^  output           M_bht_wr_en_filtered;$/;"	p
M_bht_wr_en_filtered	cpu_test_bench.v	/^  wire             M_bht_wr_en_filtered;$/;"	n
M_bht_wr_en_filtered	verilog_copies/cpu_test_bench.v	/^  output           M_bht_wr_en_filtered;$/;"	p
M_bht_wr_en_filtered	verilog_copies/cpu_test_bench.v	/^  wire             M_bht_wr_en_filtered;$/;"	n
M_bht_wr_en_unfiltered	cpu_test_bench.v	/^  input            M_bht_wr_en_unfiltered;$/;"	p
M_bht_wr_en_unfiltered	verilog_copies/cpu_test_bench.v	/^  input            M_bht_wr_en_unfiltered;$/;"	p
M_mem_baddr	cpu_test_bench.v	/^  input   [ 27: 0] M_mem_baddr;$/;"	p
M_mem_baddr	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] M_mem_baddr;$/;"	p
M_target_pcb	cpu_test_bench.v	/^  input   [ 27: 0] M_target_pcb;$/;"	p
M_target_pcb	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] M_target_pcb;$/;"	p
M_valid	cpu_test_bench.v	/^  input            M_valid;$/;"	p
M_valid	verilog_copies/cpu_test_bench.v	/^  input            M_valid;$/;"	p
Manufacturer	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  Manufacturer[54];$/;"	m	struct:_USB_STRING_MANUFACTURER_DESCRIPTOR
MaxPower1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char MaxPower1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
MaxPower_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR MaxPower_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
Memo1	SW/src/Unit1.h	/^        TMemo *Memo1;$/;"	m	class:TForm1
MonDReg	cpu_jtag_debug_module_tck.v	/^  input   [ 31: 0] MonDReg;$/;"	p
MonDReg	cpu_jtag_debug_module_wrapper.v	/^  input   [ 31: 0] MonDReg;$/;"	p
MonDReg	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input   [ 31: 0] MonDReg;$/;"	p
MonDReg	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input   [ 31: 0] MonDReg;$/;"	p
NONISO_FIFOSIZE_0	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	29;"	d
NONISO_FIFOSIZE_16	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	33;"	d
NONISO_FIFOSIZE_2	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	30;"	d
NONISO_FIFOSIZE_32	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	34;"	d
NONISO_FIFOSIZE_4	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	31;"	d
NONISO_FIFOSIZE_64	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	35;"	d
NONISO_FIFOSIZE_8	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	32;"	d
NULL_LENGTH	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	18;"	d
NUM_ALTINTERFACE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	29;"	d	file:
NUM_ENDPOINTS	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	26;"	d	file:
NUM_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	28;"	d	file:
OTGControl	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	308;"	d
OTGInterrupt	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	310;"	d
OTGInterruptEnable	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	311;"	d
OTGStatus	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	309;"	d
OTGTimerControl	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	312;"	d
OTG_ADDR	DE2_115_NIOS_DEVICE_LED.v	/^output        [1:0]     OTG_ADDR;$/;"	p
OTG_ADDR	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output        [1:0]     OTG_ADDR;$/;"	p
OTG_CS_N	DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_CS_N;$/;"	p
OTG_CS_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_CS_N;$/;"	p
OTG_DACK_N	DE2_115_NIOS_DEVICE_LED.v	/^output        [1:0]     OTG_DACK_N;$/;"	p
OTG_DACK_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output        [1:0]     OTG_DACK_N;$/;"	p
OTG_DATA	DE2_115_NIOS_DEVICE_LED.v	/^inout        [15:0]     OTG_DATA;$/;"	p
OTG_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout        [15:0]     OTG_DATA;$/;"	p
OTG_DREQ	DE2_115_NIOS_DEVICE_LED.v	/^input         [1:0]     OTG_DREQ;$/;"	p
OTG_DREQ	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input         [1:0]     OTG_DREQ;$/;"	p
OTG_FSPEED	DE2_115_NIOS_DEVICE_LED.v	/^inout                   OTG_FSPEED;$/;"	p
OTG_FSPEED	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout                   OTG_FSPEED;$/;"	p
OTG_INT	DE2_115_NIOS_DEVICE_LED.v	/^input         [1:0]     OTG_INT;$/;"	p
OTG_INT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input         [1:0]     OTG_INT;$/;"	p
OTG_LSPEED	DE2_115_NIOS_DEVICE_LED.v	/^inout                   OTG_LSPEED;$/;"	p
OTG_LSPEED	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout                   OTG_LSPEED;$/;"	p
OTG_RD_N	DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_RD_N;$/;"	p
OTG_RD_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_RD_N;$/;"	p
OTG_RST_N	DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_RST_N;$/;"	p
OTG_RST_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_RST_N;$/;"	p
OTG_WR_N	DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_WR_N;$/;"	p
OTG_WR_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output                  OTG_WR_N;$/;"	p
OUT	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	9;"	d
OUT	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	11;"	d
PAT_BLACK	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_BLACK		3'd5$/;"	c
PAT_BLUE	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_BLUE		3'd3$/;"	c
PAT_GREEN	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_GREEN		3'd2$/;"	c
PAT_RED	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_RED			3'd1$/;"	c
PAT_SCALE	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_SCALE		3'd0$/;"	c
PAT_WHITE	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define	PAT_WHITE		3'd4$/;"	c
PCHAR	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	29;"	d
PCONTROL_XFER	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} CONTROL_XFER, * PCONTROL_XFER;$/;"	t	typeref:struct:_CONTROL_XFER
PIO_REQUEST	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^} IO_REQUEST, *PIO_REQUEST;$/;"	t	typeref:struct:_IO_REQUEST
POLL_RATE	jtag_uart.v	/^  parameter POLL_RATE = 100;$/;"	c
POLL_RATE	rs232.v	/^  parameter POLL_RATE = 100;$/;"	c
POLL_RATE	verilog_copies/jtag_uart.v	/^  parameter POLL_RATE = 100;$/;"	c
POLL_RATE	verilog_copies/rs232.v	/^  parameter POLL_RATE = 100;$/;"	c
PS2_CLK	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_CLK;$/;"	p
PS2_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_CLK;$/;"	p
PS2_CLK2	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_CLK2;$/;"	p
PS2_CLK2	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_CLK2;$/;"	p
PS2_DAT	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_DAT;$/;"	p
PS2_DAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_DAT;$/;"	p
PS2_DAT2	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_DAT2;$/;"	p
PS2_DAT2	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		PS2_DAT2;$/;"	p
PUCHAR	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	30;"	d
PULONG	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	32;"	d
PUSB_COMMON_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_COMMON_DESCRIPTOR, *PUSB_COMMON_DESCRIPTOR;$/;"	t	typeref:struct:_USB_COMMON_DESCRIPTOR
PUSB_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_CONFIGURATION_DESCRIPTOR, *PUSB_CONFIGURATION_DESCRIPTOR;$/;"	t	typeref:struct:_USB_CONFIGURATION_DESCRIPTOR
PUSB_CONFIGURATION_DESCRIPTOR_a	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_CONFIGURATION_DESCRIPTOR_a, *PUSB_CONFIGURATION_DESCRIPTOR_a;$/;"	t	typeref:struct:_USB_CONFIGURATION_DESCRIPTOR_a
PUSB_DEVICE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_DEVICE_DESCRIPTOR, *PUSB_DEVICE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_DEVICE_DESCRIPTOR
PUSB_ENDPOINT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_ENDPOINT_DESCRIPTOR, *PUSB_ENDPOINT_DESCRIPTOR;$/;"	t	typeref:struct:_USB_ENDPOINT_DESCRIPTOR
PUSB_HUB_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_HUB_DESCRIPTOR, *PUSB_HUB_DESCRIPTOR;$/;"	t	typeref:struct:_USB_HUB_DESCRIPTOR
PUSB_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_INTERFACE_DESCRIPTOR, *PUSB_INTERFACE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_INTERFACE_DESCRIPTOR
PUSB_POWER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_POWER_DESCRIPTOR, *PUSB_POWER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_POWER_DESCRIPTOR
PUSB_STRING_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_CONFIGURATION_DESCRIPTOR,*PUSB_STRING_CONFIGURATION_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_CONFIGURATION_DESCRIPTOR
PUSB_STRING_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_STRING_DESCRIPTOR, *PUSB_STRING_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_DESCRIPTOR
PUSB_STRING_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_INTERFACE_DESCRIPTOR,*PUSB_STRING_INTERFACE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_INTERFACE_DESCRIPTOR
PUSB_STRING_LANGUAGE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_LANGUAGE_DESCRIPTOR,*PUSB_STRING_LANGUAGE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_LANGUAGE_DESCRIPTOR
PUSB_STRING_MANUFACTURER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_MANUFACTURER_DESCRIPTOR,*PUSB_STRING_MANUFACTURER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_MANUFACTURER_DESCRIPTOR
PUSB_STRING_PRODUCT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_PRODUCT_DESCRIPTOR,*PUSB_STRING_PRODUCT_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_PRODUCT_DESCRIPTOR
PUSB_STRING_SERIALNUMBER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_SERIALNUMBER_DESCRIPTOR,*PUSB_STRING_SERIALNUMBER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_SERIALNUMBER_DESCRIPTOR
PUSHORT	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	31;"	d
Panel1	SW/src/Unit1.h	/^   TPanel *Panel1;$/;"	m	class:TForm1
PowerUnit	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR PowerUnit;$/;"	m	struct:_USB_POWER_DESCRIPTOR
Product	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  Product[64];$/;"	m	struct:_USB_STRING_PRODUCT_DESCRIPTOR
READY_LATENCY	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter READY_LATENCY      = 0; $/;"	c
REG_READ_CLK1	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^`define REG_READ_CLK1	2'b01$/;"	c
REG_READ_CLK2	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^`define REG_READ_CLK2	2'b10$/;"	c
REG_START	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^`define REG_START		2'b00$/;"	c
REMOTE_WAKEUP	software/DE2_115_NIOS_DEVICE_LED/Usb.h	137;"	d
REPORT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^unsigned char code REPORT_DESCRIPTOR[50] = {0x05,$/;"	v
RESET_BITS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		unsigned char	RESET_BITS		           : 8;$/;"	m	struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
RaiseIRQL	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	16;"	d
Read_HC_Config_Reg	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^unsigned short Read_HC_Config_Reg(void)$/;"	f
Reserved00	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_0 UCHAR    Reserved00          : 3;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
Reserved20	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_0 UCHAR      Reserved20            	: 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
Reserved30	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR      Reserved30          : 5;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
SD_CLK	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SD_CLK;$/;"	p
SD_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SD_CLK;$/;"	p
SD_CMD	DE2_115_NIOS_DEVICE_LED.v	/^inout		          		SD_CMD;$/;"	p
SD_CMD	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		          		SD_CMD;$/;"	p
SD_DAT	DE2_115_NIOS_DEVICE_LED.v	/^inout		     [3:0]		SD_DAT;$/;"	p
SD_DAT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		     [3:0]		SD_DAT;$/;"	p
SD_WP_N	DE2_115_NIOS_DEVICE_LED.v	/^input		          		SD_WP_N;$/;"	p
SD_WP_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		SD_WP_N;$/;"	p
SEG7	ip/TERASIC_SEG7/SEG7_IF.v	/^output	[(SEG7_NUM*8-1):0]  SEG7;$/;"	p
SEG7_Clear	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^void SEG7_Clear(void){$/;"	f
SEG7_Decimal	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^void SEG7_Decimal(alt_u32 Data, alt_u8 point_mask){$/;"	f
SEG7_Full	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^void SEG7_Full(void){$/;"	f
SEG7_H_	software/DE2_115_NIOS_DEVICE_LED/SEG7.h	2;"	d
SEG7_Hex	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^void SEG7_Hex(alt_u32 Data, alt_u8 point_mask){$/;"	f
SEG7_NUM	ip/TERASIC_SEG7/SEG7_IF.v	/^parameter	SEG7_NUM		=   8;$/;"	c
SEG7_NUM	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	20;"	d	file:
SEG7_Number	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^void SEG7_Number(void){$/;"	f
SEG7_SET	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	19;"	d	file:
SEG7_from_the_seg7	DE2_115_SOPC.v	/^  output  [ 63: 0] SEG7_from_the_seg7;$/;"	p
SEG7_from_the_seg7	DE2_115_SOPC.v	/^  wire    [ 63: 0] SEG7_from_the_seg7;$/;"	n
SEG7_from_the_seg7	verilog_copies/DE2_115_SOPC.v	/^  output  [ 63: 0] SEG7_from_the_seg7;$/;"	p
SEG7_from_the_seg7	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 63: 0] SEG7_from_the_seg7;$/;"	n
SELF_POWERED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	136;"	d
SETUP	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	10;"	d
SETUP_DMA_REQUEST	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	15;"	d	file:
SHORT	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	22;"	d
SMA_CLKIN	DE2_115_NIOS_DEVICE_LED.v	/^input		          		SMA_CLKIN;$/;"	p
SMA_CLKIN	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		SMA_CLKIN;$/;"	p
SMA_CLKOUT	DE2_115_NIOS_DEVICE_LED.v	/^output		          	SMA_CLKOUT;$/;"	p
SMA_CLKOUT	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		          	SMA_CLKOUT;$/;"	p
SRAM_ADDR	DE2_115_NIOS_DEVICE_LED.v	/^output		  [19:0]		SRAM_ADDR;$/;"	p
SRAM_ADDR	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output	[(ADDR_BITS-1):0]	SRAM_ADDR;$/;"	p
SRAM_ADDR	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [19:0]		SRAM_ADDR;$/;"	p
SRAM_ADDR_from_the_sram	DE2_115_SOPC.v	/^  output  [ 19: 0] SRAM_ADDR_from_the_sram;$/;"	p
SRAM_ADDR_from_the_sram	DE2_115_SOPC.v	/^  wire    [ 19: 0] SRAM_ADDR_from_the_sram;$/;"	n
SRAM_ADDR_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output  [ 19: 0] SRAM_ADDR_from_the_sram;$/;"	p
SRAM_ADDR_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 19: 0] SRAM_ADDR_from_the_sram;$/;"	n
SRAM_CE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_CE_N;$/;"	p
SRAM_CE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_CE_N;$/;"	p
SRAM_CE_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output						SRAM_CE_n;$/;"	p
SRAM_CE_n_from_the_sram	DE2_115_SOPC.v	/^  output           SRAM_CE_n_from_the_sram;$/;"	p
SRAM_CE_n_from_the_sram	DE2_115_SOPC.v	/^  wire             SRAM_CE_n_from_the_sram;$/;"	n
SRAM_CE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output           SRAM_CE_n_from_the_sram;$/;"	p
SRAM_CE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire             SRAM_CE_n_from_the_sram;$/;"	n
SRAM_DQ	DE2_115_NIOS_DEVICE_LED.v	/^inout		     [15:0]		SRAM_DQ;$/;"	p
SRAM_DQ	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^inout	[(DATA_BITS-1):0]	SRAM_DQ;$/;"	p
SRAM_DQ	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^inout		     [15:0]		SRAM_DQ;$/;"	p
SRAM_DQ_to_and_from_the_sram	DE2_115_SOPC.v	/^  inout   [ 15: 0] SRAM_DQ_to_and_from_the_sram;$/;"	p
SRAM_DQ_to_and_from_the_sram	DE2_115_SOPC.v	/^  wire    [ 15: 0] SRAM_DQ_to_and_from_the_sram;$/;"	n
SRAM_DQ_to_and_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  inout   [ 15: 0] SRAM_DQ_to_and_from_the_sram;$/;"	p
SRAM_DQ_to_and_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] SRAM_DQ_to_and_from_the_sram;$/;"	n
SRAM_LB_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_LB_N;$/;"	p
SRAM_LB_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_LB_N;$/;"	p
SRAM_LB_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output				 		SRAM_LB_n;$/;"	p
SRAM_LB_n_from_the_sram	DE2_115_SOPC.v	/^  output           SRAM_LB_n_from_the_sram;$/;"	p
SRAM_LB_n_from_the_sram	DE2_115_SOPC.v	/^  wire             SRAM_LB_n_from_the_sram;$/;"	n
SRAM_LB_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output           SRAM_LB_n_from_the_sram;$/;"	p
SRAM_LB_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire             SRAM_LB_n_from_the_sram;$/;"	n
SRAM_OE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_OE_N;$/;"	p
SRAM_OE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_OE_N;$/;"	p
SRAM_OE_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output						SRAM_OE_n;$/;"	p
SRAM_OE_n_from_the_sram	DE2_115_SOPC.v	/^  output           SRAM_OE_n_from_the_sram;$/;"	p
SRAM_OE_n_from_the_sram	DE2_115_SOPC.v	/^  wire             SRAM_OE_n_from_the_sram;$/;"	n
SRAM_OE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output           SRAM_OE_n_from_the_sram;$/;"	p
SRAM_OE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire             SRAM_OE_n_from_the_sram;$/;"	n
SRAM_UB_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_UB_N;$/;"	p
SRAM_UB_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_UB_N;$/;"	p
SRAM_UB_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output				 		SRAM_UB_n;$/;"	p
SRAM_UB_n_from_the_sram	DE2_115_SOPC.v	/^  output           SRAM_UB_n_from_the_sram;$/;"	p
SRAM_UB_n_from_the_sram	DE2_115_SOPC.v	/^  wire             SRAM_UB_n_from_the_sram;$/;"	n
SRAM_UB_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output           SRAM_UB_n_from_the_sram;$/;"	p
SRAM_UB_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire             SRAM_UB_n_from_the_sram;$/;"	n
SRAM_WE_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_WE_N;$/;"	p
SRAM_WE_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		SRAM_WE_N;$/;"	p
SRAM_WE_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output						SRAM_WE_n;$/;"	p
SRAM_WE_n_from_the_sram	DE2_115_SOPC.v	/^  output           SRAM_WE_n_from_the_sram;$/;"	p
SRAM_WE_n_from_the_sram	DE2_115_SOPC.v	/^  wire             SRAM_WE_n_from_the_sram;$/;"	n
SRAM_WE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  output           SRAM_WE_n_from_the_sram;$/;"	p
SRAM_WE_n_from_the_sram	verilog_copies/DE2_115_SOPC.v	/^  wire             SRAM_WE_n_from_the_sram;$/;"	n
STATE_IDLE	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define STATE_IDLE    		0$/;"	c
STATE_STREAMING	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define STATE_STREAMING 	3$/;"	c
STATE_WAIT_EOF	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define STATE_WAIT_EOF		2   \/\/ end of frame$/;"	c
STATE_WAIT_SOP	ip/TERASIC_VPG/TERASIC_VPG.v	/^`define STATE_WAIT_SOP		1   \/\/ start of packet$/;"	c
STATUS_ADDR	ip/TERASIC_AUDIO/AUDIO_IF.v	/^`define STATUS_ADDR		5$/;"	c
STR_INDEX_CONFIGURATION	software/DE2_115_NIOS_DEVICE_LED/Usb.h	24;"	d
STR_INDEX_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	25;"	d
STR_INDEX_LANGUAGE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	20;"	d
STR_INDEX_MANUFACTURER	software/DE2_115_NIOS_DEVICE_LED/Usb.h	21;"	d
STR_INDEX_PRODUCT	software/DE2_115_NIOS_DEVICE_LED/Usb.h	22;"	d
STR_INDEX_SERIALNUMBER	software/DE2_115_NIOS_DEVICE_LED/Usb.h	23;"	d
SW	DE2_115_NIOS_DEVICE_LED.v	/^input		    [17:0]		SW;$/;"	p
SW	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		    [17:0]		SW;$/;"	p
SWAP	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	12;"	d
SYMBOLS_PER_BEAT	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter SYMBOLS_PER_BEAT   = 1; $/;"	c
SerialNum	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  SerialNum[24];$/;"	m	struct:_USB_STRING_SERIALNUMBER_DESCRIPTOR
SetupToken_Handler	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void SetupToken_Handler(void)$/;"	f
Sleep	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	26;"	d
StandardDeviceRequest	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code void (*StandardDeviceRequest[])(void) =$/;"	v
State_bits	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	}State_bits;$/;"	m	union:_USBCHECK_DEVICE_STATES	typeref:struct:_USBCHECK_DEVICE_STATES::_USBCHECK_FLAGS
TD_CLK27	DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_CLK27;$/;"	p
TD_CLK27	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_CLK27;$/;"	p
TD_DATA	DE2_115_NIOS_DEVICE_LED.v	/^input		     [7:0]		TD_DATA;$/;"	p
TD_DATA	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		     [7:0]		TD_DATA;$/;"	p
TD_HS	DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_HS;$/;"	p
TD_HS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_HS;$/;"	p
TD_RESET_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		TD_RESET_N;$/;"	p
TD_RESET_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		TD_RESET_N;$/;"	p
TD_VS	DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_VS;$/;"	p
TD_VS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		TD_VS;$/;"	p
TERASIC_CLOCK_COUNT	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^module TERASIC_CLOCK_COUNT($/;"	m
TERASIC_SRAM	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^module	TERASIC_SRAM($/;"	m
TERASIC_VPG	ip/TERASIC_VPG/TERASIC_VPG.v	/^module TERASIC_VPG($/;"	m
TForm1	SW/src/Unit1.cpp	/^__fastcall TForm1::TForm1(TComponent* Owner)$/;"	f	class:TForm1
TForm1	SW/src/Unit1.h	/^class TForm1 : public TForm$/;"	c
TRUE	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	15;"	d
UART_CTS	DE2_115_NIOS_DEVICE_LED.v	/^output		        		UART_CTS;$/;"	p
UART_CTS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		UART_CTS;$/;"	p
UART_RTS	DE2_115_NIOS_DEVICE_LED.v	/^input		          		UART_RTS;$/;"	p
UART_RTS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		UART_RTS;$/;"	p
UART_RXD	DE2_115_NIOS_DEVICE_LED.v	/^input		          		UART_RXD;$/;"	p
UART_RXD	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^input		          		UART_RXD;$/;"	p
UART_TXD	DE2_115_NIOS_DEVICE_LED.v	/^output		        		UART_TXD;$/;"	p
UART_TXD	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		UART_TXD;$/;"	p
UCHAR	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	23;"	d
ULONG	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	25;"	d
USBCHECK_DEVICE_STATES	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^}USBCHECK_DEVICE_STATES;$/;"	t	typeref:union:_USBCHECK_DEVICE_STATES
USBFSM4DCP_CONTROLOUTDONE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	125;"	d
USBFSM4DCP_DATAIN	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	116;"	d
USBFSM4DCP_DATAOUT	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	117;"	d
USBFSM4DCP_HANDSHAKE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	119;"	d
USBFSM4DCP_IDLE	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	115;"	d
USBFSM4DCP_REQUESTPROC	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	118;"	d
USBFSM4DCP_REQUESTPROC1	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	121;"	d
USBFSM4DCP_REQUESTPROC2	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	123;"	d
USBFSM4DCP_REQUESTPROC3	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	124;"	d
USBFSM4DCP_SETUPPROC	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	120;"	d
USBFSM4DCP_STALL	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	122;"	d
USB_ADDR	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output	[1:0]	USB_ADDR;$/;"	p
USB_ADDR_from_the_usb	DE2_115_SOPC.v	/^  output  [  1: 0] USB_ADDR_from_the_usb;$/;"	p
USB_ADDR_from_the_usb	DE2_115_SOPC.v	/^  wire    [  1: 0] USB_ADDR_from_the_usb;$/;"	n
USB_ADDR_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] USB_ADDR_from_the_usb;$/;"	p
USB_ADDR_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] USB_ADDR_from_the_usb;$/;"	n
USB_CLASS_CODE_MASSSTORAGE_CLASS_DEVICE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	16;"	d
USB_CLASS_CODE_TEST_CLASS_DEVICE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	31;"	d	file:
USB_CLASS_CODE_UNKNOWN	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	12;"	d
USB_CLASS_REQUEST	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	43;"	d
USB_COMMON_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_COMMON_DESCRIPTOR, *PUSB_COMMON_DESCRIPTOR;$/;"	t	typeref:struct:_USB_COMMON_DESCRIPTOR
USB_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_CONFIGURATION_DESCRIPTOR, *PUSB_CONFIGURATION_DESCRIPTOR;$/;"	t	typeref:struct:_USB_CONFIGURATION_DESCRIPTOR
USB_CONFIGURATION_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	14;"	d
USB_CONFIGURATION_DESCRIPTOR_a	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_CONFIGURATION_DESCRIPTOR_a, *PUSB_CONFIGURATION_DESCRIPTOR_a;$/;"	t	typeref:struct:_USB_CONFIGURATION_DESCRIPTOR_a
USB_CONFIG_BUS_POWERED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	48;"	d
USB_CONFIG_POWERED_MASK	software/DE2_115_NIOS_DEVICE_LED/Usb.h	46;"	d
USB_CONFIG_REMOTE_WAKEUP	software/DE2_115_NIOS_DEVICE_LED/Usb.h	50;"	d
USB_CONFIG_SELF_POWERED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	49;"	d
USB_CS_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			USB_CS_N;$/;"	p
USB_CS_N_from_the_usb	DE2_115_SOPC.v	/^  output           USB_CS_N_from_the_usb;$/;"	p
USB_CS_N_from_the_usb	DE2_115_SOPC.v	/^  wire             USB_CS_N_from_the_usb;$/;"	n
USB_CS_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  output           USB_CS_N_from_the_usb;$/;"	p
USB_CS_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_CS_N_from_the_usb;$/;"	n
USB_DATA	ip/TERASIC_ISP1362/ISP1362_IF.v	/^inout	[15:0]	USB_DATA;$/;"	p
USB_DATA_to_and_from_the_usb	DE2_115_SOPC.v	/^  inout   [ 15: 0] USB_DATA_to_and_from_the_usb;$/;"	p
USB_DATA_to_and_from_the_usb	DE2_115_SOPC.v	/^  wire    [ 15: 0] USB_DATA_to_and_from_the_usb;$/;"	n
USB_DATA_to_and_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  inout   [ 15: 0] USB_DATA_to_and_from_the_usb;$/;"	p
USB_DATA_to_and_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] USB_DATA_to_and_from_the_usb;$/;"	n
USB_DC_CMD_READ	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	23;"	d
USB_DC_CMD_WRITE	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	24;"	d
USB_DC_DATA_READ	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	21;"	d
USB_DC_DATA_WRITE	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	22;"	d
USB_DESCRIPTOR_MAKE_TYPE_AND_INDEX	software/DE2_115_NIOS_DEVICE_LED/Usb.h	27;"	d
USB_DEVICE_CLASS_AUDIO	software/DE2_115_NIOS_DEVICE_LED/Usb.h	86;"	d
USB_DEVICE_CLASS_COMMUNICATIONS	software/DE2_115_NIOS_DEVICE_LED/Usb.h	87;"	d
USB_DEVICE_CLASS_HUB	software/DE2_115_NIOS_DEVICE_LED/Usb.h	94;"	d
USB_DEVICE_CLASS_HUMAN_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	88;"	d
USB_DEVICE_CLASS_MONITOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	89;"	d
USB_DEVICE_CLASS_PHYSICAL_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	90;"	d
USB_DEVICE_CLASS_POWER	software/DE2_115_NIOS_DEVICE_LED/Usb.h	91;"	d
USB_DEVICE_CLASS_PRINTER	software/DE2_115_NIOS_DEVICE_LED/Usb.h	92;"	d
USB_DEVICE_CLASS_RESERVED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	85;"	d
USB_DEVICE_CLASS_STORAGE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	93;"	d
USB_DEVICE_CLASS_VENDOR_SPECIFIC	software/DE2_115_NIOS_DEVICE_LED/Usb.h	95;"	d
USB_DEVICE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_DEVICE_DESCRIPTOR, *PUSB_DEVICE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_DEVICE_DESCRIPTOR
USB_DEVICE_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	13;"	d
USB_ENDPOINT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_ENDPOINT_DESCRIPTOR, *PUSB_ENDPOINT_DESCRIPTOR;$/;"	t	typeref:struct:_USB_ENDPOINT_DESCRIPTOR
USB_ENDPOINT_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	17;"	d
USB_ENDPOINT_DIRECTION_MASK	software/DE2_115_NIOS_DEVICE_LED/Usb.h	56;"	d
USB_ENDPOINT_TYPE_BULK	software/DE2_115_NIOS_DEVICE_LED/Usb.h	38;"	d
USB_ENDPOINT_TYPE_CONTROL	software/DE2_115_NIOS_DEVICE_LED/Usb.h	36;"	d
USB_ENDPOINT_TYPE_INTERRUPT	software/DE2_115_NIOS_DEVICE_LED/Usb.h	39;"	d
USB_ENDPOINT_TYPE_ISOCHRONOUS	software/DE2_115_NIOS_DEVICE_LED/Usb.h	37;"	d
USB_ENDPOINT_TYPE_MASK	software/DE2_115_NIOS_DEVICE_LED/Usb.h	34;"	d
USB_FEATURE_ENDPOINT_STALL	software/DE2_115_NIOS_DEVICE_LED/Usb.h	101;"	d
USB_FEATURE_POWER_D0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	103;"	d
USB_FEATURE_POWER_D1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	104;"	d
USB_FEATURE_POWER_D2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	105;"	d
USB_FEATURE_POWER_D3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	106;"	d
USB_FEATURE_REMOTE_WAKEUP	software/DE2_115_NIOS_DEVICE_LED/Usb.h	102;"	d
USB_GETSTATUS_REMOTE_WAKEUP_ENABLED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	10;"	d
USB_GETSTATUS_SELF_POWERED	software/DE2_115_NIOS_DEVICE_LED/Usb.h	9;"	d
USB_HAL4D13_DEBUG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	16;"	d	file:
USB_HAL4D13_DEBUG	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	18;"	d	file:
USB_HC_CMD_READ	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	17;"	d
USB_HC_CMD_WRITE	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	18;"	d
USB_HC_DATA_READ	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	15;"	d
USB_HC_DATA_WRITE	software/DE2_115_NIOS_DEVICE_LED/ISP1362_HAL.h	16;"	d
USB_HUB_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_HUB_DESCRIPTOR, *PUSB_HUB_DESCRIPTOR;$/;"	t	typeref:struct:_USB_HUB_DESCRIPTOR
USB_INT0	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			USB_INT0;$/;"	p
USB_INT0_to_the_usb	DE2_115_SOPC.v	/^  input            USB_INT0_to_the_usb;$/;"	p
USB_INT0_to_the_usb	DE2_115_SOPC.v	/^  wire             USB_INT0_to_the_usb;$/;"	n
USB_INT0_to_the_usb	verilog_copies/DE2_115_SOPC.v	/^  input            USB_INT0_to_the_usb;$/;"	p
USB_INT0_to_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_INT0_to_the_usb;$/;"	n
USB_INT1	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			USB_INT1;$/;"	p
USB_INT1_to_the_usb	DE2_115_SOPC.v	/^  input            USB_INT1_to_the_usb;$/;"	p
USB_INT1_to_the_usb	DE2_115_SOPC.v	/^  wire             USB_INT1_to_the_usb;$/;"	n
USB_INT1_to_the_usb	verilog_copies/DE2_115_SOPC.v	/^  input            USB_INT1_to_the_usb;$/;"	p
USB_INT1_to_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_INT1_to_the_usb;$/;"	n
USB_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_INTERFACE_DESCRIPTOR, *PUSB_INTERFACE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_INTERFACE_DESCRIPTOR
USB_INTERFACE_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	16;"	d
USB_ISR_DEBUG	software/DE2_115_NIOS_DEVICE_LED/ISR.c	5;"	d	file:
USB_ISR_DEBUG	software/DE2_115_NIOS_DEVICE_LED/ISR.c	7;"	d	file:
USB_POWER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_POWER_DESCRIPTOR, *PUSB_POWER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_POWER_DESCRIPTOR
USB_POWER_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	18;"	d
USB_PROTOCOL_CODE_BULK	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	27;"	d
USB_PROTOCOL_CODE_CBI0	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	25;"	d
USB_PROTOCOL_CODE_CBI1	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	26;"	d
USB_PROTOCOL_CODE_TEST_CLASS_D12	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	33;"	d	file:
USB_PROTOCOL_CODE_UNKNOWN	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	14;"	d
USB_RD_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			USB_RD_N;$/;"	p
USB_RD_N_from_the_usb	DE2_115_SOPC.v	/^  output           USB_RD_N_from_the_usb;$/;"	p
USB_RD_N_from_the_usb	DE2_115_SOPC.v	/^  wire             USB_RD_N_from_the_usb;$/;"	n
USB_RD_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  output           USB_RD_N_from_the_usb;$/;"	p
USB_RD_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_RD_N_from_the_usb;$/;"	n
USB_RECIPIENT	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	34;"	d
USB_RECIPIENT_DEVICE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	35;"	d
USB_RECIPIENT_ENDPOINT	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	37;"	d
USB_RECIPIENT_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	36;"	d
USB_REQUEST_CLEAR_FEATURE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	66;"	d
USB_REQUEST_DIR_MASK	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	39;"	d
USB_REQUEST_GET_CONFIGURATION	software/DE2_115_NIOS_DEVICE_LED/Usb.h	73;"	d
USB_REQUEST_GET_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	71;"	d
USB_REQUEST_GET_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	75;"	d
USB_REQUEST_GET_STATUS	software/DE2_115_NIOS_DEVICE_LED/Usb.h	65;"	d
USB_REQUEST_MASK	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	46;"	d
USB_REQUEST_SET_ADDRESS	software/DE2_115_NIOS_DEVICE_LED/Usb.h	70;"	d
USB_REQUEST_SET_CONFIGURATION	software/DE2_115_NIOS_DEVICE_LED/Usb.h	74;"	d
USB_REQUEST_SET_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	72;"	d
USB_REQUEST_SET_FEATURE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	68;"	d
USB_REQUEST_SET_INTERFACE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	76;"	d
USB_REQUEST_SYNC_FRAME	software/DE2_115_NIOS_DEVICE_LED/Usb.h	77;"	d
USB_REQUEST_TYPE_MASK	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	41;"	d
USB_RST_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			USB_RST_N;$/;"	p
USB_RST_N_from_the_usb	DE2_115_SOPC.v	/^  output           USB_RST_N_from_the_usb;$/;"	p
USB_RST_N_from_the_usb	DE2_115_SOPC.v	/^  wire             USB_RST_N_from_the_usb;$/;"	n
USB_RST_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  output           USB_RST_N_from_the_usb;$/;"	p
USB_RST_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_RST_N_from_the_usb;$/;"	n
USB_STANDARD_REQUEST	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	42;"	d
USB_STRING_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_CONFIGURATION_DESCRIPTOR,*PUSB_STRING_CONFIGURATION_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_CONFIGURATION_DESCRIPTOR
USB_STRING_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^} USB_STRING_DESCRIPTOR, *PUSB_STRING_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_DESCRIPTOR
USB_STRING_DESCRIPTOR_TYPE	software/DE2_115_NIOS_DEVICE_LED/Usb.h	15;"	d
USB_STRING_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_INTERFACE_DESCRIPTOR,*PUSB_STRING_INTERFACE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_INTERFACE_DESCRIPTOR
USB_STRING_LANGUAGE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_LANGUAGE_DESCRIPTOR,*PUSB_STRING_LANGUAGE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_LANGUAGE_DESCRIPTOR
USB_STRING_MANUFACTURER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_MANUFACTURER_DESCRIPTOR,*PUSB_STRING_MANUFACTURER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_MANUFACTURER_DESCRIPTOR
USB_STRING_PRODUCT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_PRODUCT_DESCRIPTOR,*PUSB_STRING_PRODUCT_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_PRODUCT_DESCRIPTOR
USB_STRING_SERIALNUMBER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^} USB_STRING_SERIALNUMBER_DESCRIPTOR,*PUSB_STRING_SERIALNUMBER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_SERIALNUMBER_DESCRIPTOR
USB_SUBCLASS_CODE_QIC157	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	20;"	d
USB_SUBCLASS_CODE_RBC	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	18;"	d
USB_SUBCLASS_CODE_SCSI	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	23;"	d
USB_SUBCLASS_CODE_SFF8020I	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	19;"	d
USB_SUBCLASS_CODE_SFF8070I	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	22;"	d
USB_SUBCLASS_CODE_TEST_CLASS_D12	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	32;"	d	file:
USB_SUBCLASS_CODE_UFI	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	21;"	d
USB_SUBCLASS_CODE_UNKNOWN	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	13;"	d
USB_SUPPORT_D0_COMMAND	software/DE2_115_NIOS_DEVICE_LED/Usb.h	321;"	d
USB_SUPPORT_D1_COMMAND	software/DE2_115_NIOS_DEVICE_LED/Usb.h	322;"	d
USB_SUPPORT_D1_WAKEUP	software/DE2_115_NIOS_DEVICE_LED/Usb.h	326;"	d
USB_SUPPORT_D2_COMMAND	software/DE2_115_NIOS_DEVICE_LED/Usb.h	323;"	d
USB_SUPPORT_D2_WAKEUP	software/DE2_115_NIOS_DEVICE_LED/Usb.h	327;"	d
USB_SUPPORT_D3_COMMAND	software/DE2_115_NIOS_DEVICE_LED/Usb.h	324;"	d
USB_VENDOR_REQUEST	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	44;"	d
USB_WR_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			USB_WR_N;$/;"	p
USB_WR_N_from_the_usb	DE2_115_SOPC.v	/^  output           USB_WR_N_from_the_usb;$/;"	p
USB_WR_N_from_the_usb	DE2_115_SOPC.v	/^  wire             USB_WR_N_from_the_usb;$/;"	n
USB_WR_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  output           USB_WR_N_from_the_usb;$/;"	p
USB_WR_N_from_the_usb	verilog_copies/DE2_115_SOPC.v	/^  wire             USB_WR_N_from_the_usb;$/;"	n
USHORT	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	24;"	d
Unit1H	SW/src/Unit1.h	4;"	d
VGA_B	DE2_115_NIOS_DEVICE_LED.v	/^output		  [7:0]		VGA_B;$/;"	p
VGA_B	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [7:0]		VGA_B;$/;"	p
VGA_BLANK_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_BLANK_N;$/;"	p
VGA_BLANK_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_BLANK_N;$/;"	p
VGA_CLK	DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_CLK;$/;"	p
VGA_CLK	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_CLK;$/;"	p
VGA_G	DE2_115_NIOS_DEVICE_LED.v	/^output		  [7:0]		VGA_G;$/;"	p
VGA_G	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		  [7:0]		VGA_G;$/;"	p
VGA_HS	DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_HS;$/;"	p
VGA_HS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_HS;$/;"	p
VGA_R	DE2_115_NIOS_DEVICE_LED.v	/^output	     [7:0]		VGA_R;$/;"	p
VGA_R	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output	     [7:0]		VGA_R;$/;"	p
VGA_SYNC_N	DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_SYNC_N;$/;"	p
VGA_SYNC_N	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_SYNC_N;$/;"	p
VGA_VS	DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_VS;$/;"	p
VGA_VS	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^output		        		VGA_VS;$/;"	p
V_BPORCH	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter V_BPORCH	         = 33;$/;"	c
V_DISP	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter V_DISP	         = 480;$/;"	c
V_FPORCH	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter V_FPORCH	         = 10;$/;"	c
V_SYNC	ip/TERASIC_VPG/TERASIC_VPG.v	/^parameter V_SYNC	         = 2;$/;"	c
VendorDeviceRequest	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code void (*VendorDeviceRequest[])(void) =$/;"	v
W_dst_regnum	cpu_test_bench.v	/^  input   [  4: 0] W_dst_regnum;$/;"	p
W_dst_regnum	verilog_copies/cpu_test_bench.v	/^  input   [  4: 0] W_dst_regnum;$/;"	p
W_iw	cpu_test_bench.v	/^  input   [ 31: 0] W_iw;$/;"	p
W_iw	verilog_copies/cpu_test_bench.v	/^  input   [ 31: 0] W_iw;$/;"	p
W_iw_op	cpu_test_bench.v	/^  input   [  5: 0] W_iw_op;$/;"	p
W_iw_op	verilog_copies/cpu_test_bench.v	/^  input   [  5: 0] W_iw_op;$/;"	p
W_iw_opx	cpu_test_bench.v	/^  input   [  5: 0] W_iw_opx;$/;"	p
W_iw_opx	verilog_copies/cpu_test_bench.v	/^  input   [  5: 0] W_iw_opx;$/;"	p
W_op_add	cpu_test_bench.v	/^  wire             W_op_add;$/;"	n
W_op_add	verilog_copies/cpu_test_bench.v	/^  wire             W_op_add;$/;"	n
W_op_addi	cpu_test_bench.v	/^  wire             W_op_addi;$/;"	n
W_op_addi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_addi;$/;"	n
W_op_and	cpu_test_bench.v	/^  wire             W_op_and;$/;"	n
W_op_and	verilog_copies/cpu_test_bench.v	/^  wire             W_op_and;$/;"	n
W_op_andhi	cpu_test_bench.v	/^  wire             W_op_andhi;$/;"	n
W_op_andhi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_andhi;$/;"	n
W_op_andi	cpu_test_bench.v	/^  wire             W_op_andi;$/;"	n
W_op_andi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_andi;$/;"	n
W_op_beq	cpu_test_bench.v	/^  wire             W_op_beq;$/;"	n
W_op_beq	verilog_copies/cpu_test_bench.v	/^  wire             W_op_beq;$/;"	n
W_op_bge	cpu_test_bench.v	/^  wire             W_op_bge;$/;"	n
W_op_bge	verilog_copies/cpu_test_bench.v	/^  wire             W_op_bge;$/;"	n
W_op_bgeu	cpu_test_bench.v	/^  wire             W_op_bgeu;$/;"	n
W_op_bgeu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_bgeu;$/;"	n
W_op_blt	cpu_test_bench.v	/^  wire             W_op_blt;$/;"	n
W_op_blt	verilog_copies/cpu_test_bench.v	/^  wire             W_op_blt;$/;"	n
W_op_bltu	cpu_test_bench.v	/^  wire             W_op_bltu;$/;"	n
W_op_bltu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_bltu;$/;"	n
W_op_bne	cpu_test_bench.v	/^  wire             W_op_bne;$/;"	n
W_op_bne	verilog_copies/cpu_test_bench.v	/^  wire             W_op_bne;$/;"	n
W_op_br	cpu_test_bench.v	/^  wire             W_op_br;$/;"	n
W_op_br	verilog_copies/cpu_test_bench.v	/^  wire             W_op_br;$/;"	n
W_op_break	cpu_test_bench.v	/^  wire             W_op_break;$/;"	n
W_op_break	verilog_copies/cpu_test_bench.v	/^  wire             W_op_break;$/;"	n
W_op_bret	cpu_test_bench.v	/^  wire             W_op_bret;$/;"	n
W_op_bret	verilog_copies/cpu_test_bench.v	/^  wire             W_op_bret;$/;"	n
W_op_call	cpu_test_bench.v	/^  wire             W_op_call;$/;"	n
W_op_call	verilog_copies/cpu_test_bench.v	/^  wire             W_op_call;$/;"	n
W_op_callr	cpu_test_bench.v	/^  wire             W_op_callr;$/;"	n
W_op_callr	verilog_copies/cpu_test_bench.v	/^  wire             W_op_callr;$/;"	n
W_op_cmpeq	cpu_test_bench.v	/^  wire             W_op_cmpeq;$/;"	n
W_op_cmpeq	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpeq;$/;"	n
W_op_cmpeqi	cpu_test_bench.v	/^  wire             W_op_cmpeqi;$/;"	n
W_op_cmpeqi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpeqi;$/;"	n
W_op_cmpge	cpu_test_bench.v	/^  wire             W_op_cmpge;$/;"	n
W_op_cmpge	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpge;$/;"	n
W_op_cmpgei	cpu_test_bench.v	/^  wire             W_op_cmpgei;$/;"	n
W_op_cmpgei	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpgei;$/;"	n
W_op_cmpgeu	cpu_test_bench.v	/^  wire             W_op_cmpgeu;$/;"	n
W_op_cmpgeu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpgeu;$/;"	n
W_op_cmpgeui	cpu_test_bench.v	/^  wire             W_op_cmpgeui;$/;"	n
W_op_cmpgeui	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpgeui;$/;"	n
W_op_cmplt	cpu_test_bench.v	/^  wire             W_op_cmplt;$/;"	n
W_op_cmplt	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmplt;$/;"	n
W_op_cmplti	cpu_test_bench.v	/^  wire             W_op_cmplti;$/;"	n
W_op_cmplti	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmplti;$/;"	n
W_op_cmpltu	cpu_test_bench.v	/^  wire             W_op_cmpltu;$/;"	n
W_op_cmpltu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpltu;$/;"	n
W_op_cmpltui	cpu_test_bench.v	/^  wire             W_op_cmpltui;$/;"	n
W_op_cmpltui	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpltui;$/;"	n
W_op_cmpne	cpu_test_bench.v	/^  wire             W_op_cmpne;$/;"	n
W_op_cmpne	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpne;$/;"	n
W_op_cmpnei	cpu_test_bench.v	/^  wire             W_op_cmpnei;$/;"	n
W_op_cmpnei	verilog_copies/cpu_test_bench.v	/^  wire             W_op_cmpnei;$/;"	n
W_op_crst	cpu_test_bench.v	/^  wire             W_op_crst;$/;"	n
W_op_crst	verilog_copies/cpu_test_bench.v	/^  wire             W_op_crst;$/;"	n
W_op_custom	cpu_test_bench.v	/^  wire             W_op_custom;$/;"	n
W_op_custom	verilog_copies/cpu_test_bench.v	/^  wire             W_op_custom;$/;"	n
W_op_div	cpu_test_bench.v	/^  wire             W_op_div;$/;"	n
W_op_div	verilog_copies/cpu_test_bench.v	/^  wire             W_op_div;$/;"	n
W_op_divu	cpu_test_bench.v	/^  wire             W_op_divu;$/;"	n
W_op_divu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_divu;$/;"	n
W_op_eret	cpu_test_bench.v	/^  wire             W_op_eret;$/;"	n
W_op_eret	verilog_copies/cpu_test_bench.v	/^  wire             W_op_eret;$/;"	n
W_op_flushd	cpu_test_bench.v	/^  wire             W_op_flushd;$/;"	n
W_op_flushd	verilog_copies/cpu_test_bench.v	/^  wire             W_op_flushd;$/;"	n
W_op_flushda	cpu_test_bench.v	/^  wire             W_op_flushda;$/;"	n
W_op_flushda	verilog_copies/cpu_test_bench.v	/^  wire             W_op_flushda;$/;"	n
W_op_flushi	cpu_test_bench.v	/^  wire             W_op_flushi;$/;"	n
W_op_flushi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_flushi;$/;"	n
W_op_flushp	cpu_test_bench.v	/^  wire             W_op_flushp;$/;"	n
W_op_flushp	verilog_copies/cpu_test_bench.v	/^  wire             W_op_flushp;$/;"	n
W_op_hbreak	cpu_test_bench.v	/^  wire             W_op_hbreak;$/;"	n
W_op_hbreak	verilog_copies/cpu_test_bench.v	/^  wire             W_op_hbreak;$/;"	n
W_op_initd	cpu_test_bench.v	/^  wire             W_op_initd;$/;"	n
W_op_initd	verilog_copies/cpu_test_bench.v	/^  wire             W_op_initd;$/;"	n
W_op_initda	cpu_test_bench.v	/^  wire             W_op_initda;$/;"	n
W_op_initda	verilog_copies/cpu_test_bench.v	/^  wire             W_op_initda;$/;"	n
W_op_initi	cpu_test_bench.v	/^  wire             W_op_initi;$/;"	n
W_op_initi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_initi;$/;"	n
W_op_intr	cpu_test_bench.v	/^  wire             W_op_intr;$/;"	n
W_op_intr	verilog_copies/cpu_test_bench.v	/^  wire             W_op_intr;$/;"	n
W_op_jmp	cpu_test_bench.v	/^  wire             W_op_jmp;$/;"	n
W_op_jmp	verilog_copies/cpu_test_bench.v	/^  wire             W_op_jmp;$/;"	n
W_op_jmpi	cpu_test_bench.v	/^  wire             W_op_jmpi;$/;"	n
W_op_jmpi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_jmpi;$/;"	n
W_op_ldb	cpu_test_bench.v	/^  wire             W_op_ldb;$/;"	n
W_op_ldb	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldb;$/;"	n
W_op_ldbio	cpu_test_bench.v	/^  wire             W_op_ldbio;$/;"	n
W_op_ldbio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldbio;$/;"	n
W_op_ldbu	cpu_test_bench.v	/^  wire             W_op_ldbu;$/;"	n
W_op_ldbu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldbu;$/;"	n
W_op_ldbuio	cpu_test_bench.v	/^  wire             W_op_ldbuio;$/;"	n
W_op_ldbuio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldbuio;$/;"	n
W_op_ldh	cpu_test_bench.v	/^  wire             W_op_ldh;$/;"	n
W_op_ldh	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldh;$/;"	n
W_op_ldhio	cpu_test_bench.v	/^  wire             W_op_ldhio;$/;"	n
W_op_ldhio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldhio;$/;"	n
W_op_ldhu	cpu_test_bench.v	/^  wire             W_op_ldhu;$/;"	n
W_op_ldhu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldhu;$/;"	n
W_op_ldhuio	cpu_test_bench.v	/^  wire             W_op_ldhuio;$/;"	n
W_op_ldhuio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldhuio;$/;"	n
W_op_ldl	cpu_test_bench.v	/^  wire             W_op_ldl;$/;"	n
W_op_ldl	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldl;$/;"	n
W_op_ldw	cpu_test_bench.v	/^  wire             W_op_ldw;$/;"	n
W_op_ldw	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldw;$/;"	n
W_op_ldwio	cpu_test_bench.v	/^  wire             W_op_ldwio;$/;"	n
W_op_ldwio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ldwio;$/;"	n
W_op_mul	cpu_test_bench.v	/^  wire             W_op_mul;$/;"	n
W_op_mul	verilog_copies/cpu_test_bench.v	/^  wire             W_op_mul;$/;"	n
W_op_muli	cpu_test_bench.v	/^  wire             W_op_muli;$/;"	n
W_op_muli	verilog_copies/cpu_test_bench.v	/^  wire             W_op_muli;$/;"	n
W_op_mulxss	cpu_test_bench.v	/^  wire             W_op_mulxss;$/;"	n
W_op_mulxss	verilog_copies/cpu_test_bench.v	/^  wire             W_op_mulxss;$/;"	n
W_op_mulxsu	cpu_test_bench.v	/^  wire             W_op_mulxsu;$/;"	n
W_op_mulxsu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_mulxsu;$/;"	n
W_op_mulxuu	cpu_test_bench.v	/^  wire             W_op_mulxuu;$/;"	n
W_op_mulxuu	verilog_copies/cpu_test_bench.v	/^  wire             W_op_mulxuu;$/;"	n
W_op_nextpc	cpu_test_bench.v	/^  wire             W_op_nextpc;$/;"	n
W_op_nextpc	verilog_copies/cpu_test_bench.v	/^  wire             W_op_nextpc;$/;"	n
W_op_nor	cpu_test_bench.v	/^  wire             W_op_nor;$/;"	n
W_op_nor	verilog_copies/cpu_test_bench.v	/^  wire             W_op_nor;$/;"	n
W_op_opx	cpu_test_bench.v	/^  wire             W_op_opx;$/;"	n
W_op_opx	verilog_copies/cpu_test_bench.v	/^  wire             W_op_opx;$/;"	n
W_op_or	cpu_test_bench.v	/^  wire             W_op_or;$/;"	n
W_op_or	verilog_copies/cpu_test_bench.v	/^  wire             W_op_or;$/;"	n
W_op_orhi	cpu_test_bench.v	/^  wire             W_op_orhi;$/;"	n
W_op_orhi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_orhi;$/;"	n
W_op_ori	cpu_test_bench.v	/^  wire             W_op_ori;$/;"	n
W_op_ori	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ori;$/;"	n
W_op_rdctl	cpu_test_bench.v	/^  wire             W_op_rdctl;$/;"	n
W_op_rdctl	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rdctl;$/;"	n
W_op_rdprs	cpu_test_bench.v	/^  wire             W_op_rdprs;$/;"	n
W_op_rdprs	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rdprs;$/;"	n
W_op_ret	cpu_test_bench.v	/^  wire             W_op_ret;$/;"	n
W_op_ret	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ret;$/;"	n
W_op_rol	cpu_test_bench.v	/^  wire             W_op_rol;$/;"	n
W_op_rol	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rol;$/;"	n
W_op_roli	cpu_test_bench.v	/^  wire             W_op_roli;$/;"	n
W_op_roli	verilog_copies/cpu_test_bench.v	/^  wire             W_op_roli;$/;"	n
W_op_ror	cpu_test_bench.v	/^  wire             W_op_ror;$/;"	n
W_op_ror	verilog_copies/cpu_test_bench.v	/^  wire             W_op_ror;$/;"	n
W_op_rsv02	cpu_test_bench.v	/^  wire             W_op_rsv02;$/;"	n
W_op_rsv02	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv02;$/;"	n
W_op_rsv09	cpu_test_bench.v	/^  wire             W_op_rsv09;$/;"	n
W_op_rsv09	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv09;$/;"	n
W_op_rsv10	cpu_test_bench.v	/^  wire             W_op_rsv10;$/;"	n
W_op_rsv10	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv10;$/;"	n
W_op_rsv17	cpu_test_bench.v	/^  wire             W_op_rsv17;$/;"	n
W_op_rsv17	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv17;$/;"	n
W_op_rsv18	cpu_test_bench.v	/^  wire             W_op_rsv18;$/;"	n
W_op_rsv18	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv18;$/;"	n
W_op_rsv25	cpu_test_bench.v	/^  wire             W_op_rsv25;$/;"	n
W_op_rsv25	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv25;$/;"	n
W_op_rsv26	cpu_test_bench.v	/^  wire             W_op_rsv26;$/;"	n
W_op_rsv26	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv26;$/;"	n
W_op_rsv33	cpu_test_bench.v	/^  wire             W_op_rsv33;$/;"	n
W_op_rsv33	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv33;$/;"	n
W_op_rsv34	cpu_test_bench.v	/^  wire             W_op_rsv34;$/;"	n
W_op_rsv34	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv34;$/;"	n
W_op_rsv41	cpu_test_bench.v	/^  wire             W_op_rsv41;$/;"	n
W_op_rsv41	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv41;$/;"	n
W_op_rsv42	cpu_test_bench.v	/^  wire             W_op_rsv42;$/;"	n
W_op_rsv42	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv42;$/;"	n
W_op_rsv49	cpu_test_bench.v	/^  wire             W_op_rsv49;$/;"	n
W_op_rsv49	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv49;$/;"	n
W_op_rsv57	cpu_test_bench.v	/^  wire             W_op_rsv57;$/;"	n
W_op_rsv57	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv57;$/;"	n
W_op_rsv61	cpu_test_bench.v	/^  wire             W_op_rsv61;$/;"	n
W_op_rsv61	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv61;$/;"	n
W_op_rsv62	cpu_test_bench.v	/^  wire             W_op_rsv62;$/;"	n
W_op_rsv62	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv62;$/;"	n
W_op_rsv63	cpu_test_bench.v	/^  wire             W_op_rsv63;$/;"	n
W_op_rsv63	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsv63;$/;"	n
W_op_rsvx00	cpu_test_bench.v	/^  wire             W_op_rsvx00;$/;"	n
W_op_rsvx00	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx00;$/;"	n
W_op_rsvx10	cpu_test_bench.v	/^  wire             W_op_rsvx10;$/;"	n
W_op_rsvx10	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx10;$/;"	n
W_op_rsvx15	cpu_test_bench.v	/^  wire             W_op_rsvx15;$/;"	n
W_op_rsvx15	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx15;$/;"	n
W_op_rsvx17	cpu_test_bench.v	/^  wire             W_op_rsvx17;$/;"	n
W_op_rsvx17	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx17;$/;"	n
W_op_rsvx21	cpu_test_bench.v	/^  wire             W_op_rsvx21;$/;"	n
W_op_rsvx21	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx21;$/;"	n
W_op_rsvx25	cpu_test_bench.v	/^  wire             W_op_rsvx25;$/;"	n
W_op_rsvx25	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx25;$/;"	n
W_op_rsvx33	cpu_test_bench.v	/^  wire             W_op_rsvx33;$/;"	n
W_op_rsvx33	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx33;$/;"	n
W_op_rsvx34	cpu_test_bench.v	/^  wire             W_op_rsvx34;$/;"	n
W_op_rsvx34	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx34;$/;"	n
W_op_rsvx35	cpu_test_bench.v	/^  wire             W_op_rsvx35;$/;"	n
W_op_rsvx35	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx35;$/;"	n
W_op_rsvx42	cpu_test_bench.v	/^  wire             W_op_rsvx42;$/;"	n
W_op_rsvx42	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx42;$/;"	n
W_op_rsvx43	cpu_test_bench.v	/^  wire             W_op_rsvx43;$/;"	n
W_op_rsvx43	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx43;$/;"	n
W_op_rsvx44	cpu_test_bench.v	/^  wire             W_op_rsvx44;$/;"	n
W_op_rsvx44	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx44;$/;"	n
W_op_rsvx47	cpu_test_bench.v	/^  wire             W_op_rsvx47;$/;"	n
W_op_rsvx47	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx47;$/;"	n
W_op_rsvx50	cpu_test_bench.v	/^  wire             W_op_rsvx50;$/;"	n
W_op_rsvx50	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx50;$/;"	n
W_op_rsvx51	cpu_test_bench.v	/^  wire             W_op_rsvx51;$/;"	n
W_op_rsvx51	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx51;$/;"	n
W_op_rsvx55	cpu_test_bench.v	/^  wire             W_op_rsvx55;$/;"	n
W_op_rsvx55	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx55;$/;"	n
W_op_rsvx56	cpu_test_bench.v	/^  wire             W_op_rsvx56;$/;"	n
W_op_rsvx56	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx56;$/;"	n
W_op_rsvx60	cpu_test_bench.v	/^  wire             W_op_rsvx60;$/;"	n
W_op_rsvx60	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx60;$/;"	n
W_op_rsvx63	cpu_test_bench.v	/^  wire             W_op_rsvx63;$/;"	n
W_op_rsvx63	verilog_copies/cpu_test_bench.v	/^  wire             W_op_rsvx63;$/;"	n
W_op_sll	cpu_test_bench.v	/^  wire             W_op_sll;$/;"	n
W_op_sll	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sll;$/;"	n
W_op_slli	cpu_test_bench.v	/^  wire             W_op_slli;$/;"	n
W_op_slli	verilog_copies/cpu_test_bench.v	/^  wire             W_op_slli;$/;"	n
W_op_sra	cpu_test_bench.v	/^  wire             W_op_sra;$/;"	n
W_op_sra	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sra;$/;"	n
W_op_srai	cpu_test_bench.v	/^  wire             W_op_srai;$/;"	n
W_op_srai	verilog_copies/cpu_test_bench.v	/^  wire             W_op_srai;$/;"	n
W_op_srl	cpu_test_bench.v	/^  wire             W_op_srl;$/;"	n
W_op_srl	verilog_copies/cpu_test_bench.v	/^  wire             W_op_srl;$/;"	n
W_op_srli	cpu_test_bench.v	/^  wire             W_op_srli;$/;"	n
W_op_srli	verilog_copies/cpu_test_bench.v	/^  wire             W_op_srli;$/;"	n
W_op_stb	cpu_test_bench.v	/^  wire             W_op_stb;$/;"	n
W_op_stb	verilog_copies/cpu_test_bench.v	/^  wire             W_op_stb;$/;"	n
W_op_stbio	cpu_test_bench.v	/^  wire             W_op_stbio;$/;"	n
W_op_stbio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_stbio;$/;"	n
W_op_stc	cpu_test_bench.v	/^  wire             W_op_stc;$/;"	n
W_op_stc	verilog_copies/cpu_test_bench.v	/^  wire             W_op_stc;$/;"	n
W_op_sth	cpu_test_bench.v	/^  wire             W_op_sth;$/;"	n
W_op_sth	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sth;$/;"	n
W_op_sthio	cpu_test_bench.v	/^  wire             W_op_sthio;$/;"	n
W_op_sthio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sthio;$/;"	n
W_op_stw	cpu_test_bench.v	/^  wire             W_op_stw;$/;"	n
W_op_stw	verilog_copies/cpu_test_bench.v	/^  wire             W_op_stw;$/;"	n
W_op_stwio	cpu_test_bench.v	/^  wire             W_op_stwio;$/;"	n
W_op_stwio	verilog_copies/cpu_test_bench.v	/^  wire             W_op_stwio;$/;"	n
W_op_sub	cpu_test_bench.v	/^  wire             W_op_sub;$/;"	n
W_op_sub	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sub;$/;"	n
W_op_sync	cpu_test_bench.v	/^  wire             W_op_sync;$/;"	n
W_op_sync	verilog_copies/cpu_test_bench.v	/^  wire             W_op_sync;$/;"	n
W_op_trap	cpu_test_bench.v	/^  wire             W_op_trap;$/;"	n
W_op_trap	verilog_copies/cpu_test_bench.v	/^  wire             W_op_trap;$/;"	n
W_op_wrctl	cpu_test_bench.v	/^  wire             W_op_wrctl;$/;"	n
W_op_wrctl	verilog_copies/cpu_test_bench.v	/^  wire             W_op_wrctl;$/;"	n
W_op_wrprs	cpu_test_bench.v	/^  wire             W_op_wrprs;$/;"	n
W_op_wrprs	verilog_copies/cpu_test_bench.v	/^  wire             W_op_wrprs;$/;"	n
W_op_xor	cpu_test_bench.v	/^  wire             W_op_xor;$/;"	n
W_op_xor	verilog_copies/cpu_test_bench.v	/^  wire             W_op_xor;$/;"	n
W_op_xorhi	cpu_test_bench.v	/^  wire             W_op_xorhi;$/;"	n
W_op_xorhi	verilog_copies/cpu_test_bench.v	/^  wire             W_op_xorhi;$/;"	n
W_op_xori	cpu_test_bench.v	/^  wire             W_op_xori;$/;"	n
W_op_xori	verilog_copies/cpu_test_bench.v	/^  wire             W_op_xori;$/;"	n
W_pcb	cpu_test_bench.v	/^  input   [ 27: 0] W_pcb;$/;"	p
W_pcb	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] W_pcb;$/;"	p
W_valid	cpu_test_bench.v	/^  input            W_valid;$/;"	p
W_valid	verilog_copies/cpu_test_bench.v	/^  input            W_valid;$/;"	p
W_vinst	cpu_test_bench.v	/^  input   [ 55: 0] W_vinst;$/;"	p
W_vinst	verilog_copies/cpu_test_bench.v	/^  input   [ 55: 0] W_vinst;$/;"	p
W_wr_dst_reg	cpu_test_bench.v	/^  input            W_wr_dst_reg;$/;"	p
W_wr_dst_reg	verilog_copies/cpu_test_bench.v	/^  input            W_wr_dst_reg;$/;"	p
Wait4Ns	software/DE2_115_NIOS_DEVICE_LED/ISO.c	/^void Wait4Ns( unsigned long timeNs)$/;"	f
WinMain	SW/src/Project1.cpp	/^WINAPI WinMain(HINSTANCE, HINSTANCE, LPSTR, int)$/;"	f
Write_HC_Config_Reg	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.c	/^void Write_HC_Config_Reg(unsigned short Config)$/;"	f
_Address	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	/^typedef union _Address {$/;"	u
_CONTROL_XFER	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^typedef struct _CONTROL_XFER$/;"	s
_D13FLAGS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^typedef union _D13FLAGS$/;"	u
_D13FSM_FLAGS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	struct _D13FSM_FLAGS$/;"	s	union:_D13FLAGS
_IO_REQUEST	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^typedef struct _IO_REQUEST $/;"	s
_NAME_USB_CLASS_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_CLASS_REQUEST[] =$/;"	v
_NAME_USB_REQUEST_DIRECTION	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_REQUEST_DIRECTION[] =$/;"	v
_NAME_USB_REQUEST_RECIPIENT	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_REQUEST_RECIPIENT[] =$/;"	v
_NAME_USB_REQUEST_TYPE	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_REQUEST_TYPE[] =$/;"	v
_NAME_USB_STANDARD_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_STANDARD_REQUEST[] =$/;"	v
_NAME_USB_VENDOR_REQUEST	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^code CHAR * _NAME_USB_VENDOR_REQUEST[] =$/;"	v
_USBCHECK_DEVICE_STATES	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^typedef union _USBCHECK_DEVICE_STATES$/;"	u
_USBCHECK_FLAGS	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	struct _USBCHECK_FLAGS$/;"	s	union:_USBCHECK_DEVICE_STATES
_USB_COMMON_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_COMMON_DESCRIPTOR {$/;"	s
_USB_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_CONFIGURATION_DESCRIPTOR {$/;"	s
_USB_CONFIGURATION_DESCRIPTOR_a	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_CONFIGURATION_DESCRIPTOR_a {$/;"	s
_USB_DEVICE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_DEVICE_DESCRIPTOR {$/;"	s
_USB_ENDPOINT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_ENDPOINT_DESCRIPTOR {$/;"	s
_USB_HUB_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_HUB_DESCRIPTOR {$/;"	s
_USB_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_INTERFACE_DESCRIPTOR {$/;"	s
_USB_POWER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_POWER_DESCRIPTOR {$/;"	s
_USB_STRING_CONFIGURATION_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_CONFIGURATION_DESCRIPTOR $/;"	s
_USB_STRING_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^typedef struct _USB_STRING_DESCRIPTOR {$/;"	s
_USB_STRING_INTERFACE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_INTERFACE_DESCRIPTOR $/;"	s
_USB_STRING_LANGUAGE_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_LANGUAGE_DESCRIPTOR $/;"	s
_USB_STRING_MANUFACTURER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_MANUFACTURER_DESCRIPTOR $/;"	s
_USB_STRING_PRODUCT_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_PRODUCT_DESCRIPTOR $/;"	s
_USB_STRING_SERIALNUMBER_DESCRIPTOR	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^typedef struct _USB_STRING_SERIALNUMBER_DESCRIPTOR $/;"	s
__BASICTYPE_H__	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	3;"	d
__CHAP_9_H__	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	3;"	d
__COMMON_H__	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	3;"	d
__D13BUS_H__	software/DE2_115_NIOS_DEVICE_LED/D13BUS.h	3;"	d
__INC_ISP1362_HAL4D13_H__	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	3;"	d
__ISO_H__	software/DE2_115_NIOS_DEVICE_LED/ISO.h	3;"	d
__ISP1362_ISR_H__	software/DE2_115_NIOS_DEVICE_LED/ISR.h	3;"	d
__LCD_H__	software/DE2_115_NIOS_DEVICE_LED/LCD.h	2;"	d
__MAINLOOP_H__	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.h	3;"	d
__USB_H__	software/DE2_115_NIOS_DEVICE_LED/Usb.h	2;"	d
__USB_IRQ_H__	software/DE2_115_NIOS_DEVICE_LED/usb_irq.h	2;"	d
__basic_io_H__	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	2;"	d
_device_request	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^typedef struct _device_request$/;"	s
a	sdram_test_component.v	/^  wire    [ 12: 0] a;$/;"	n
a	verilog_copies/sdram_test_component.v	/^  wire    [ 12: 0] a;$/;"	n
ac	jtag_uart.v	/^  reg              ac;$/;"	r
ac	verilog_copies/jtag_uart.v	/^  reg              ac;$/;"	r
ack_refresh_request	sdram.v	/^  reg              ack_refresh_request;$/;"	r
ack_refresh_request	verilog_copies/sdram.v	/^  reg              ack_refresh_request;$/;"	r
aclr	clock_crossing_io.v	/^  input            aclr;$/;"	p
aclr	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	  aclr;$/;"	p
aclr	ip/TERASIC_AUDIO/audio_fifo.v	/^	tri0	  aclr;$/;"	n
aclr	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	  aclr;$/;"	p
aclr	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	tri0	  aclr;$/;"	n
aclr	verilog_copies/clock_crossing_io.v	/^  input            aclr;$/;"	p
action	DE2_115_NIOS_DEVICE_LED.v	/^wire action;$/;"	n
action	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire action;$/;"	n
active_addr	sdram.v	/^  reg     [ 24: 0] active_addr;$/;"	r
active_addr	verilog_copies/sdram.v	/^  reg     [ 24: 0] active_addr;$/;"	r
active_and_waiting_last_time	DE2_115_SOPC.v	/^  reg              active_and_waiting_last_time;$/;"	r
active_and_waiting_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              active_and_waiting_last_time;$/;"	r
active_bank	sdram.v	/^  wire    [  1: 0] active_bank;$/;"	n
active_bank	verilog_copies/sdram.v	/^  wire    [  1: 0] active_bank;$/;"	n
active_cs_n	sdram.v	/^  reg              active_cs_n;$/;"	r
active_cs_n	verilog_copies/sdram.v	/^  reg              active_cs_n;$/;"	r
active_data	sdram.v	/^  reg     [ 31: 0] active_data;$/;"	r
active_data	verilog_copies/sdram.v	/^  reg     [ 31: 0] active_data;$/;"	r
active_dqm	sdram.v	/^  reg     [  3: 0] active_dqm;$/;"	r
active_dqm	verilog_copies/sdram.v	/^  reg     [  3: 0] active_dqm;$/;"	r
active_rnw	sdram.v	/^  reg              active_rnw;$/;"	r
active_rnw	verilog_copies/sdram.v	/^  reg              active_rnw;$/;"	r
activity	jtag_uart.v	/^  wire             activity;$/;"	n
activity	verilog_copies/jtag_uart.v	/^  wire             activity;$/;"	n
adcdat	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							adcdat;$/;"	p
adcfifo_empty	ip/TERASIC_AUDIO/AUDIO_IF.v	/^wire							adcfifo_empty;$/;"	n
adcfifo_full	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^wire							adcfifo_full;$/;"	n
adcfifo_read	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg 							adcfifo_read;$/;"	r
adcfifo_readdata	ip/TERASIC_AUDIO/AUDIO_IF.v	/^wire	[31:0]					adcfifo_readdata;$/;"	n
adcfifo_write	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg								adcfifo_write;$/;"	r
adcfifo_writedata	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg		[(DATA_WIDTH-1):0]		adcfifo_writedata;$/;"	r
adclrc	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							adclrc;$/;"	p
addr_col	sdram_test_component.v	/^  wire    [  9: 0] addr_col;$/;"	n
addr_col	verilog_copies/sdram_test_component.v	/^  wire    [  9: 0] addr_col;$/;"	n
addr_crb	sdram_test_component.v	/^  reg     [ 14: 0] addr_crb;$/;"	r
addr_crb	verilog_copies/sdram_test_component.v	/^  reg     [ 14: 0] addr_crb;$/;"	r
address	DE2_115_SOPC.v	/^  input   [ 22: 0] address;$/;"	p
address	altpll.v	/^	input   [1:0]  address;$/;"	p
address	eep_i2c_scl.v	/^  input   [  1: 0] address;$/;"	p
address	eep_i2c_sda.v	/^  input   [  1: 0] address;$/;"	p
address	i2c_scl.v	/^  input   [  1: 0] address;$/;"	p
address	i2c_sda.v	/^  input   [  1: 0] address;$/;"	p
address	ir.v	/^  input   [  1: 0] address;$/;"	p
address	jtag_uart.v	/^  reg     [ 11: 0] address;$/;"	r
address	key.v	/^  input   [  1: 0] address;$/;"	p
address	lcd.v	/^  input   [  1: 0] address;$/;"	p
address	ledg.v	/^  input   [  1: 0] address;$/;"	p
address	ledr.v	/^  input   [  1: 0] address;$/;"	p
address	onchip_memory2.v	/^  input   [ 14: 0] address;$/;"	p
address	pll.v	/^	input   [1:0]  address;$/;"	p
address	rs232.v	/^  input   [  2: 0] address;$/;"	p
address	rs232.v	/^  reg     [ 10: 0] address;$/;"	r
address	sd_clk.v	/^  input   [  1: 0] address;$/;"	p
address	sd_cmd.v	/^  input   [  1: 0] address;$/;"	p
address	sd_dat.v	/^  input   [  1: 0] address;$/;"	p
address	sd_wp_n.v	/^  input   [  1: 0] address;$/;"	p
address	sma_in.v	/^  input   [  1: 0] address;$/;"	p
address	sma_out.v	/^  input   [  1: 0] address;$/;"	p
address	sw.v	/^  input   [  1: 0] address;$/;"	p
address	sysid.v	/^  input            address;$/;"	p
address	timer.v	/^  input   [  2: 0] address;$/;"	p
address	verilog_copies/DE2_115_SOPC.v	/^  input   [ 22: 0] address;$/;"	p
address	verilog_copies/altpll.v	/^	input   [1:0]  address;$/;"	p
address	verilog_copies/eep_i2c_scl.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/eep_i2c_sda.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/i2c_scl.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/i2c_sda.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/ir.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/jtag_uart.v	/^  reg     [ 11: 0] address;$/;"	r
address	verilog_copies/key.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/lcd.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/ledg.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/ledr.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/onchip_memory2.v	/^  input   [ 14: 0] address;$/;"	p
address	verilog_copies/pll.v	/^	input   [1:0]  address;$/;"	p
address	verilog_copies/rs232.v	/^  input   [  2: 0] address;$/;"	p
address	verilog_copies/rs232.v	/^  reg     [ 10: 0] address;$/;"	r
address	verilog_copies/sd_clk.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sd_cmd.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sd_dat.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sd_wp_n.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sma_in.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sma_out.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sw.v	/^  input   [  1: 0] address;$/;"	p
address	verilog_copies/sysid.v	/^  input            address;$/;"	p
address	verilog_copies/timer.v	/^  input   [  2: 0] address;$/;"	p
address_to_the_cfi_flash	DE2_115_SOPC.v	/^  output  [ 22: 0] address_to_the_cfi_flash;$/;"	p
address_to_the_cfi_flash	DE2_115_SOPC.v	/^  reg     [ 22: 0] address_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
address_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire    [ 22: 0] address_to_the_cfi_flash;$/;"	n
address_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  output  [ 22: 0] address_to_the_cfi_flash;$/;"	p
address_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 22: 0] address_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
address_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 22: 0] address_to_the_cfi_flash;$/;"	n
almost_empty	sdram.v	/^  output           almost_empty;$/;"	p
almost_empty	sdram.v	/^  wire             almost_empty;$/;"	n
almost_empty	verilog_copies/sdram.v	/^  output           almost_empty;$/;"	p
almost_empty	verilog_copies/sdram.v	/^  wire             almost_empty;$/;"	n
almost_full	sdram.v	/^  output           almost_full;$/;"	p
almost_full	sdram.v	/^  wire             almost_full;$/;"	n
almost_full	verilog_copies/sdram.v	/^  output           almost_full;$/;"	p
almost_full	verilog_copies/sdram.v	/^  wire             almost_full;$/;"	n
altpll	altpll.v	/^module  altpll$/;"	m
altpll	verilog_copies/altpll.v	/^module  altpll$/;"	m
altpll_25	DE2_115_SOPC.v	/^  output           altpll_25;$/;"	p
altpll_25	DE2_115_SOPC.v	/^  wire             altpll_25;$/;"	n
altpll_25	verilog_copies/DE2_115_SOPC.v	/^  output           altpll_25;$/;"	p
altpll_25	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_25;$/;"	n
altpll_altpll_ktn2	altpll.v	/^module  altpll_altpll_ktn2$/;"	m
altpll_altpll_ktn2	verilog_copies/altpll.v	/^module  altpll_altpll_ktn2$/;"	m
altpll_dffpipe_l2c	altpll.v	/^module  altpll_dffpipe_l2c$/;"	m
altpll_dffpipe_l2c	verilog_copies/altpll.v	/^module  altpll_dffpipe_l2c$/;"	m
altpll_io	DE2_115_SOPC.v	/^  output           altpll_io;$/;"	p
altpll_io	DE2_115_SOPC.v	/^  wire             altpll_io;$/;"	n
altpll_io	verilog_copies/DE2_115_SOPC.v	/^  output           altpll_io;$/;"	p
altpll_io	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_io;$/;"	n
altpll_io_reset_n	DE2_115_SOPC.v	/^  wire             altpll_io_reset_n;$/;"	n
altpll_io_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_io_reset_n;$/;"	n
altpll_sdram	DE2_115_SOPC.v	/^  output           altpll_sdram;$/;"	p
altpll_sdram	DE2_115_SOPC.v	/^  wire             altpll_sdram;$/;"	n
altpll_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           altpll_sdram;$/;"	p
altpll_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sdram;$/;"	n
altpll_stdsync_sv6	altpll.v	/^module  altpll_stdsync_sv6$/;"	m
altpll_stdsync_sv6	verilog_copies/altpll.v	/^module  altpll_stdsync_sv6$/;"	m
altpll_sys	DE2_115_SOPC.v	/^  input            altpll_sys;$/;"	p
altpll_sys	DE2_115_SOPC.v	/^  output           altpll_sys;$/;"	p
altpll_sys	DE2_115_SOPC.v	/^  wire             altpll_sys;$/;"	n
altpll_sys	verilog_copies/DE2_115_SOPC.v	/^  input            altpll_sys;$/;"	p
altpll_sys	verilog_copies/DE2_115_SOPC.v	/^  output           altpll_sys;$/;"	p
altpll_sys	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys;$/;"	n
altpll_sys_key_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             altpll_sys_key_s1_irq_from_sa;$/;"	n
altpll_sys_key_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys_key_s1_irq_from_sa;$/;"	n
altpll_sys_reset_n	DE2_115_SOPC.v	/^  input            altpll_sys_reset_n;$/;"	p
altpll_sys_reset_n	DE2_115_SOPC.v	/^  wire             altpll_sys_reset_n;$/;"	n
altpll_sys_reset_n	verilog_copies/DE2_115_SOPC.v	/^  input            altpll_sys_reset_n;$/;"	p
altpll_sys_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys_reset_n;$/;"	n
altpll_sys_rs232_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             altpll_sys_rs232_s1_irq_from_sa;$/;"	n
altpll_sys_rs232_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys_rs232_s1_irq_from_sa;$/;"	n
altpll_sys_sw_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             altpll_sys_sw_s1_irq_from_sa;$/;"	n
altpll_sys_sw_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys_sw_s1_irq_from_sa;$/;"	n
altpll_sys_timer_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             altpll_sys_timer_s1_irq_from_sa;$/;"	n
altpll_sys_timer_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             altpll_sys_timer_s1_irq_from_sa;$/;"	n
altpllpll	altpllpll_bb.v	/^module altpllpll ($/;"	m
altpllpll	verilog_copies/altpllpll_bb.v	/^module altpllpll ($/;"	m
altpllpll_0	altpllpll_0.v	/^module altpllpll_0 ($/;"	m
altpllpll_0	altpllpll_0_bb.v	/^module altpllpll_0 ($/;"	m
altpllpll_0	verilog_copies/altpllpll_0.v	/^module altpllpll_0 ($/;"	m
altpllpll_0	verilog_copies/altpllpll_0_bb.v	/^module altpllpll_0 ($/;"	m
any_error	rs232.v	/^  wire             any_error;$/;"	n
any_error	verilog_copies/rs232.v	/^  wire             any_error;$/;"	n
areset	altpll.v	/^	input   areset;$/;"	p
areset	altpll.v	/^	tri0   areset;$/;"	n
areset	pll.v	/^	input   areset;$/;"	p
areset	pll.v	/^	tri0   areset;$/;"	n
areset	verilog_copies/altpll.v	/^	input   areset;$/;"	p
areset	verilog_copies/altpll.v	/^	tri0   areset;$/;"	n
areset	verilog_copies/pll.v	/^	input   areset;$/;"	p
areset	verilog_copies/pll.v	/^	tri0   areset;$/;"	n
args_test	DE2_115_SOPC_sim/atail-f.pl	/^sub args_test {			# return 0 for success; return 1 for fail$/;"	s
audio	audio.v	/^module audio ($/;"	m
audio	verilog_copies/audio.v	/^module audio ($/;"	m
audio_avalon_slave_address	DE2_115_SOPC.v	/^  output  [  2: 0] audio_avalon_slave_address;$/;"	p
audio_avalon_slave_address	DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_address;$/;"	n
audio_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  2: 0] audio_avalon_slave_address;$/;"	p
audio_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_address;$/;"	n
audio_avalon_slave_allgrants	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_allgrants;$/;"	n
audio_avalon_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_allgrants;$/;"	n
audio_avalon_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_allow_new_arb_cycle;$/;"	n
audio_avalon_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_allow_new_arb_cycle;$/;"	n
audio_avalon_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_any_bursting_master_saved_grant;$/;"	n
audio_avalon_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_any_bursting_master_saved_grant;$/;"	n
audio_avalon_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_any_continuerequest;$/;"	n
audio_avalon_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_any_continuerequest;$/;"	n
audio_avalon_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_arb_counter_enable;$/;"	n
audio_avalon_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_arb_counter_enable;$/;"	n
audio_avalon_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] audio_avalon_slave_arb_share_counter;$/;"	r
audio_avalon_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] audio_avalon_slave_arb_share_counter;$/;"	r
audio_avalon_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_arb_share_counter_next_value;$/;"	n
audio_avalon_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_arb_share_counter_next_value;$/;"	n
audio_avalon_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_arb_share_set_values;$/;"	n
audio_avalon_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] audio_avalon_slave_arb_share_set_values;$/;"	n
audio_avalon_slave_arbitrator	DE2_115_SOPC.v	/^module audio_avalon_slave_arbitrator ($/;"	m
audio_avalon_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module audio_avalon_slave_arbitrator ($/;"	m
audio_avalon_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_beginbursttransfer_internal;$/;"	n
audio_avalon_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_beginbursttransfer_internal;$/;"	n
audio_avalon_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_begins_xfer;$/;"	n
audio_avalon_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_begins_xfer;$/;"	n
audio_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_end_xfer;$/;"	n
audio_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_end_xfer;$/;"	n
audio_avalon_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_firsttransfer;$/;"	n
audio_avalon_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_firsttransfer;$/;"	n
audio_avalon_slave_grant_vector	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_grant_vector;$/;"	n
audio_avalon_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_grant_vector;$/;"	n
audio_avalon_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_in_a_read_cycle;$/;"	n
audio_avalon_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_in_a_read_cycle;$/;"	n
audio_avalon_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_in_a_write_cycle;$/;"	n
audio_avalon_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_in_a_write_cycle;$/;"	n
audio_avalon_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_master_qreq_vector;$/;"	n
audio_avalon_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_master_qreq_vector;$/;"	n
audio_avalon_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_non_bursting_master_requests;$/;"	n
audio_avalon_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_non_bursting_master_requests;$/;"	n
audio_avalon_slave_read	DE2_115_SOPC.v	/^  output           audio_avalon_slave_read;$/;"	p
audio_avalon_slave_read	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_read;$/;"	n
audio_avalon_slave_read	verilog_copies/DE2_115_SOPC.v	/^  output           audio_avalon_slave_read;$/;"	p
audio_avalon_slave_read	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_read;$/;"	n
audio_avalon_slave_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] audio_avalon_slave_readdata;$/;"	p
audio_avalon_slave_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_readdata;$/;"	n
audio_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] audio_avalon_slave_readdata;$/;"	p
audio_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_readdata;$/;"	n
audio_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	p
audio_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	p
audio_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	n
audio_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	p
audio_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	p
audio_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_readdata_from_sa;$/;"	n
audio_avalon_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              audio_avalon_slave_reg_firsttransfer;$/;"	r
audio_avalon_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              audio_avalon_slave_reg_firsttransfer;$/;"	r
audio_avalon_slave_reset	DE2_115_SOPC.v	/^  output           audio_avalon_slave_reset;$/;"	p
audio_avalon_slave_reset	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_reset;$/;"	n
audio_avalon_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  output           audio_avalon_slave_reset;$/;"	p
audio_avalon_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_reset;$/;"	n
audio_avalon_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              audio_avalon_slave_slavearbiterlockenable;$/;"	r
audio_avalon_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              audio_avalon_slave_slavearbiterlockenable;$/;"	r
audio_avalon_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_slavearbiterlockenable2;$/;"	n
audio_avalon_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_slavearbiterlockenable2;$/;"	n
audio_avalon_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_unreg_firsttransfer;$/;"	n
audio_avalon_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_unreg_firsttransfer;$/;"	n
audio_avalon_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_waits_for_read;$/;"	n
audio_avalon_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_waits_for_read;$/;"	n
audio_avalon_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_waits_for_write;$/;"	n
audio_avalon_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_waits_for_write;$/;"	n
audio_avalon_slave_write	DE2_115_SOPC.v	/^  output           audio_avalon_slave_write;$/;"	p
audio_avalon_slave_write	DE2_115_SOPC.v	/^  wire             audio_avalon_slave_write;$/;"	n
audio_avalon_slave_write	verilog_copies/DE2_115_SOPC.v	/^  output           audio_avalon_slave_write;$/;"	p
audio_avalon_slave_write	verilog_copies/DE2_115_SOPC.v	/^  wire             audio_avalon_slave_write;$/;"	n
audio_avalon_slave_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] audio_avalon_slave_writedata;$/;"	p
audio_avalon_slave_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_writedata;$/;"	n
audio_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] audio_avalon_slave_writedata;$/;"	p
audio_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] audio_avalon_slave_writedata;$/;"	n
audio_fifo	ip/TERASIC_AUDIO/audio_fifo.v	/^module audio_fifo ($/;"	m
audio_fifo	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^module audio_fifo ($/;"	m
av_address	jtag_uart.v	/^  input            av_address;$/;"	p
av_address	verilog_copies/jtag_uart.v	/^  input            av_address;$/;"	p
av_chipselect	jtag_uart.v	/^  input            av_chipselect;$/;"	p
av_chipselect	verilog_copies/jtag_uart.v	/^  input            av_chipselect;$/;"	p
av_irq	jtag_uart.v	/^  output           av_irq;$/;"	p
av_irq	jtag_uart.v	/^  wire             av_irq;$/;"	n
av_irq	verilog_copies/jtag_uart.v	/^  output           av_irq;$/;"	p
av_irq	verilog_copies/jtag_uart.v	/^  wire             av_irq;$/;"	n
av_read_n	jtag_uart.v	/^  input            av_read_n;$/;"	p
av_read_n	verilog_copies/jtag_uart.v	/^  input            av_read_n;$/;"	p
av_readdata	jtag_uart.v	/^  output  [ 31: 0] av_readdata;$/;"	p
av_readdata	jtag_uart.v	/^  wire    [ 31: 0] av_readdata;$/;"	n
av_readdata	verilog_copies/jtag_uart.v	/^  output  [ 31: 0] av_readdata;$/;"	p
av_readdata	verilog_copies/jtag_uart.v	/^  wire    [ 31: 0] av_readdata;$/;"	n
av_waitrequest	jtag_uart.v	/^  output           av_waitrequest;$/;"	p
av_waitrequest	jtag_uart.v	/^  reg              av_waitrequest;$/;"	r
av_waitrequest	verilog_copies/jtag_uart.v	/^  output           av_waitrequest;$/;"	p
av_waitrequest	verilog_copies/jtag_uart.v	/^  reg              av_waitrequest;$/;"	r
av_write_n	jtag_uart.v	/^  input            av_write_n;$/;"	p
av_write_n	verilog_copies/jtag_uart.v	/^  input            av_write_n;$/;"	p
av_writedata	jtag_uart.v	/^  input   [ 31: 0] av_writedata;$/;"	p
av_writedata	verilog_copies/jtag_uart.v	/^  input   [ 31: 0] av_writedata;$/;"	p
avs_dc_address_iADDR	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_address_iADDR;$/;"	p
avs_dc_chipselect_n_iCS_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_chipselect_n_iCS_N;$/;"	p
avs_dc_clk_iCLK	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_clk_iCLK;$/;"	p
avs_dc_irq_n_oINT0_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			avs_dc_irq_n_oINT0_N;$/;"	p
avs_dc_read_n_iRD_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_read_n_iRD_N;$/;"	p
avs_dc_readdata_oDATA	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output	[15:0]	avs_dc_readdata_oDATA;$/;"	p
avs_dc_reset_n_iRST_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_reset_n_iRST_N;$/;"	p
avs_dc_write_n_iWR_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_dc_write_n_iWR_N;$/;"	p
avs_dc_writedata_iDATA	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input	[15:0]	avs_dc_writedata_iDATA;$/;"	p
avs_hc_address_iADDR	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input	 		avs_hc_address_iADDR;$/;"	p
avs_hc_chipselect_n_iCS_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_hc_chipselect_n_iCS_N;$/;"	p
avs_hc_clk_iCLK	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_hc_clk_iCLK;$/;"	p
avs_hc_irq_n_oINT0_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output			avs_hc_irq_n_oINT0_N;$/;"	p
avs_hc_read_n_iRD_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_hc_read_n_iRD_N;$/;"	p
avs_hc_readdata_oDATA	ip/TERASIC_ISP1362/ISP1362_IF.v	/^output	[15:0]	avs_hc_readdata_oDATA;$/;"	p
avs_hc_reset_n_iRST_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_hc_reset_n_iRST_N;$/;"	p
avs_hc_write_n_iWR_N	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input			avs_hc_write_n_iWR_N;$/;"	p
avs_hc_writedata_iDATA	ip/TERASIC_ISP1362/ISP1362_IF.v	/^input	[15:0]	avs_hc_writedata_iDATA;$/;"	p
avs_s1_address	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input		[2:0]				avs_s1_address;$/;"	p
avs_s1_clk	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_clk;$/;"	p
avs_s1_export_ADCDAT	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_export_ADCDAT;$/;"	p
avs_s1_export_ADCDAT_to_the_audio	DE2_115_SOPC.v	/^  input            avs_s1_export_ADCDAT_to_the_audio;$/;"	p
avs_s1_export_ADCDAT_to_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_ADCDAT_to_the_audio;$/;"	n
avs_s1_export_ADCDAT_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  input            avs_s1_export_ADCDAT_to_the_audio;$/;"	p
avs_s1_export_ADCDAT_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_ADCDAT_to_the_audio;$/;"	n
avs_s1_export_ADCLRC	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_export_ADCLRC;$/;"	p
avs_s1_export_ADCLRC_to_the_audio	DE2_115_SOPC.v	/^  input            avs_s1_export_ADCLRC_to_the_audio;$/;"	p
avs_s1_export_ADCLRC_to_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_ADCLRC_to_the_audio;$/;"	n
avs_s1_export_ADCLRC_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  input            avs_s1_export_ADCLRC_to_the_audio;$/;"	p
avs_s1_export_ADCLRC_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_ADCLRC_to_the_audio;$/;"	n
avs_s1_export_BCLK	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_export_BCLK;$/;"	p
avs_s1_export_BCLK_to_the_audio	DE2_115_SOPC.v	/^  input            avs_s1_export_BCLK_to_the_audio;$/;"	p
avs_s1_export_BCLK_to_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_BCLK_to_the_audio;$/;"	n
avs_s1_export_BCLK_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  input            avs_s1_export_BCLK_to_the_audio;$/;"	p
avs_s1_export_BCLK_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_BCLK_to_the_audio;$/;"	n
avs_s1_export_DACDAT	ip/TERASIC_AUDIO/AUDIO_IF.v	/^output							avs_s1_export_DACDAT;$/;"	p
avs_s1_export_DACDAT_from_the_audio	DE2_115_SOPC.v	/^  output           avs_s1_export_DACDAT_from_the_audio;$/;"	p
avs_s1_export_DACDAT_from_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_DACDAT_from_the_audio;$/;"	n
avs_s1_export_DACDAT_from_the_audio	verilog_copies/DE2_115_SOPC.v	/^  output           avs_s1_export_DACDAT_from_the_audio;$/;"	p
avs_s1_export_DACDAT_from_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_DACDAT_from_the_audio;$/;"	n
avs_s1_export_DACLRC	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_export_DACLRC;$/;"	p
avs_s1_export_DACLRC_to_the_audio	DE2_115_SOPC.v	/^  input            avs_s1_export_DACLRC_to_the_audio;$/;"	p
avs_s1_export_DACLRC_to_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_DACLRC_to_the_audio;$/;"	n
avs_s1_export_DACLRC_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  input            avs_s1_export_DACLRC_to_the_audio;$/;"	p
avs_s1_export_DACLRC_to_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_DACLRC_to_the_audio;$/;"	n
avs_s1_export_XCK	ip/TERASIC_AUDIO/AUDIO_IF.v	/^output							avs_s1_export_XCK;$/;"	p
avs_s1_export_XCK_from_the_audio	DE2_115_SOPC.v	/^  output           avs_s1_export_XCK_from_the_audio;$/;"	p
avs_s1_export_XCK_from_the_audio	DE2_115_SOPC.v	/^  wire             avs_s1_export_XCK_from_the_audio;$/;"	n
avs_s1_export_XCK_from_the_audio	verilog_copies/DE2_115_SOPC.v	/^  output           avs_s1_export_XCK_from_the_audio;$/;"	p
avs_s1_export_XCK_from_the_audio	verilog_copies/DE2_115_SOPC.v	/^  wire             avs_s1_export_XCK_from_the_audio;$/;"	n
avs_s1_read	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_read;$/;"	p
avs_s1_readdata	ip/TERASIC_AUDIO/AUDIO_IF.v	/^output		[15:0]				avs_s1_readdata;$/;"	p
avs_s1_reset	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_reset;$/;"	p
avs_s1_write	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input							avs_s1_write;$/;"	p
avs_s1_writedata	ip/TERASIC_AUDIO/AUDIO_IF.v	/^input		[15:0]				avs_s1_writedata;$/;"	p
az_addr	sdram.v	/^  input   [ 24: 0] az_addr;$/;"	p
az_addr	verilog_copies/sdram.v	/^  input   [ 24: 0] az_addr;$/;"	p
az_be_n	sdram.v	/^  input   [  3: 0] az_be_n;$/;"	p
az_be_n	verilog_copies/sdram.v	/^  input   [  3: 0] az_be_n;$/;"	p
az_cs	sdram.v	/^  input            az_cs;$/;"	p
az_cs	verilog_copies/sdram.v	/^  input            az_cs;$/;"	p
az_data	sdram.v	/^  input   [ 31: 0] az_data;$/;"	p
az_data	verilog_copies/sdram.v	/^  input   [ 31: 0] az_data;$/;"	p
az_rd_n	sdram.v	/^  input            az_rd_n;$/;"	p
az_rd_n	verilog_copies/sdram.v	/^  input            az_rd_n;$/;"	p
az_wr_n	sdram.v	/^  input            az_wr_n;$/;"	p
az_wr_n	verilog_copies/sdram.v	/^  input            az_wr_n;$/;"	p
bAddressH	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	UCHAR	bAddressH;$/;"	m	struct:_IO_REQUEST
bAlternateSetting	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bAlternateSetting;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bAlternateSetting2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bAlternateSetting2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bAlternateSetting_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bAlternateSetting_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bCapabilitiesFlags	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bCapabilitiesFlags;$/;"	m	struct:_USB_POWER_DESCRIPTOR
bCommand	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	UCHAR	bCommand;$/;"	m	struct:_IO_REQUEST
bConfigurationValue1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bConfigurationValue1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bConfigurationValue_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bConfigurationValue_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bD13flags	software/DE2_115_NIOS_DEVICE_LED/DE2_70_NIOS_DEVICE_LED.c	/^D13FLAGS bD13flags; \/\/USBCHECK_DEVICE_STATES defined in COMMON.h$/;"	v
bDescriptorLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bDescriptorLength;      \/\/ Length of this descriptor$/;"	m	struct:_USB_HUB_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorType;$/;"	m	struct:_USB_STRING_CONFIGURATION_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorType;$/;"	m	struct:_USB_STRING_INTERFACE_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorType;$/;"	m	struct:_USB_STRING_MANUFACTURER_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorType;$/;"	m	struct:_USB_STRING_PRODUCT_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorType;$/;"	m	struct:_USB_STRING_SERIALNUMBER_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^	  UCHAR bDescriptorType;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bDescriptorType;        \/\/ Hub configuration type$/;"	m	struct:_USB_HUB_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType;$/;"	m	struct:_USB_COMMON_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType;$/;"	m	struct:_USB_POWER_DESCRIPTOR
bDescriptorType	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType;$/;"	m	struct:_USB_STRING_DESCRIPTOR
bDescriptorType1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bDescriptorType6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorTypeL	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bDescriptorTypeL;$/;"	m	struct:_USB_STRING_LANGUAGE_DESCRIPTOR
bDescriptorType_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDescriptorType_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDescriptorType_P1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_P1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDescriptorType_P2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_P2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDescriptorType_P3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_P3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDescriptorType_P4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDescriptorType_P4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bDeviceClass	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDeviceClass;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDeviceProtocol	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDeviceProtocol;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDeviceSubClass	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bDeviceSubClass;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bEndpointAddress	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bEndpointAddress;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bEndpointAddress3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bEndpointAddress3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bEndpointAddress4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bEndpointAddress4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bEndpointAddress5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bEndpointAddress5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bEndpointAddress6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bEndpointAddress6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bEndpointAddress_P1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bEndpointAddress_P1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bEndpointAddress_P2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bEndpointAddress_P2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bEndpointAddress_P3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bEndpointAddress_P3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bEndpointAddress_P4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bEndpointAddress_P4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bHubControlCurrent	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bHubControlCurrent;     \/\/ max current in mA$/;"	m	struct:_USB_HUB_DESCRIPTOR
bInterfaceClass	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceClass;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceClass2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterfaceClass2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterfaceClass_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceClass_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterfaceNumber	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceNumber;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceNumber2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterfaceNumber2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterfaceNumber_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceNumber_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterfaceProtocol	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceProtocol;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceProtocol2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterfaceProtocol2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterfaceProtocol_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceProtocol_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterfaceSubClass	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceSubClass;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceSubClass2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterfaceSubClass2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterfaceSubClass_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterfaceSubClass_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterval	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterval;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bInterval3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterval3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterval4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterval4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterval5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterval5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterval6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bInterval6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bInterval_P1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterval_P1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterval_P2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterval_P2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterval_P3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterval_P3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bInterval_P4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bInterval_P4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLength;$/;"	m	struct:_USB_STRING_CONFIGURATION_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLength;$/;"	m	struct:_USB_STRING_INTERFACE_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLength;$/;"	m	struct:_USB_STRING_MANUFACTURER_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLength;$/;"	m	struct:_USB_STRING_PRODUCT_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLength;$/;"	m	struct:_USB_STRING_SERIALNUMBER_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_COMMON_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_POWER_DESCRIPTOR
bLength	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength;$/;"	m	struct:_USB_STRING_DESCRIPTOR
bLength1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bLength6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLengthL	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR  bLengthL;$/;"	m	struct:_USB_STRING_LANGUAGE_DESCRIPTOR
bLength_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_C;\/\/9$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_I0;\/\/9$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength_P1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_P1;\/\/7$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength_P2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_P2;\/\/7$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength_P3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_P3;\/\/7$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bLength_P4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bLength_P4;\/\/7$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bMaxPacketSize0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bMaxPacketSize0;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bNumConfigurations	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bNumConfigurations;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bNumEndpoints	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bNumEndpoints;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bNumEndpoints2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bNumEndpoints2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bNumEndpoints_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bNumEndpoints_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bNumInterfaces1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bNumInterfaces1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bNumInterfaces_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bNumInterfaces_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bNumberOfPorts	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bNumberOfPorts;         \/\/ number of ports on this hub$/;"	m	struct:_USB_HUB_DESCRIPTOR
bPowerOnToPowerGood	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bPowerOnToPowerGood;    \/\/ port power on till power good in 2ms$/;"	m	struct:_USB_HUB_DESCRIPTOR
bRemoveAndPowerMask	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR        bRemoveAndPowerMask[64];$/;"	m	struct:_USB_HUB_DESCRIPTOR
bRequest	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	UCHAR bRequest;$/;"	m	struct:_device_request
bString	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bString[1];$/;"	m	struct:_USB_STRING_DESCRIPTOR
bTotalLength1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned int bTotalLength1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bUSBCheck_Device_State	software/DE2_115_NIOS_DEVICE_LED/DE2_70_NIOS_DEVICE_LED.c	/^USBCHECK_DEVICE_STATES bUSBCheck_Device_State; \/\/USBCHECK_DEVICE_STATES defined in COMMON.h$/;"	v
ba	sdram_test_component.v	/^  wire    [  1: 0] ba;$/;"	n
ba	verilog_copies/sdram_test_component.v	/^  wire    [  1: 0] ba;$/;"	n
bank_match	sdram.v	/^  wire             bank_match;$/;"	n
bank_match	verilog_copies/sdram.v	/^  wire             bank_match;$/;"	n
base_index	ip/TERASIC_SEG7/SEG7_IF.v	/^reg		[7:0]				base_index;$/;"	r
baud_clk_en	rs232.v	/^  reg              baud_clk_en;$/;"	r
baud_clk_en	verilog_copies/rs232.v	/^  reg              baud_clk_en;$/;"	r
baud_divisor	rs232.v	/^  input   [  6: 0] baud_divisor;$/;"	p
baud_divisor	rs232.v	/^  output  [  6: 0] baud_divisor;$/;"	p
baud_divisor	rs232.v	/^  wire    [  6: 0] baud_divisor;$/;"	n
baud_divisor	verilog_copies/rs232.v	/^  input   [  6: 0] baud_divisor;$/;"	p
baud_divisor	verilog_copies/rs232.v	/^  output  [  6: 0] baud_divisor;$/;"	p
baud_divisor	verilog_copies/rs232.v	/^  wire    [  6: 0] baud_divisor;$/;"	n
baud_load_value	rs232.v	/^  wire    [  6: 0] baud_load_value;$/;"	n
baud_load_value	verilog_copies/rs232.v	/^  wire    [  6: 0] baud_load_value;$/;"	n
baud_rate_counter	rs232.v	/^  reg     [  6: 0] baud_rate_counter;$/;"	r
baud_rate_counter	verilog_copies/rs232.v	/^  reg     [  6: 0] baud_rate_counter;$/;"	r
baud_rate_counter_is_zero	rs232.v	/^  wire             baud_rate_counter_is_zero;$/;"	n
baud_rate_counter_is_zero	verilog_copies/rs232.v	/^  wire             baud_rate_counter_is_zero;$/;"	n
bcdDevice_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bcdDevice_H;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bcdDevice_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bcdDevice_L;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bcdUSB_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bcdUSB_H;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bcdUSB_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bcdUSB_L;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bclk	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							bclk;$/;"	p
bclk	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						bclk;$/;"	p
begintransfer	lcd.v	/^  input            begintransfer;$/;"	p
begintransfer	rs232.v	/^  input            begintransfer;$/;"	p
begintransfer	verilog_copies/lcd.v	/^  input            begintransfer;$/;"	p
begintransfer	verilog_copies/rs232.v	/^  input            begintransfer;$/;"	p
bidir_port	eep_i2c_sda.v	/^  inout            bidir_port;$/;"	p
bidir_port	eep_i2c_sda.v	/^  wire             bidir_port;$/;"	n
bidir_port	i2c_sda.v	/^  inout            bidir_port;$/;"	p
bidir_port	i2c_sda.v	/^  wire             bidir_port;$/;"	n
bidir_port	sd_cmd.v	/^  inout            bidir_port;$/;"	p
bidir_port	sd_cmd.v	/^  wire             bidir_port;$/;"	n
bidir_port	sd_dat.v	/^  inout   [  3: 0] bidir_port;$/;"	p
bidir_port	sd_dat.v	/^  wire    [  3: 0] bidir_port;$/;"	n
bidir_port	verilog_copies/eep_i2c_sda.v	/^  inout            bidir_port;$/;"	p
bidir_port	verilog_copies/eep_i2c_sda.v	/^  wire             bidir_port;$/;"	n
bidir_port	verilog_copies/i2c_sda.v	/^  inout            bidir_port;$/;"	p
bidir_port	verilog_copies/i2c_sda.v	/^  wire             bidir_port;$/;"	n
bidir_port	verilog_copies/sd_cmd.v	/^  inout            bidir_port;$/;"	p
bidir_port	verilog_copies/sd_cmd.v	/^  wire             bidir_port;$/;"	n
bidir_port	verilog_copies/sd_dat.v	/^  inout   [  3: 0] bidir_port;$/;"	p
bidir_port	verilog_copies/sd_dat.v	/^  wire    [  3: 0] bidir_port;$/;"	n
bidir_port_to_and_from_the_eep_i2c_sda	DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_eep_i2c_sda;$/;"	p
bidir_port_to_and_from_the_eep_i2c_sda	DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_eep_i2c_sda;$/;"	n
bidir_port_to_and_from_the_eep_i2c_sda	verilog_copies/DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_eep_i2c_sda;$/;"	p
bidir_port_to_and_from_the_eep_i2c_sda	verilog_copies/DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_eep_i2c_sda;$/;"	n
bidir_port_to_and_from_the_i2c_sda	DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_i2c_sda;$/;"	p
bidir_port_to_and_from_the_i2c_sda	DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_i2c_sda;$/;"	n
bidir_port_to_and_from_the_i2c_sda	verilog_copies/DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_i2c_sda;$/;"	p
bidir_port_to_and_from_the_i2c_sda	verilog_copies/DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_i2c_sda;$/;"	n
bidir_port_to_and_from_the_sd_cmd	DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_sd_cmd;$/;"	p
bidir_port_to_and_from_the_sd_cmd	DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_sd_cmd;$/;"	n
bidir_port_to_and_from_the_sd_cmd	verilog_copies/DE2_115_SOPC.v	/^  inout            bidir_port_to_and_from_the_sd_cmd;$/;"	p
bidir_port_to_and_from_the_sd_cmd	verilog_copies/DE2_115_SOPC.v	/^  wire             bidir_port_to_and_from_the_sd_cmd;$/;"	n
bidir_port_to_and_from_the_sd_dat	DE2_115_SOPC.v	/^  inout   [  3: 0] bidir_port_to_and_from_the_sd_dat;$/;"	p
bidir_port_to_and_from_the_sd_dat	DE2_115_SOPC.v	/^  wire    [  3: 0] bidir_port_to_and_from_the_sd_dat;$/;"	n
bidir_port_to_and_from_the_sd_dat	verilog_copies/DE2_115_SOPC.v	/^  inout   [  3: 0] bidir_port_to_and_from_the_sd_dat;$/;"	p
bidir_port_to_and_from_the_sd_dat	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] bidir_port_to_and_from_the_sd_dat;$/;"	n
bit_index	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg		[4:0]					bit_index;   \/\/0~31$/;"	r
bit_index	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg		[4:0]				bit_index;  \/\/0~31$/;"	r
bit_to_dac	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg							bit_to_dac;$/;"	r
bits	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	} bits;$/;"	m	union:_D13FLAGS	typeref:struct:_D13FLAGS::_D13FSM_FLAGS
bmAttributes	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bmAttributes1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bmAttributes1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bmAttributes3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bmAttributes4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bmAttributes5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char bmAttributes6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bmAttributes_P1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes_P1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bmAttributes_P2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes_P2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bmAttributes_P3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes_P3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bmAttributes_P4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR bmAttributes_P4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
bmRequestType	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	UCHAR bmRequestType;$/;"	m	struct:_device_request
break_detect	rs232.v	/^  input            break_detect;$/;"	p
break_detect	rs232.v	/^  output           break_detect;$/;"	p
break_detect	rs232.v	/^  reg              break_detect;$/;"	r
break_detect	rs232.v	/^  wire             break_detect;$/;"	n
break_detect	verilog_copies/rs232.v	/^  input            break_detect;$/;"	p
break_detect	verilog_copies/rs232.v	/^  output           break_detect;$/;"	p
break_detect	verilog_copies/rs232.v	/^  reg              break_detect;$/;"	r
break_detect	verilog_copies/rs232.v	/^  wire             break_detect;$/;"	n
break_readreg	cpu_jtag_debug_module_tck.v	/^  input   [ 31: 0] break_readreg;$/;"	p
break_readreg	cpu_jtag_debug_module_wrapper.v	/^  input   [ 31: 0] break_readreg;$/;"	p
break_readreg	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input   [ 31: 0] break_readreg;$/;"	p
break_readreg	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input   [ 31: 0] break_readreg;$/;"	p
bus_reset	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR    bus_reset           : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
byteenable	onchip_memory2.v	/^  input   [  3: 0] byteenable;$/;"	p
byteenable	verilog_copies/onchip_memory2.v	/^  input   [  3: 0] byteenable;$/;"	p
bytes_left	jtag_uart.v	/^  reg     [ 31: 0] bytes_left;$/;"	r
bytes_left	verilog_copies/jtag_uart.v	/^  reg     [ 31: 0] bytes_left;$/;"	r
c0	altpll.v	/^	output   c0;$/;"	p
c0	altpllpll_0.v	/^	output	  c0;$/;"	p
c0	altpllpll_0.v	/^	wire  c0 = sub_wire1;$/;"	n
c0	altpllpll_0_bb.v	/^	output	  c0;$/;"	p
c0	altpllpll_bb.v	/^	output	  c0;$/;"	p
c0	pll.v	/^	output   c0;$/;"	p
c0	verilog_copies/altpll.v	/^	output   c0;$/;"	p
c0	verilog_copies/altpllpll_0.v	/^	output	  c0;$/;"	p
c0	verilog_copies/altpllpll_0.v	/^	wire  c0 = sub_wire1;$/;"	n
c0	verilog_copies/altpllpll_0_bb.v	/^	output	  c0;$/;"	p
c0	verilog_copies/altpllpll_bb.v	/^	output	  c0;$/;"	p
c0	verilog_copies/pll.v	/^	output   c0;$/;"	p
c1	altpll.v	/^	output   c1;$/;"	p
c1	altpllpll_0.v	/^	output	  c1;$/;"	p
c1	altpllpll_0.v	/^	wire  c1 = sub_wire2;$/;"	n
c1	altpllpll_0_bb.v	/^	output	  c1;$/;"	p
c1	altpllpll_bb.v	/^	output	  c1;$/;"	p
c1	pll.v	/^	output   c1;$/;"	p
c1	verilog_copies/altpll.v	/^	output   c1;$/;"	p
c1	verilog_copies/altpllpll_0.v	/^	output	  c1;$/;"	p
c1	verilog_copies/altpllpll_0.v	/^	wire  c1 = sub_wire2;$/;"	n
c1	verilog_copies/altpllpll_0_bb.v	/^	output	  c1;$/;"	p
c1	verilog_copies/altpllpll_bb.v	/^	output	  c1;$/;"	p
c1	verilog_copies/pll.v	/^	output   c1;$/;"	p
c2	altpll.v	/^	output   c2;$/;"	p
c2	altpllpll_0.v	/^	output	  c2;$/;"	p
c2	altpllpll_0.v	/^	wire  c2 = sub_wire3;$/;"	n
c2	altpllpll_bb.v	/^	output	  c2;$/;"	p
c2	pll.v	/^	output   c2;$/;"	p
c2	verilog_copies/altpll.v	/^	output   c2;$/;"	p
c2	verilog_copies/altpllpll_0.v	/^	output	  c2;$/;"	p
c2	verilog_copies/altpllpll_0.v	/^	wire  c2 = sub_wire3;$/;"	n
c2	verilog_copies/altpllpll_bb.v	/^	output	  c2;$/;"	p
c2	verilog_copies/pll.v	/^	output   c2;$/;"	p
c3	altpll.v	/^	output   c3;$/;"	p
c3	altpllpll_0.v	/^	output	  c3;$/;"	p
c3	altpllpll_0.v	/^	wire  c3 = sub_wire4;$/;"	n
c3	pll.v	/^	output   c3;$/;"	p
c3	verilog_copies/altpll.v	/^	output   c3;$/;"	p
c3	verilog_copies/altpllpll_0.v	/^	output	  c3;$/;"	p
c3	verilog_copies/altpllpll_0.v	/^	wire  c3 = sub_wire4;$/;"	n
c3	verilog_copies/pll.v	/^	output   c3;$/;"	p
c4	altpllpll_0.v	/^	output	  c4;$/;"	p
c4	altpllpll_0.v	/^	wire  c4 = sub_wire5;$/;"	n
c4	verilog_copies/altpllpll_0.v	/^	output	  c4;$/;"	p
c4	verilog_copies/altpllpll_0.v	/^	wire  c4 = sub_wire5;$/;"	n
cas_addr	sdram.v	/^  wire    [  9: 0] cas_addr;$/;"	n
cas_addr	verilog_copies/sdram.v	/^  wire    [  9: 0] cas_addr;$/;"	n
cas_n	sdram_test_component.v	/^  wire             cas_n;$/;"	n
cas_n	verilog_copies/sdram_test_component.v	/^  wire             cas_n;$/;"	n
cfi_flash	DE2_115_SOPC.v	/^module cfi_flash ($/;"	m
cfi_flash	verilog_copies/DE2_115_SOPC.v	/^module cfi_flash ($/;"	m
cfi_flash_lane0_module	DE2_115_SOPC.v	/^module cfi_flash_lane0_module ($/;"	m
cfi_flash_lane0_module	verilog_copies/DE2_115_SOPC.v	/^module cfi_flash_lane0_module ($/;"	m
cfi_flash_s1_counter_load_value	DE2_115_SOPC.v	/^  wire    [  4: 0] cfi_flash_s1_counter_load_value;$/;"	n
cfi_flash_s1_counter_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  4: 0] cfi_flash_s1_counter_load_value;$/;"	n
cfi_flash_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_in_a_read_cycle;$/;"	n
cfi_flash_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_in_a_read_cycle;$/;"	n
cfi_flash_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_in_a_write_cycle;$/;"	n
cfi_flash_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_in_a_write_cycle;$/;"	n
cfi_flash_s1_pretend_byte_enable	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_pretend_byte_enable;$/;"	n
cfi_flash_s1_pretend_byte_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_pretend_byte_enable;$/;"	n
cfi_flash_s1_wait_counter	DE2_115_SOPC.v	/^  reg     [  4: 0] cfi_flash_s1_wait_counter;$/;"	r
cfi_flash_s1_wait_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  4: 0] cfi_flash_s1_wait_counter;$/;"	r
cfi_flash_s1_wait_counter_eq_0	DE2_115_SOPC.v	/^  input            cfi_flash_s1_wait_counter_eq_0;$/;"	p
cfi_flash_s1_wait_counter_eq_0	DE2_115_SOPC.v	/^  output           cfi_flash_s1_wait_counter_eq_0;$/;"	p
cfi_flash_s1_wait_counter_eq_0	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_wait_counter_eq_0;$/;"	n
cfi_flash_s1_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  input            cfi_flash_s1_wait_counter_eq_0;$/;"	p
cfi_flash_s1_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  output           cfi_flash_s1_wait_counter_eq_0;$/;"	p
cfi_flash_s1_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_wait_counter_eq_0;$/;"	n
cfi_flash_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_waits_for_read;$/;"	n
cfi_flash_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_waits_for_read;$/;"	n
cfi_flash_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_waits_for_write;$/;"	n
cfi_flash_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_waits_for_write;$/;"	n
cfi_flash_s1_with_write_latency	DE2_115_SOPC.v	/^  wire             cfi_flash_s1_with_write_latency;$/;"	n
cfi_flash_s1_with_write_latency	verilog_copies/DE2_115_SOPC.v	/^  wire             cfi_flash_s1_with_write_latency;$/;"	n
chipselect	eep_i2c_scl.v	/^  input            chipselect;$/;"	p
chipselect	eep_i2c_sda.v	/^  input            chipselect;$/;"	p
chipselect	i2c_scl.v	/^  input            chipselect;$/;"	p
chipselect	i2c_sda.v	/^  input            chipselect;$/;"	p
chipselect	key.v	/^  input            chipselect;$/;"	p
chipselect	ledg.v	/^  input            chipselect;$/;"	p
chipselect	ledr.v	/^  input            chipselect;$/;"	p
chipselect	onchip_memory2.v	/^  input            chipselect;$/;"	p
chipselect	rs232.v	/^  input            chipselect;$/;"	p
chipselect	sd_clk.v	/^  input            chipselect;$/;"	p
chipselect	sd_cmd.v	/^  input            chipselect;$/;"	p
chipselect	sd_dat.v	/^  input            chipselect;$/;"	p
chipselect	sma_out.v	/^  input            chipselect;$/;"	p
chipselect	sw.v	/^  input            chipselect;$/;"	p
chipselect	timer.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/eep_i2c_scl.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/eep_i2c_sda.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/i2c_scl.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/i2c_sda.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/key.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/ledg.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/ledr.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/onchip_memory2.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/rs232.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/sd_clk.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/sd_cmd.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/sd_dat.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/sma_out.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/sw.v	/^  input            chipselect;$/;"	p
chipselect	verilog_copies/timer.v	/^  input            chipselect;$/;"	p
cke	sdram_test_component.v	/^  wire             cke;$/;"	n
cke	verilog_copies/sdram_test_component.v	/^  wire             cke;$/;"	n
clear	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							clear;$/;"	p
clear	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						clear;$/;"	p
clear_fifo	DE2_115_SOPC.v	/^  input            clear_fifo;$/;"	p
clear_fifo	verilog_copies/DE2_115_SOPC.v	/^  input            clear_fifo;$/;"	p
clk	DE2_115_SOPC.v	/^  input            clk;$/;"	p
clk	DE2_115_SOPC.v	/^  wire             clk;$/;"	n
clk	altpll.v	/^	input   clk;$/;"	p
clk	altpll.v	/^	output   [4:0]  clk;$/;"	p
clk	cpu_jtag_debug_module_sysclk.v	/^  input            clk;$/;"	p
clk	cpu_jtag_debug_module_wrapper.v	/^  input            clk;$/;"	p
clk	cpu_mult_cell.v	/^  input            clk;$/;"	p
clk	cpu_test_bench.v	/^  input            clk;$/;"	p
clk	eep_i2c_scl.v	/^  input            clk;$/;"	p
clk	eep_i2c_sda.v	/^  input            clk;$/;"	p
clk	i2c_scl.v	/^  input            clk;$/;"	p
clk	i2c_sda.v	/^  input            clk;$/;"	p
clk	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							clk;$/;"	p
clk	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						clk;$/;"	p
clk	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input						clk;$/;"	p
clk	ip/TERASIC_VPG/TERASIC_VPG.v	/^input							clk;$/;"	p
clk	ip/TERASIC_VPG/vga_time_generator.v	/^input       	clk;$/;"	p
clk	ir.v	/^  input            clk;$/;"	p
clk	jtag_uart.v	/^  input            clk;$/;"	p
clk	key.v	/^  input            clk;$/;"	p
clk	ledg.v	/^  input            clk;$/;"	p
clk	ledr.v	/^  input            clk;$/;"	p
clk	onchip_memory2.v	/^  input            clk;$/;"	p
clk	pll.v	/^	input   clk;$/;"	p
clk	pll.v	/^	output   [4:0]  clk;$/;"	p
clk	rs232.v	/^  input            clk;$/;"	p
clk	sd_clk.v	/^  input            clk;$/;"	p
clk	sd_cmd.v	/^  input            clk;$/;"	p
clk	sd_dat.v	/^  input            clk;$/;"	p
clk	sd_wp_n.v	/^  input            clk;$/;"	p
clk	sdram.v	/^  input            clk;$/;"	p
clk	sdram_test_component.v	/^  input            clk;$/;"	p
clk	sma_in.v	/^  input            clk;$/;"	p
clk	sma_out.v	/^  input            clk;$/;"	p
clk	sw.v	/^  input            clk;$/;"	p
clk	timer.v	/^  input            clk;$/;"	p
clk	verilog_copies/DE2_115_SOPC.v	/^  input            clk;$/;"	p
clk	verilog_copies/DE2_115_SOPC.v	/^  wire             clk;$/;"	n
clk	verilog_copies/altpll.v	/^	input   clk;$/;"	p
clk	verilog_copies/altpll.v	/^	output   [4:0]  clk;$/;"	p
clk	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  input            clk;$/;"	p
clk	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            clk;$/;"	p
clk	verilog_copies/cpu_mult_cell.v	/^  input            clk;$/;"	p
clk	verilog_copies/cpu_test_bench.v	/^  input            clk;$/;"	p
clk	verilog_copies/eep_i2c_scl.v	/^  input            clk;$/;"	p
clk	verilog_copies/eep_i2c_sda.v	/^  input            clk;$/;"	p
clk	verilog_copies/i2c_scl.v	/^  input            clk;$/;"	p
clk	verilog_copies/i2c_sda.v	/^  input            clk;$/;"	p
clk	verilog_copies/ir.v	/^  input            clk;$/;"	p
clk	verilog_copies/jtag_uart.v	/^  input            clk;$/;"	p
clk	verilog_copies/key.v	/^  input            clk;$/;"	p
clk	verilog_copies/ledg.v	/^  input            clk;$/;"	p
clk	verilog_copies/ledr.v	/^  input            clk;$/;"	p
clk	verilog_copies/onchip_memory2.v	/^  input            clk;$/;"	p
clk	verilog_copies/pll.v	/^	input   clk;$/;"	p
clk	verilog_copies/pll.v	/^	output   [4:0]  clk;$/;"	p
clk	verilog_copies/rs232.v	/^  input            clk;$/;"	p
clk	verilog_copies/sd_clk.v	/^  input            clk;$/;"	p
clk	verilog_copies/sd_cmd.v	/^  input            clk;$/;"	p
clk	verilog_copies/sd_dat.v	/^  input            clk;$/;"	p
clk	verilog_copies/sd_wp_n.v	/^  input            clk;$/;"	p
clk	verilog_copies/sdram.v	/^  input            clk;$/;"	p
clk	verilog_copies/sdram_test_component.v	/^  input            clk;$/;"	p
clk	verilog_copies/sma_in.v	/^  input            clk;$/;"	p
clk	verilog_copies/sma_out.v	/^  input            clk;$/;"	p
clk	verilog_copies/sw.v	/^  input            clk;$/;"	p
clk	verilog_copies/timer.v	/^  input            clk;$/;"	p
clk1	DE2_115_SOPC_clock_0.v	/^  input            clk1;$/;"	p
clk1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            clk1;$/;"	p
clk1_cnt	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[15:0]	clk1_cnt;$/;"	r
clk1_cnt_latched	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[15:0]	clk1_cnt_latched;$/;"	r
clk2	DE2_115_SOPC_clock_0.v	/^  input            clk2;$/;"	p
clk2	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            clk2;$/;"	p
clk2_cnt	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[15:0]	clk2_cnt;$/;"	r
clk2_cnt_latched	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[15:0]	clk2_cnt_latched;$/;"	r
clk_50	DE2_115_SOPC.v	/^  input            clk_50;$/;"	p
clk_50	DE2_115_SOPC.v	/^  reg              clk_50;$/;"	r
clk_50	verilog_copies/DE2_115_SOPC.v	/^  input            clk_50;$/;"	p
clk_50	verilog_copies/DE2_115_SOPC.v	/^  reg              clk_50;$/;"	r
clk_50_reset_n	DE2_115_SOPC.v	/^  wire             clk_50_reset_n;$/;"	n
clk_50_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             clk_50_reset_n;$/;"	n
clk_en	eep_i2c_scl.v	/^  wire             clk_en;$/;"	n
clk_en	eep_i2c_sda.v	/^  wire             clk_en;$/;"	n
clk_en	i2c_scl.v	/^  wire             clk_en;$/;"	n
clk_en	i2c_sda.v	/^  wire             clk_en;$/;"	n
clk_en	ir.v	/^  wire             clk_en;$/;"	n
clk_en	key.v	/^  wire             clk_en;$/;"	n
clk_en	ledg.v	/^  wire             clk_en;$/;"	n
clk_en	ledr.v	/^  wire             clk_en;$/;"	n
clk_en	rs232.v	/^  input            clk_en;$/;"	p
clk_en	rs232.v	/^  wire             clk_en;$/;"	n
clk_en	sd_clk.v	/^  wire             clk_en;$/;"	n
clk_en	sd_cmd.v	/^  wire             clk_en;$/;"	n
clk_en	sd_dat.v	/^  wire             clk_en;$/;"	n
clk_en	sd_wp_n.v	/^  wire             clk_en;$/;"	n
clk_en	sdram.v	/^  wire             clk_en;$/;"	n
clk_en	sma_in.v	/^  wire             clk_en;$/;"	n
clk_en	sma_out.v	/^  wire             clk_en;$/;"	n
clk_en	sw.v	/^  wire             clk_en;$/;"	n
clk_en	timer.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/eep_i2c_scl.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/eep_i2c_sda.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/i2c_scl.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/i2c_sda.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/ir.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/key.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/ledg.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/ledr.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/rs232.v	/^  input            clk_en;$/;"	p
clk_en	verilog_copies/rs232.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sd_clk.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sd_cmd.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sd_dat.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sd_wp_n.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sdram.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sma_in.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sma_out.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/sw.v	/^  wire             clk_en;$/;"	n
clk_en	verilog_copies/timer.v	/^  wire             clk_en;$/;"	n
clken	onchip_memory2.v	/^  input            clken;$/;"	p
clken	verilog_copies/onchip_memory2.v	/^  input            clken;$/;"	p
clock	DE2_115_SOPC_clock_0.v	/^  input            clock;$/;"	p
clock	altpll.v	/^	input   clock;$/;"	p
clock	altpll.v	/^	tri0   clock;$/;"	n
clock	pll.v	/^	input   clock;$/;"	p
clock	pll.v	/^	tri0   clock;$/;"	n
clock	sysid.v	/^  input            clock;$/;"	p
clock	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            clock;$/;"	p
clock	verilog_copies/altpll.v	/^	input   clock;$/;"	p
clock	verilog_copies/altpll.v	/^	tri0   clock;$/;"	n
clock	verilog_copies/pll.v	/^	input   clock;$/;"	p
clock	verilog_copies/pll.v	/^	tri0   clock;$/;"	n
clock	verilog_copies/sysid.v	/^  input            clock;$/;"	p
clock_crossing_io	clock_crossing_io.v	/^module clock_crossing_io ($/;"	m
clock_crossing_io	verilog_copies/clock_crossing_io.v	/^module clock_crossing_io ($/;"	m
clock_crossing_io_bridge_arbitrator	DE2_115_SOPC.v	/^module clock_crossing_io_bridge_arbitrator $/;"	m
clock_crossing_io_bridge_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module clock_crossing_io_bridge_arbitrator $/;"	m
clock_crossing_io_downstream_fifo	clock_crossing_io.v	/^module clock_crossing_io_downstream_fifo ($/;"	m
clock_crossing_io_downstream_fifo	verilog_copies/clock_crossing_io.v	/^module clock_crossing_io_downstream_fifo ($/;"	m
clock_crossing_io_m1_address	DE2_115_SOPC.v	/^  input   [  8: 0] clock_crossing_io_m1_address;$/;"	p
clock_crossing_io_m1_address	DE2_115_SOPC.v	/^  wire    [  8: 0] clock_crossing_io_m1_address;$/;"	n
clock_crossing_io_m1_address	verilog_copies/DE2_115_SOPC.v	/^  input   [  8: 0] clock_crossing_io_m1_address;$/;"	p
clock_crossing_io_m1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] clock_crossing_io_m1_address;$/;"	n
clock_crossing_io_m1_address_last_time	DE2_115_SOPC.v	/^  reg     [  8: 0] clock_crossing_io_m1_address_last_time;$/;"	r
clock_crossing_io_m1_address_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [  8: 0] clock_crossing_io_m1_address_last_time;$/;"	r
clock_crossing_io_m1_address_to_slave	DE2_115_SOPC.v	/^  input   [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	p
clock_crossing_io_m1_address_to_slave	DE2_115_SOPC.v	/^  output  [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	p
clock_crossing_io_m1_address_to_slave	DE2_115_SOPC.v	/^  wire    [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	n
clock_crossing_io_m1_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  input   [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	p
clock_crossing_io_m1_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  output  [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	p
clock_crossing_io_m1_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] clock_crossing_io_m1_address_to_slave;$/;"	n
clock_crossing_io_m1_arbiterlock	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_arbiterlock;$/;"	n
clock_crossing_io_m1_arbiterlock	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_arbiterlock;$/;"	n
clock_crossing_io_m1_arbiterlock2	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_arbiterlock2;$/;"	n
clock_crossing_io_m1_arbiterlock2	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_arbiterlock2;$/;"	n
clock_crossing_io_m1_arbitrator	DE2_115_SOPC.v	/^module clock_crossing_io_m1_arbitrator ($/;"	m
clock_crossing_io_m1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module clock_crossing_io_m1_arbitrator ($/;"	m
clock_crossing_io_m1_byteenable	DE2_115_SOPC.v	/^  input   [  3: 0] clock_crossing_io_m1_byteenable;$/;"	p
clock_crossing_io_m1_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] clock_crossing_io_m1_byteenable;$/;"	n
clock_crossing_io_m1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] clock_crossing_io_m1_byteenable;$/;"	p
clock_crossing_io_m1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] clock_crossing_io_m1_byteenable;$/;"	n
clock_crossing_io_m1_byteenable_last_time	DE2_115_SOPC.v	/^  reg     [  3: 0] clock_crossing_io_m1_byteenable_last_time;$/;"	r
clock_crossing_io_m1_byteenable_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] clock_crossing_io_m1_byteenable_last_time;$/;"	r
clock_crossing_io_m1_continuerequest	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_continuerequest;$/;"	n
clock_crossing_io_m1_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_continuerequest;$/;"	n
clock_crossing_io_m1_endofpacket	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_endofpacket;$/;"	n
clock_crossing_io_m1_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_endofpacket;$/;"	n
clock_crossing_io_m1_granted_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_granted_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_granted_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_granted_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_granted_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_granted_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_granted_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_granted_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_granted_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_granted_ir_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ir_s1;$/;"	p
clock_crossing_io_m1_granted_ir_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ir_s1;$/;"	p
clock_crossing_io_m1_granted_ir_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ir_s1;$/;"	n
clock_crossing_io_m1_granted_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ir_s1;$/;"	p
clock_crossing_io_m1_granted_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ir_s1;$/;"	p
clock_crossing_io_m1_granted_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ir_s1;$/;"	n
clock_crossing_io_m1_granted_key_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_key_s1;$/;"	p
clock_crossing_io_m1_granted_key_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_key_s1;$/;"	p
clock_crossing_io_m1_granted_key_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_key_s1;$/;"	n
clock_crossing_io_m1_granted_key_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_key_s1;$/;"	p
clock_crossing_io_m1_granted_key_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_key_s1;$/;"	p
clock_crossing_io_m1_granted_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_key_s1;$/;"	n
clock_crossing_io_m1_granted_lcd_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_lcd_control_slave;$/;"	p
clock_crossing_io_m1_granted_lcd_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_lcd_control_slave;$/;"	p
clock_crossing_io_m1_granted_lcd_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_lcd_control_slave;$/;"	n
clock_crossing_io_m1_granted_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_lcd_control_slave;$/;"	p
clock_crossing_io_m1_granted_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_lcd_control_slave;$/;"	p
clock_crossing_io_m1_granted_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_lcd_control_slave;$/;"	n
clock_crossing_io_m1_granted_ledg_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ledg_s1;$/;"	p
clock_crossing_io_m1_granted_ledg_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ledg_s1;$/;"	p
clock_crossing_io_m1_granted_ledg_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ledg_s1;$/;"	n
clock_crossing_io_m1_granted_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ledg_s1;$/;"	p
clock_crossing_io_m1_granted_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ledg_s1;$/;"	p
clock_crossing_io_m1_granted_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ledg_s1;$/;"	n
clock_crossing_io_m1_granted_ledr_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ledr_s1;$/;"	p
clock_crossing_io_m1_granted_ledr_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ledr_s1;$/;"	p
clock_crossing_io_m1_granted_ledr_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ledr_s1;$/;"	n
clock_crossing_io_m1_granted_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_ledr_s1;$/;"	p
clock_crossing_io_m1_granted_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_ledr_s1;$/;"	p
clock_crossing_io_m1_granted_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_ledr_s1;$/;"	n
clock_crossing_io_m1_granted_rs232_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_rs232_s1;$/;"	p
clock_crossing_io_m1_granted_rs232_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_rs232_s1;$/;"	p
clock_crossing_io_m1_granted_rs232_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_rs232_s1;$/;"	n
clock_crossing_io_m1_granted_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_rs232_s1;$/;"	p
clock_crossing_io_m1_granted_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_rs232_s1;$/;"	p
clock_crossing_io_m1_granted_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_rs232_s1;$/;"	n
clock_crossing_io_m1_granted_sd_clk_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_clk_s1;$/;"	p
clock_crossing_io_m1_granted_sd_clk_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_clk_s1;$/;"	p
clock_crossing_io_m1_granted_sd_clk_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_clk_s1;$/;"	n
clock_crossing_io_m1_granted_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_clk_s1;$/;"	p
clock_crossing_io_m1_granted_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_clk_s1;$/;"	p
clock_crossing_io_m1_granted_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_clk_s1;$/;"	n
clock_crossing_io_m1_granted_sd_cmd_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_granted_sd_cmd_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_granted_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_granted_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_granted_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_granted_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_granted_sd_dat_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_dat_s1;$/;"	p
clock_crossing_io_m1_granted_sd_dat_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_dat_s1;$/;"	p
clock_crossing_io_m1_granted_sd_dat_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_dat_s1;$/;"	n
clock_crossing_io_m1_granted_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_dat_s1;$/;"	p
clock_crossing_io_m1_granted_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_dat_s1;$/;"	p
clock_crossing_io_m1_granted_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_dat_s1;$/;"	n
clock_crossing_io_m1_granted_sd_wp_n_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_granted_sd_wp_n_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_granted_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_granted_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_granted_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_granted_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_granted_seg7_avalon_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_granted_seg7_avalon_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_granted_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_granted_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_granted_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_granted_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_granted_sw_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sw_s1;$/;"	p
clock_crossing_io_m1_granted_sw_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sw_s1;$/;"	p
clock_crossing_io_m1_granted_sw_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sw_s1;$/;"	n
clock_crossing_io_m1_granted_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sw_s1;$/;"	p
clock_crossing_io_m1_granted_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sw_s1;$/;"	p
clock_crossing_io_m1_granted_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sw_s1;$/;"	n
clock_crossing_io_m1_granted_sysid_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sysid_control_slave;$/;"	p
clock_crossing_io_m1_granted_sysid_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sysid_control_slave;$/;"	p
clock_crossing_io_m1_granted_sysid_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sysid_control_slave;$/;"	n
clock_crossing_io_m1_granted_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_sysid_control_slave;$/;"	p
clock_crossing_io_m1_granted_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_sysid_control_slave;$/;"	p
clock_crossing_io_m1_granted_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_sysid_control_slave;$/;"	n
clock_crossing_io_m1_granted_timer_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_timer_s1;$/;"	p
clock_crossing_io_m1_granted_timer_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_timer_s1;$/;"	p
clock_crossing_io_m1_granted_timer_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_timer_s1;$/;"	n
clock_crossing_io_m1_granted_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_granted_timer_s1;$/;"	p
clock_crossing_io_m1_granted_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_granted_timer_s1;$/;"	p
clock_crossing_io_m1_granted_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_granted_timer_s1;$/;"	n
clock_crossing_io_m1_is_granted_some_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_is_granted_some_slave;$/;"	n
clock_crossing_io_m1_is_granted_some_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_is_granted_some_slave;$/;"	n
clock_crossing_io_m1_latency_counter	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_latency_counter;$/;"	p
clock_crossing_io_m1_latency_counter	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_latency_counter;$/;"	p
clock_crossing_io_m1_latency_counter	DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_latency_counter;$/;"	r
clock_crossing_io_m1_latency_counter	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_latency_counter;$/;"	n
clock_crossing_io_m1_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_latency_counter;$/;"	p
clock_crossing_io_m1_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_latency_counter;$/;"	p
clock_crossing_io_m1_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_latency_counter;$/;"	r
clock_crossing_io_m1_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_latency_counter;$/;"	n
clock_crossing_io_m1_nativeaddress	DE2_115_SOPC.v	/^  input   [  6: 0] clock_crossing_io_m1_nativeaddress;$/;"	p
clock_crossing_io_m1_nativeaddress	DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_m1_nativeaddress;$/;"	n
clock_crossing_io_m1_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  input   [  6: 0] clock_crossing_io_m1_nativeaddress;$/;"	p
clock_crossing_io_m1_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_m1_nativeaddress;$/;"	n
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_qualified_request_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_qualified_request_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_qualified_request_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_qualified_request_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_qualified_request_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_qualified_request_ir_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ir_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ir_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ir_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ir_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ir_s1;$/;"	n
clock_crossing_io_m1_qualified_request_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ir_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ir_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ir_s1;$/;"	n
clock_crossing_io_m1_qualified_request_key_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_key_s1;$/;"	p
clock_crossing_io_m1_qualified_request_key_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_key_s1;$/;"	p
clock_crossing_io_m1_qualified_request_key_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_key_s1;$/;"	n
clock_crossing_io_m1_qualified_request_key_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_key_s1;$/;"	p
clock_crossing_io_m1_qualified_request_key_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_key_s1;$/;"	p
clock_crossing_io_m1_qualified_request_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_key_s1;$/;"	n
clock_crossing_io_m1_qualified_request_lcd_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_lcd_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_lcd_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	n
clock_crossing_io_m1_qualified_request_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_lcd_control_slave;$/;"	n
clock_crossing_io_m1_qualified_request_ledg_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledg_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledg_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	n
clock_crossing_io_m1_qualified_request_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ledg_s1;$/;"	n
clock_crossing_io_m1_qualified_request_ledr_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledr_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledr_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	n
clock_crossing_io_m1_qualified_request_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	p
clock_crossing_io_m1_qualified_request_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_ledr_s1;$/;"	n
clock_crossing_io_m1_qualified_request_rs232_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	p
clock_crossing_io_m1_qualified_request_rs232_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	p
clock_crossing_io_m1_qualified_request_rs232_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	n
clock_crossing_io_m1_qualified_request_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	p
clock_crossing_io_m1_qualified_request_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	p
clock_crossing_io_m1_qualified_request_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_rs232_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_clk_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_clk_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_clk_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_clk_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_cmd_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_cmd_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_dat_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_dat_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_dat_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_dat_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_qualified_request_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_qualified_request_sw_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sw_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sw_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sw_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sw_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sw_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sw_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sw_s1;$/;"	p
clock_crossing_io_m1_qualified_request_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sw_s1;$/;"	n
clock_crossing_io_m1_qualified_request_sysid_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_sysid_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_sysid_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	n
clock_crossing_io_m1_qualified_request_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	p
clock_crossing_io_m1_qualified_request_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_sysid_control_slave;$/;"	n
clock_crossing_io_m1_qualified_request_timer_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_timer_s1;$/;"	p
clock_crossing_io_m1_qualified_request_timer_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_timer_s1;$/;"	p
clock_crossing_io_m1_qualified_request_timer_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_timer_s1;$/;"	n
clock_crossing_io_m1_qualified_request_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_qualified_request_timer_s1;$/;"	p
clock_crossing_io_m1_qualified_request_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_qualified_request_timer_s1;$/;"	p
clock_crossing_io_m1_qualified_request_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_qualified_request_timer_s1;$/;"	n
clock_crossing_io_m1_read	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read;$/;"	p
clock_crossing_io_m1_read	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read;$/;"	n
clock_crossing_io_m1_read	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read;$/;"	p
clock_crossing_io_m1_read	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read;$/;"	n
clock_crossing_io_m1_read_but_no_slave_selected	DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_read_but_no_slave_selected;$/;"	r
clock_crossing_io_m1_read_but_no_slave_selected	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_read_but_no_slave_selected;$/;"	r
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_ir_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ir_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ir_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ir_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_key_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_key_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_key_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_key_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_key_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_key_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_key_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_key_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_key_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_key_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_key_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_lcd_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_lcd_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_lcd_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_lcd_control_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_ledg_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledg_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledg_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ledg_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_ledr_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledr_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledr_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_ledr_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_rs232_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_rs232_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_rs232_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_rs232_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_clk_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_clk_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_clk_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_clk_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_dat_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_dat_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_dat_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_dat_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_sw_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sw_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sw_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sw_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_sysid_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_sysid_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_sysid_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	p
clock_crossing_io_m1_read_data_valid_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_sysid_control_slave;$/;"	n
clock_crossing_io_m1_read_data_valid_timer_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_timer_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_timer_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	n
clock_crossing_io_m1_read_data_valid_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	p
clock_crossing_io_m1_read_data_valid_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_read_data_valid_timer_s1;$/;"	n
clock_crossing_io_m1_read_last_time	DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_read_last_time;$/;"	r
clock_crossing_io_m1_read_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_read_last_time;$/;"	r
clock_crossing_io_m1_readdata	DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_m1_readdata;$/;"	p
clock_crossing_io_m1_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_m1_readdata;$/;"	n
clock_crossing_io_m1_readdata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_m1_readdata;$/;"	p
clock_crossing_io_m1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_m1_readdata;$/;"	n
clock_crossing_io_m1_readdatavalid	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_readdatavalid;$/;"	p
clock_crossing_io_m1_readdatavalid	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_readdatavalid;$/;"	n
clock_crossing_io_m1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_readdatavalid;$/;"	p
clock_crossing_io_m1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_readdatavalid;$/;"	n
clock_crossing_io_m1_requests_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_requests_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_requests_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_requests_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_requests_i2c_scl_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_scl_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_requests_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_requests_i2c_sda_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_sda_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_requests_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	p
clock_crossing_io_m1_requests_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_requests_ir_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ir_s1;$/;"	p
clock_crossing_io_m1_requests_ir_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ir_s1;$/;"	p
clock_crossing_io_m1_requests_ir_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ir_s1;$/;"	n
clock_crossing_io_m1_requests_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ir_s1;$/;"	p
clock_crossing_io_m1_requests_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ir_s1;$/;"	p
clock_crossing_io_m1_requests_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ir_s1;$/;"	n
clock_crossing_io_m1_requests_key_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_key_s1;$/;"	p
clock_crossing_io_m1_requests_key_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_key_s1;$/;"	p
clock_crossing_io_m1_requests_key_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_key_s1;$/;"	n
clock_crossing_io_m1_requests_key_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_key_s1;$/;"	p
clock_crossing_io_m1_requests_key_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_key_s1;$/;"	p
clock_crossing_io_m1_requests_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_key_s1;$/;"	n
clock_crossing_io_m1_requests_lcd_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_lcd_control_slave;$/;"	p
clock_crossing_io_m1_requests_lcd_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_lcd_control_slave;$/;"	p
clock_crossing_io_m1_requests_lcd_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_lcd_control_slave;$/;"	n
clock_crossing_io_m1_requests_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_lcd_control_slave;$/;"	p
clock_crossing_io_m1_requests_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_lcd_control_slave;$/;"	p
clock_crossing_io_m1_requests_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_lcd_control_slave;$/;"	n
clock_crossing_io_m1_requests_ledg_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ledg_s1;$/;"	p
clock_crossing_io_m1_requests_ledg_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ledg_s1;$/;"	p
clock_crossing_io_m1_requests_ledg_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ledg_s1;$/;"	n
clock_crossing_io_m1_requests_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ledg_s1;$/;"	p
clock_crossing_io_m1_requests_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ledg_s1;$/;"	p
clock_crossing_io_m1_requests_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ledg_s1;$/;"	n
clock_crossing_io_m1_requests_ledr_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ledr_s1;$/;"	p
clock_crossing_io_m1_requests_ledr_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ledr_s1;$/;"	p
clock_crossing_io_m1_requests_ledr_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ledr_s1;$/;"	n
clock_crossing_io_m1_requests_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_ledr_s1;$/;"	p
clock_crossing_io_m1_requests_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_ledr_s1;$/;"	p
clock_crossing_io_m1_requests_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_ledr_s1;$/;"	n
clock_crossing_io_m1_requests_rs232_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_rs232_s1;$/;"	p
clock_crossing_io_m1_requests_rs232_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_rs232_s1;$/;"	p
clock_crossing_io_m1_requests_rs232_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_rs232_s1;$/;"	n
clock_crossing_io_m1_requests_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_rs232_s1;$/;"	p
clock_crossing_io_m1_requests_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_rs232_s1;$/;"	p
clock_crossing_io_m1_requests_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_rs232_s1;$/;"	n
clock_crossing_io_m1_requests_sd_clk_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_clk_s1;$/;"	p
clock_crossing_io_m1_requests_sd_clk_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_clk_s1;$/;"	p
clock_crossing_io_m1_requests_sd_clk_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_clk_s1;$/;"	n
clock_crossing_io_m1_requests_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_clk_s1;$/;"	p
clock_crossing_io_m1_requests_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_clk_s1;$/;"	p
clock_crossing_io_m1_requests_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_clk_s1;$/;"	n
clock_crossing_io_m1_requests_sd_cmd_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_requests_sd_cmd_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_requests_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_requests_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_requests_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	p
clock_crossing_io_m1_requests_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_requests_sd_dat_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_dat_s1;$/;"	p
clock_crossing_io_m1_requests_sd_dat_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_dat_s1;$/;"	p
clock_crossing_io_m1_requests_sd_dat_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_dat_s1;$/;"	n
clock_crossing_io_m1_requests_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_dat_s1;$/;"	p
clock_crossing_io_m1_requests_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_dat_s1;$/;"	p
clock_crossing_io_m1_requests_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_dat_s1;$/;"	n
clock_crossing_io_m1_requests_sd_wp_n_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_requests_sd_wp_n_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_requests_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_requests_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_requests_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	p
clock_crossing_io_m1_requests_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_requests_seg7_avalon_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_requests_seg7_avalon_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_requests_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_requests_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_requests_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	p
clock_crossing_io_m1_requests_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_requests_sw_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sw_s1;$/;"	p
clock_crossing_io_m1_requests_sw_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sw_s1;$/;"	p
clock_crossing_io_m1_requests_sw_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sw_s1;$/;"	n
clock_crossing_io_m1_requests_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sw_s1;$/;"	p
clock_crossing_io_m1_requests_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sw_s1;$/;"	p
clock_crossing_io_m1_requests_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sw_s1;$/;"	n
clock_crossing_io_m1_requests_sysid_control_slave	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sysid_control_slave;$/;"	p
clock_crossing_io_m1_requests_sysid_control_slave	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sysid_control_slave;$/;"	p
clock_crossing_io_m1_requests_sysid_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sysid_control_slave;$/;"	n
clock_crossing_io_m1_requests_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_sysid_control_slave;$/;"	p
clock_crossing_io_m1_requests_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_sysid_control_slave;$/;"	p
clock_crossing_io_m1_requests_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_sysid_control_slave;$/;"	n
clock_crossing_io_m1_requests_timer_s1	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_timer_s1;$/;"	p
clock_crossing_io_m1_requests_timer_s1	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_timer_s1;$/;"	p
clock_crossing_io_m1_requests_timer_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_timer_s1;$/;"	n
clock_crossing_io_m1_requests_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_requests_timer_s1;$/;"	p
clock_crossing_io_m1_requests_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_requests_timer_s1;$/;"	p
clock_crossing_io_m1_requests_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_requests_timer_s1;$/;"	n
clock_crossing_io_m1_reset_n	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_reset_n;$/;"	p
clock_crossing_io_m1_reset_n	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_reset_n;$/;"	n
clock_crossing_io_m1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_reset_n;$/;"	p
clock_crossing_io_m1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_reset_n;$/;"	n
clock_crossing_io_m1_run	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_run;$/;"	n
clock_crossing_io_m1_run	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_run;$/;"	n
clock_crossing_io_m1_saved_grant_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_saved_grant_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_eep_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_saved_grant_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_saved_grant_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_eep_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_saved_grant_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_saved_grant_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_i2c_scl_s1;$/;"	n
clock_crossing_io_m1_saved_grant_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_saved_grant_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_i2c_sda_s1;$/;"	n
clock_crossing_io_m1_saved_grant_ir_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ir_s1;$/;"	n
clock_crossing_io_m1_saved_grant_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ir_s1;$/;"	n
clock_crossing_io_m1_saved_grant_key_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_key_s1;$/;"	n
clock_crossing_io_m1_saved_grant_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_key_s1;$/;"	n
clock_crossing_io_m1_saved_grant_lcd_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_lcd_control_slave;$/;"	n
clock_crossing_io_m1_saved_grant_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_lcd_control_slave;$/;"	n
clock_crossing_io_m1_saved_grant_ledg_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ledg_s1;$/;"	n
clock_crossing_io_m1_saved_grant_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ledg_s1;$/;"	n
clock_crossing_io_m1_saved_grant_ledr_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ledr_s1;$/;"	n
clock_crossing_io_m1_saved_grant_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_ledr_s1;$/;"	n
clock_crossing_io_m1_saved_grant_rs232_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_rs232_s1;$/;"	n
clock_crossing_io_m1_saved_grant_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_rs232_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_clk_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_clk_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_clk_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_cmd_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_dat_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_dat_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_dat_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sd_wp_n_s1;$/;"	n
clock_crossing_io_m1_saved_grant_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_saved_grant_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_seg7_avalon_slave;$/;"	n
clock_crossing_io_m1_saved_grant_sw_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sw_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sw_s1;$/;"	n
clock_crossing_io_m1_saved_grant_sysid_control_slave	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sysid_control_slave;$/;"	n
clock_crossing_io_m1_saved_grant_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_sysid_control_slave;$/;"	n
clock_crossing_io_m1_saved_grant_timer_s1	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_timer_s1;$/;"	n
clock_crossing_io_m1_saved_grant_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_saved_grant_timer_s1;$/;"	n
clock_crossing_io_m1_waitrequest	DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_waitrequest;$/;"	p
clock_crossing_io_m1_waitrequest	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_waitrequest;$/;"	n
clock_crossing_io_m1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_m1_waitrequest;$/;"	p
clock_crossing_io_m1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_waitrequest;$/;"	n
clock_crossing_io_m1_write	DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_write;$/;"	p
clock_crossing_io_m1_write	DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_write;$/;"	n
clock_crossing_io_m1_write	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_m1_write;$/;"	p
clock_crossing_io_m1_write	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_m1_write;$/;"	n
clock_crossing_io_m1_write_last_time	DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_write_last_time;$/;"	r
clock_crossing_io_m1_write_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_m1_write_last_time;$/;"	r
clock_crossing_io_m1_writedata	DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_m1_writedata;$/;"	p
clock_crossing_io_m1_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_m1_writedata;$/;"	n
clock_crossing_io_m1_writedata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_m1_writedata;$/;"	p
clock_crossing_io_m1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_m1_writedata;$/;"	n
clock_crossing_io_m1_writedata_last_time	DE2_115_SOPC.v	/^  reg     [ 31: 0] clock_crossing_io_m1_writedata_last_time;$/;"	r
clock_crossing_io_m1_writedata_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 31: 0] clock_crossing_io_m1_writedata_last_time;$/;"	r
clock_crossing_io_s1_address	DE2_115_SOPC.v	/^  output  [  6: 0] clock_crossing_io_s1_address;$/;"	p
clock_crossing_io_s1_address	DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_s1_address;$/;"	n
clock_crossing_io_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  6: 0] clock_crossing_io_s1_address;$/;"	p
clock_crossing_io_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_s1_address;$/;"	n
clock_crossing_io_s1_allgrants	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_allgrants;$/;"	n
clock_crossing_io_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_allgrants;$/;"	n
clock_crossing_io_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_allow_new_arb_cycle;$/;"	n
clock_crossing_io_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_allow_new_arb_cycle;$/;"	n
clock_crossing_io_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_any_bursting_master_saved_grant;$/;"	n
clock_crossing_io_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_any_bursting_master_saved_grant;$/;"	n
clock_crossing_io_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_any_continuerequest;$/;"	n
clock_crossing_io_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_any_continuerequest;$/;"	n
clock_crossing_io_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_arb_counter_enable;$/;"	n
clock_crossing_io_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_arb_counter_enable;$/;"	n
clock_crossing_io_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] clock_crossing_io_s1_arb_share_counter;$/;"	r
clock_crossing_io_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] clock_crossing_io_s1_arb_share_counter;$/;"	r
clock_crossing_io_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] clock_crossing_io_s1_arb_share_counter_next_value;$/;"	n
clock_crossing_io_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] clock_crossing_io_s1_arb_share_counter_next_value;$/;"	n
clock_crossing_io_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] clock_crossing_io_s1_arb_share_set_values;$/;"	n
clock_crossing_io_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] clock_crossing_io_s1_arb_share_set_values;$/;"	n
clock_crossing_io_s1_arbitrator	DE2_115_SOPC.v	/^module clock_crossing_io_s1_arbitrator ($/;"	m
clock_crossing_io_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module clock_crossing_io_s1_arbitrator ($/;"	m
clock_crossing_io_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_beginbursttransfer_internal;$/;"	n
clock_crossing_io_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_beginbursttransfer_internal;$/;"	n
clock_crossing_io_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_begins_xfer;$/;"	n
clock_crossing_io_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_begins_xfer;$/;"	n
clock_crossing_io_s1_byteenable	DE2_115_SOPC.v	/^  output  [  3: 0] clock_crossing_io_s1_byteenable;$/;"	p
clock_crossing_io_s1_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] clock_crossing_io_s1_byteenable;$/;"	n
clock_crossing_io_s1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] clock_crossing_io_s1_byteenable;$/;"	p
clock_crossing_io_s1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] clock_crossing_io_s1_byteenable;$/;"	n
clock_crossing_io_s1_end_xfer	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_end_xfer;$/;"	n
clock_crossing_io_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_end_xfer;$/;"	n
clock_crossing_io_s1_endofpacket	DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_endofpacket;$/;"	p
clock_crossing_io_s1_endofpacket	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_endofpacket;$/;"	n
clock_crossing_io_s1_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_endofpacket;$/;"	p
clock_crossing_io_s1_endofpacket	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_endofpacket;$/;"	n
clock_crossing_io_s1_endofpacket_from_sa	DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_endofpacket_from_sa;$/;"	p
clock_crossing_io_s1_endofpacket_from_sa	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_endofpacket_from_sa;$/;"	n
clock_crossing_io_s1_endofpacket_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_endofpacket_from_sa;$/;"	p
clock_crossing_io_s1_endofpacket_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_endofpacket_from_sa;$/;"	n
clock_crossing_io_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_firsttransfer;$/;"	n
clock_crossing_io_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_firsttransfer;$/;"	n
clock_crossing_io_s1_grant_vector	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_grant_vector;$/;"	n
clock_crossing_io_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_grant_vector;$/;"	n
clock_crossing_io_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_in_a_read_cycle;$/;"	n
clock_crossing_io_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_in_a_read_cycle;$/;"	n
clock_crossing_io_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_in_a_write_cycle;$/;"	n
clock_crossing_io_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_in_a_write_cycle;$/;"	n
clock_crossing_io_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_master_qreq_vector;$/;"	n
clock_crossing_io_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_master_qreq_vector;$/;"	n
clock_crossing_io_s1_move_on_to_next_transaction	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_move_on_to_next_transaction;$/;"	n
clock_crossing_io_s1_move_on_to_next_transaction	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_move_on_to_next_transaction;$/;"	n
clock_crossing_io_s1_nativeaddress	DE2_115_SOPC.v	/^  output  [  6: 0] clock_crossing_io_s1_nativeaddress;$/;"	p
clock_crossing_io_s1_nativeaddress	DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_s1_nativeaddress;$/;"	n
clock_crossing_io_s1_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  output  [  6: 0] clock_crossing_io_s1_nativeaddress;$/;"	p
clock_crossing_io_s1_nativeaddress	verilog_copies/DE2_115_SOPC.v	/^  wire    [  6: 0] clock_crossing_io_s1_nativeaddress;$/;"	n
clock_crossing_io_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_non_bursting_master_requests;$/;"	n
clock_crossing_io_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_non_bursting_master_requests;$/;"	n
clock_crossing_io_s1_read	DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_read;$/;"	p
clock_crossing_io_s1_read	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_read;$/;"	n
clock_crossing_io_s1_read	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_read;$/;"	p
clock_crossing_io_s1_read	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_read;$/;"	n
clock_crossing_io_s1_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_s1_readdata;$/;"	p
clock_crossing_io_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_readdata;$/;"	n
clock_crossing_io_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_s1_readdata;$/;"	p
clock_crossing_io_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_readdata;$/;"	n
clock_crossing_io_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	p
clock_crossing_io_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	p
clock_crossing_io_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	n
clock_crossing_io_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	p
clock_crossing_io_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	p
clock_crossing_io_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_readdata_from_sa;$/;"	n
clock_crossing_io_s1_readdatavalid	DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_readdatavalid;$/;"	p
clock_crossing_io_s1_readdatavalid	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_readdatavalid;$/;"	n
clock_crossing_io_s1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_readdatavalid;$/;"	p
clock_crossing_io_s1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_readdatavalid;$/;"	n
clock_crossing_io_s1_readdatavalid_from_sa	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_readdatavalid_from_sa;$/;"	n
clock_crossing_io_s1_readdatavalid_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_readdatavalid_from_sa;$/;"	n
clock_crossing_io_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              clock_crossing_io_s1_reg_firsttransfer;$/;"	r
clock_crossing_io_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_s1_reg_firsttransfer;$/;"	r
clock_crossing_io_s1_reset_n	DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_reset_n;$/;"	p
clock_crossing_io_s1_reset_n	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_reset_n;$/;"	n
clock_crossing_io_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_reset_n;$/;"	p
clock_crossing_io_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_reset_n;$/;"	n
clock_crossing_io_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              clock_crossing_io_s1_slavearbiterlockenable;$/;"	r
clock_crossing_io_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              clock_crossing_io_s1_slavearbiterlockenable;$/;"	r
clock_crossing_io_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_slavearbiterlockenable2;$/;"	n
clock_crossing_io_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_slavearbiterlockenable2;$/;"	n
clock_crossing_io_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_unreg_firsttransfer;$/;"	n
clock_crossing_io_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_unreg_firsttransfer;$/;"	n
clock_crossing_io_s1_waitrequest	DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_waitrequest;$/;"	p
clock_crossing_io_s1_waitrequest	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waitrequest;$/;"	n
clock_crossing_io_s1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_waitrequest;$/;"	p
clock_crossing_io_s1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waitrequest;$/;"	n
clock_crossing_io_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_waitrequest_from_sa;$/;"	p
clock_crossing_io_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_waitrequest_from_sa;$/;"	p
clock_crossing_io_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waitrequest_from_sa;$/;"	n
clock_crossing_io_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            clock_crossing_io_s1_waitrequest_from_sa;$/;"	p
clock_crossing_io_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_waitrequest_from_sa;$/;"	p
clock_crossing_io_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waitrequest_from_sa;$/;"	n
clock_crossing_io_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waits_for_read;$/;"	n
clock_crossing_io_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waits_for_read;$/;"	n
clock_crossing_io_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waits_for_write;$/;"	n
clock_crossing_io_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_waits_for_write;$/;"	n
clock_crossing_io_s1_write	DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_write;$/;"	p
clock_crossing_io_s1_write	DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_write;$/;"	n
clock_crossing_io_s1_write	verilog_copies/DE2_115_SOPC.v	/^  output           clock_crossing_io_s1_write;$/;"	p
clock_crossing_io_s1_write	verilog_copies/DE2_115_SOPC.v	/^  wire             clock_crossing_io_s1_write;$/;"	n
clock_crossing_io_s1_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_s1_writedata;$/;"	p
clock_crossing_io_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_writedata;$/;"	n
clock_crossing_io_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] clock_crossing_io_s1_writedata;$/;"	p
clock_crossing_io_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] clock_crossing_io_s1_writedata;$/;"	n
clock_crossing_io_upstream_fifo	clock_crossing_io.v	/^module clock_crossing_io_upstream_fifo ($/;"	m
clock_crossing_io_upstream_fifo	verilog_copies/clock_crossing_io.v	/^module clock_crossing_io_upstream_fifo ($/;"	m
clrn	altpll.v	/^	input   clrn;$/;"	p
clrn	altpll.v	/^	tri1   clrn;$/;"	n
clrn	pll.v	/^	input   clrn;$/;"	p
clrn	pll.v	/^	tri1   clrn;$/;"	n
clrn	verilog_copies/altpll.v	/^	input   clrn;$/;"	p
clrn	verilog_copies/altpll.v	/^	tri1   clrn;$/;"	n
clrn	verilog_copies/pll.v	/^	input   clrn;$/;"	p
clrn	verilog_copies/pll.v	/^	tri1   clrn;$/;"	n
cmd_all	sdram.v	/^  wire    [  3: 0] cmd_all;$/;"	n
cmd_all	verilog_copies/sdram.v	/^  wire    [  3: 0] cmd_all;$/;"	n
cmd_code	sdram.v	/^  wire    [  2: 0] cmd_code;$/;"	n
cmd_code	sdram_test_component.v	/^  wire    [  2: 0] cmd_code;$/;"	n
cmd_code	verilog_copies/sdram.v	/^  wire    [  2: 0] cmd_code;$/;"	n
cmd_code	verilog_copies/sdram_test_component.v	/^  wire    [  2: 0] cmd_code;$/;"	n
cnt_down	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[15:0]	cnt_down;$/;"	r
code	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	5;"	d
config_endpoint	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void config_endpoint(void)$/;"	f
configuration	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_0 UCHAR    configuration		    : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
connect_USB	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void connect_USB(void)$/;"	f
control_continuous	timer.v	/^  wire             control_continuous;$/;"	n
control_continuous	verilog_copies/timer.v	/^  wire             control_continuous;$/;"	n
control_interrupt_enable	timer.v	/^  wire             control_interrupt_enable;$/;"	n
control_interrupt_enable	verilog_copies/timer.v	/^  wire             control_interrupt_enable;$/;"	n
control_out_done	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR	  control_out_done		    : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
control_reg	rs232.v	/^  reg     [ 12: 0] control_reg;$/;"	r
control_reg	verilog_copies/rs232.v	/^  reg     [ 12: 0] control_reg;$/;"	r
control_register	timer.v	/^  reg     [  3: 0] control_register;$/;"	r
control_register	verilog_copies/timer.v	/^  reg     [  3: 0] control_register;$/;"	r
control_wr_strobe	rs232.v	/^  wire             control_wr_strobe;$/;"	n
control_wr_strobe	timer.v	/^  wire             control_wr_strobe;$/;"	n
control_wr_strobe	verilog_copies/rs232.v	/^  wire             control_wr_strobe;$/;"	n
control_wr_strobe	verilog_copies/timer.v	/^  wire             control_wr_strobe;$/;"	n
control_write_processed	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR	  control_write_processed	: 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
counter_is_running	timer.v	/^  reg              counter_is_running;$/;"	r
counter_is_running	verilog_copies/timer.v	/^  reg              counter_is_running;$/;"	r
counter_is_zero	timer.v	/^  wire             counter_is_zero;$/;"	n
counter_is_zero	verilog_copies/timer.v	/^  wire             counter_is_zero;$/;"	n
counter_load_value	timer.v	/^  wire    [ 31: 0] counter_load_value;$/;"	n
counter_load_value	verilog_copies/timer.v	/^  wire    [ 31: 0] counter_load_value;$/;"	n
counter_snapshot	timer.v	/^  reg     [ 31: 0] counter_snapshot;$/;"	r
counter_snapshot	verilog_copies/timer.v	/^  reg     [ 31: 0] counter_snapshot;$/;"	r
counting_now	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg				counting_now;$/;"	r
cpu_data_master_address	DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_data_master_address;$/;"	p
cpu_data_master_address	DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_data_master_address;$/;"	n
cpu_data_master_address	verilog_copies/DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_data_master_address;$/;"	p
cpu_data_master_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_data_master_address;$/;"	n
cpu_data_master_address_last_time	DE2_115_SOPC.v	/^  reg     [ 27: 0] cpu_data_master_address_last_time;$/;"	r
cpu_data_master_address_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 27: 0] cpu_data_master_address_last_time;$/;"	r
cpu_data_master_address_to_slave	DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_data_master_address_to_slave;$/;"	p
cpu_data_master_address_to_slave	DE2_115_SOPC.v	/^  output  [ 27: 0] cpu_data_master_address_to_slave;$/;"	p
cpu_data_master_address_to_slave	DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_data_master_address_to_slave;$/;"	n
cpu_data_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_data_master_address_to_slave;$/;"	p
cpu_data_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  output  [ 27: 0] cpu_data_master_address_to_slave;$/;"	p
cpu_data_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_data_master_address_to_slave;$/;"	n
cpu_data_master_arbiterlock	DE2_115_SOPC.v	/^  wire             cpu_data_master_arbiterlock;$/;"	n
cpu_data_master_arbiterlock	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_arbiterlock;$/;"	n
cpu_data_master_arbiterlock2	DE2_115_SOPC.v	/^  wire             cpu_data_master_arbiterlock2;$/;"	n
cpu_data_master_arbiterlock2	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_arbiterlock2;$/;"	n
cpu_data_master_arbitrator	DE2_115_SOPC.v	/^module cpu_data_master_arbitrator ($/;"	m
cpu_data_master_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module cpu_data_master_arbitrator ($/;"	m
cpu_data_master_byteenable	DE2_115_SOPC.v	/^  input   [  3: 0] cpu_data_master_byteenable;$/;"	p
cpu_data_master_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_data_master_byteenable;$/;"	n
cpu_data_master_byteenable	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] cpu_data_master_byteenable;$/;"	p
cpu_data_master_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_data_master_byteenable;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_byteenable_cfi_flash_s1;$/;"	p
cpu_data_master_byteenable_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_byteenable_cfi_flash_s1;$/;"	p
cpu_data_master_byteenable_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_byteenable_cfi_flash_s1;$/;"	p
cpu_data_master_byteenable_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_byteenable_cfi_flash_s1;$/;"	p
cpu_data_master_byteenable_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_0	DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_0;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_0	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_0;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_1	DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_1;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_1;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_2	DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_2;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_2	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_2;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_3	DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_3;$/;"	n
cpu_data_master_byteenable_cfi_flash_s1_segment_3	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_byteenable_cfi_flash_s1_segment_3;$/;"	n
cpu_data_master_byteenable_last_time	DE2_115_SOPC.v	/^  reg     [  3: 0] cpu_data_master_byteenable_last_time;$/;"	r
cpu_data_master_byteenable_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] cpu_data_master_byteenable_last_time;$/;"	r
cpu_data_master_byteenable_sram_avalon_slave	DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	p
cpu_data_master_byteenable_sram_avalon_slave	DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	p
cpu_data_master_byteenable_sram_avalon_slave	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	n
cpu_data_master_byteenable_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	p
cpu_data_master_byteenable_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	p
cpu_data_master_byteenable_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave;$/;"	n
cpu_data_master_byteenable_sram_avalon_slave_segment_0	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave_segment_0;$/;"	n
cpu_data_master_byteenable_sram_avalon_slave_segment_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave_segment_0;$/;"	n
cpu_data_master_byteenable_sram_avalon_slave_segment_1	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave_segment_1;$/;"	n
cpu_data_master_byteenable_sram_avalon_slave_segment_1	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_byteenable_sram_avalon_slave_segment_1;$/;"	n
cpu_data_master_continuerequest	DE2_115_SOPC.v	/^  wire             cpu_data_master_continuerequest;$/;"	n
cpu_data_master_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_continuerequest;$/;"	n
cpu_data_master_dbs_address	DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_dbs_address;$/;"	p
cpu_data_master_dbs_address	DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_dbs_address;$/;"	p
cpu_data_master_dbs_address	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_dbs_address;$/;"	r
cpu_data_master_dbs_address	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_address;$/;"	n
cpu_data_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_dbs_address;$/;"	p
cpu_data_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_dbs_address;$/;"	p
cpu_data_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_dbs_address;$/;"	r
cpu_data_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_address;$/;"	n
cpu_data_master_dbs_increment	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_increment;$/;"	n
cpu_data_master_dbs_increment	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_increment;$/;"	n
cpu_data_master_dbs_rdv_counter	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_dbs_rdv_counter;$/;"	r
cpu_data_master_dbs_rdv_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_dbs_rdv_counter;$/;"	r
cpu_data_master_dbs_rdv_counter_inc	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_rdv_counter_inc;$/;"	n
cpu_data_master_dbs_rdv_counter_inc	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_dbs_rdv_counter_inc;$/;"	n
cpu_data_master_dbs_write_16	DE2_115_SOPC.v	/^  input   [ 15: 0] cpu_data_master_dbs_write_16;$/;"	p
cpu_data_master_dbs_write_16	DE2_115_SOPC.v	/^  output  [ 15: 0] cpu_data_master_dbs_write_16;$/;"	p
cpu_data_master_dbs_write_16	DE2_115_SOPC.v	/^  wire    [ 15: 0] cpu_data_master_dbs_write_16;$/;"	n
cpu_data_master_dbs_write_16	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] cpu_data_master_dbs_write_16;$/;"	p
cpu_data_master_dbs_write_16	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] cpu_data_master_dbs_write_16;$/;"	p
cpu_data_master_dbs_write_16	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] cpu_data_master_dbs_write_16;$/;"	n
cpu_data_master_dbs_write_8	DE2_115_SOPC.v	/^  input   [  7: 0] cpu_data_master_dbs_write_8;$/;"	p
cpu_data_master_dbs_write_8	DE2_115_SOPC.v	/^  output  [  7: 0] cpu_data_master_dbs_write_8;$/;"	p
cpu_data_master_dbs_write_8	DE2_115_SOPC.v	/^  wire    [  7: 0] cpu_data_master_dbs_write_8;$/;"	n
cpu_data_master_dbs_write_8	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] cpu_data_master_dbs_write_8;$/;"	p
cpu_data_master_dbs_write_8	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] cpu_data_master_dbs_write_8;$/;"	p
cpu_data_master_dbs_write_8	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] cpu_data_master_dbs_write_8;$/;"	n
cpu_data_master_debugaccess	DE2_115_SOPC.v	/^  input            cpu_data_master_debugaccess;$/;"	p
cpu_data_master_debugaccess	DE2_115_SOPC.v	/^  wire             cpu_data_master_debugaccess;$/;"	n
cpu_data_master_debugaccess	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_debugaccess;$/;"	p
cpu_data_master_debugaccess	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_debugaccess;$/;"	n
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_granted_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_granted_audio_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_audio_avalon_slave;$/;"	p
cpu_data_master_granted_audio_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_audio_avalon_slave;$/;"	p
cpu_data_master_granted_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_audio_avalon_slave;$/;"	n
cpu_data_master_granted_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_audio_avalon_slave;$/;"	p
cpu_data_master_granted_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_audio_avalon_slave;$/;"	p
cpu_data_master_granted_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_audio_avalon_slave;$/;"	n
cpu_data_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_cfi_flash_s1;$/;"	p
cpu_data_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_cfi_flash_s1;$/;"	p
cpu_data_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_cfi_flash_s1;$/;"	n
cpu_data_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_cfi_flash_s1;$/;"	p
cpu_data_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_cfi_flash_s1;$/;"	p
cpu_data_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_cfi_flash_s1;$/;"	n
cpu_data_master_granted_clock_crossing_io_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_clock_crossing_io_s1;$/;"	p
cpu_data_master_granted_clock_crossing_io_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_clock_crossing_io_s1;$/;"	p
cpu_data_master_granted_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_clock_crossing_io_s1;$/;"	n
cpu_data_master_granted_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_clock_crossing_io_s1;$/;"	p
cpu_data_master_granted_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_clock_crossing_io_s1;$/;"	p
cpu_data_master_granted_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_clock_crossing_io_s1;$/;"	n
cpu_data_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_data_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_data_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_cpu_jtag_debug_module;$/;"	n
cpu_data_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_data_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_data_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_cpu_jtag_debug_module;$/;"	n
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_granted_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_onchip_memory2_s1;$/;"	p
cpu_data_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_onchip_memory2_s1;$/;"	p
cpu_data_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_onchip_memory2_s1;$/;"	n
cpu_data_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_onchip_memory2_s1;$/;"	p
cpu_data_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_onchip_memory2_s1;$/;"	p
cpu_data_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_onchip_memory2_s1;$/;"	n
cpu_data_master_granted_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sdram_s1;$/;"	p
cpu_data_master_granted_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sdram_s1;$/;"	p
cpu_data_master_granted_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sdram_s1;$/;"	n
cpu_data_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sdram_s1;$/;"	p
cpu_data_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sdram_s1;$/;"	p
cpu_data_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sdram_s1;$/;"	n
cpu_data_master_granted_sma_in_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sma_in_s1;$/;"	p
cpu_data_master_granted_sma_in_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sma_in_s1;$/;"	p
cpu_data_master_granted_sma_in_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sma_in_s1;$/;"	n
cpu_data_master_granted_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sma_in_s1;$/;"	p
cpu_data_master_granted_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sma_in_s1;$/;"	p
cpu_data_master_granted_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sma_in_s1;$/;"	n
cpu_data_master_granted_sma_out_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sma_out_s1;$/;"	p
cpu_data_master_granted_sma_out_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sma_out_s1;$/;"	p
cpu_data_master_granted_sma_out_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sma_out_s1;$/;"	n
cpu_data_master_granted_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sma_out_s1;$/;"	p
cpu_data_master_granted_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sma_out_s1;$/;"	p
cpu_data_master_granted_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sma_out_s1;$/;"	n
cpu_data_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sram_avalon_slave;$/;"	p
cpu_data_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sram_avalon_slave;$/;"	p
cpu_data_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sram_avalon_slave;$/;"	n
cpu_data_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_sram_avalon_slave;$/;"	p
cpu_data_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_sram_avalon_slave;$/;"	p
cpu_data_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_sram_avalon_slave;$/;"	n
cpu_data_master_granted_usb_dc	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_usb_dc;$/;"	p
cpu_data_master_granted_usb_dc	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_usb_dc;$/;"	p
cpu_data_master_granted_usb_dc	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_usb_dc;$/;"	n
cpu_data_master_granted_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_usb_dc;$/;"	p
cpu_data_master_granted_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_usb_dc;$/;"	p
cpu_data_master_granted_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_usb_dc;$/;"	n
cpu_data_master_granted_usb_hc	DE2_115_SOPC.v	/^  input            cpu_data_master_granted_usb_hc;$/;"	p
cpu_data_master_granted_usb_hc	DE2_115_SOPC.v	/^  output           cpu_data_master_granted_usb_hc;$/;"	p
cpu_data_master_granted_usb_hc	DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_usb_hc;$/;"	n
cpu_data_master_granted_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_granted_usb_hc;$/;"	p
cpu_data_master_granted_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_granted_usb_hc;$/;"	p
cpu_data_master_granted_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_granted_usb_hc;$/;"	n
cpu_data_master_irq	DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_data_master_irq;$/;"	p
cpu_data_master_irq	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_irq;$/;"	n
cpu_data_master_irq	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_data_master_irq;$/;"	p
cpu_data_master_irq	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_irq;$/;"	n
cpu_data_master_is_granted_some_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_is_granted_some_slave;$/;"	n
cpu_data_master_is_granted_some_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_is_granted_some_slave;$/;"	n
cpu_data_master_latency_counter	DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_latency_counter;$/;"	p
cpu_data_master_latency_counter	DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_latency_counter;$/;"	p
cpu_data_master_latency_counter	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_latency_counter;$/;"	r
cpu_data_master_latency_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_latency_counter;$/;"	n
cpu_data_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  input   [  1: 0] cpu_data_master_latency_counter;$/;"	p
cpu_data_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] cpu_data_master_latency_counter;$/;"	p
cpu_data_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_latency_counter;$/;"	r
cpu_data_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_latency_counter;$/;"	n
cpu_data_master_next_dbs_rdv_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_next_dbs_rdv_counter;$/;"	n
cpu_data_master_next_dbs_rdv_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_data_master_next_dbs_rdv_counter;$/;"	n
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_qualified_request_audio_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_audio_avalon_slave;$/;"	p
cpu_data_master_qualified_request_audio_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_audio_avalon_slave;$/;"	p
cpu_data_master_qualified_request_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_audio_avalon_slave;$/;"	n
cpu_data_master_qualified_request_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_audio_avalon_slave;$/;"	p
cpu_data_master_qualified_request_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_audio_avalon_slave;$/;"	p
cpu_data_master_qualified_request_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_audio_avalon_slave;$/;"	n
cpu_data_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_data_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_data_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_cfi_flash_s1;$/;"	n
cpu_data_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_data_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_data_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_cfi_flash_s1;$/;"	n
cpu_data_master_qualified_request_clock_crossing_io_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	p
cpu_data_master_qualified_request_clock_crossing_io_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	p
cpu_data_master_qualified_request_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	n
cpu_data_master_qualified_request_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	p
cpu_data_master_qualified_request_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	p
cpu_data_master_qualified_request_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_clock_crossing_io_s1;$/;"	n
cpu_data_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_data_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_data_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	n
cpu_data_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_data_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_data_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_cpu_jtag_debug_module;$/;"	n
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_data_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_data_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	n
cpu_data_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_data_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_data_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_onchip_memory2_s1;$/;"	n
cpu_data_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sdram_s1;$/;"	p
cpu_data_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sdram_s1;$/;"	p
cpu_data_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sdram_s1;$/;"	n
cpu_data_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sdram_s1;$/;"	p
cpu_data_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sdram_s1;$/;"	p
cpu_data_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sdram_s1;$/;"	n
cpu_data_master_qualified_request_sma_in_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sma_in_s1;$/;"	p
cpu_data_master_qualified_request_sma_in_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sma_in_s1;$/;"	p
cpu_data_master_qualified_request_sma_in_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sma_in_s1;$/;"	n
cpu_data_master_qualified_request_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sma_in_s1;$/;"	p
cpu_data_master_qualified_request_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sma_in_s1;$/;"	p
cpu_data_master_qualified_request_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sma_in_s1;$/;"	n
cpu_data_master_qualified_request_sma_out_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sma_out_s1;$/;"	p
cpu_data_master_qualified_request_sma_out_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sma_out_s1;$/;"	p
cpu_data_master_qualified_request_sma_out_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sma_out_s1;$/;"	n
cpu_data_master_qualified_request_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sma_out_s1;$/;"	p
cpu_data_master_qualified_request_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sma_out_s1;$/;"	p
cpu_data_master_qualified_request_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sma_out_s1;$/;"	n
cpu_data_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_data_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_data_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sram_avalon_slave;$/;"	n
cpu_data_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_data_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_data_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_sram_avalon_slave;$/;"	n
cpu_data_master_qualified_request_usb_dc	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_usb_dc;$/;"	p
cpu_data_master_qualified_request_usb_dc	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_usb_dc;$/;"	p
cpu_data_master_qualified_request_usb_dc	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_usb_dc;$/;"	n
cpu_data_master_qualified_request_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_usb_dc;$/;"	p
cpu_data_master_qualified_request_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_usb_dc;$/;"	p
cpu_data_master_qualified_request_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_usb_dc;$/;"	n
cpu_data_master_qualified_request_usb_hc	DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_usb_hc;$/;"	p
cpu_data_master_qualified_request_usb_hc	DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_usb_hc;$/;"	p
cpu_data_master_qualified_request_usb_hc	DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_usb_hc;$/;"	n
cpu_data_master_qualified_request_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_qualified_request_usb_hc;$/;"	p
cpu_data_master_qualified_request_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_qualified_request_usb_hc;$/;"	p
cpu_data_master_qualified_request_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_qualified_request_usb_hc;$/;"	n
cpu_data_master_rdv_fifo_empty_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_empty_clock_crossing_io_s1;$/;"	n
cpu_data_master_rdv_fifo_empty_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_empty_clock_crossing_io_s1;$/;"	n
cpu_data_master_rdv_fifo_empty_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_empty_sdram_s1;$/;"	n
cpu_data_master_rdv_fifo_empty_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_empty_sdram_s1;$/;"	n
cpu_data_master_rdv_fifo_output_from_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_output_from_clock_crossing_io_s1;$/;"	n
cpu_data_master_rdv_fifo_output_from_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_output_from_clock_crossing_io_s1;$/;"	n
cpu_data_master_rdv_fifo_output_from_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_output_from_sdram_s1;$/;"	n
cpu_data_master_rdv_fifo_output_from_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_rdv_fifo_output_from_sdram_s1;$/;"	n
cpu_data_master_read	DE2_115_SOPC.v	/^  input            cpu_data_master_read;$/;"	p
cpu_data_master_read	DE2_115_SOPC.v	/^  wire             cpu_data_master_read;$/;"	n
cpu_data_master_read	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read;$/;"	p
cpu_data_master_read	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read;$/;"	n
cpu_data_master_read_but_no_slave_selected	DE2_115_SOPC.v	/^  reg              cpu_data_master_read_but_no_slave_selected;$/;"	r
cpu_data_master_read_but_no_slave_selected	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_data_master_read_but_no_slave_selected;$/;"	r
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_read_data_valid_audio_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_audio_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	n
cpu_data_master_read_data_valid_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_audio_avalon_slave;$/;"	n
cpu_data_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_data_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_data_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	n
cpu_data_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_data_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_data_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cfi_flash_s1;$/;"	n
cpu_data_master_read_data_valid_cfi_flash_s1_shift_register	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	r
cpu_data_master_read_data_valid_cfi_flash_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_data_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	r
cpu_data_master_read_data_valid_cfi_flash_s1_shift_register_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cfi_flash_s1_shift_register_in;$/;"	n
cpu_data_master_read_data_valid_cfi_flash_s1_shift_register_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cfi_flash_s1_shift_register_in;$/;"	n
cpu_data_master_read_data_valid_clock_crossing_io_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	n
cpu_data_master_read_data_valid_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_clock_crossing_io_s1;$/;"	n
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	n
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register;$/;"	n
cpu_data_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_data_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_data_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	n
cpu_data_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_data_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_data_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_cpu_jtag_debug_module;$/;"	n
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_data_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_data_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	n
cpu_data_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_data_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_data_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_onchip_memory2_s1;$/;"	n
cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register	DE2_115_SOPC.v	/^  reg              cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	r
cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	r
cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in;$/;"	n
cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in;$/;"	n
cpu_data_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sdram_s1;$/;"	p
cpu_data_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sdram_s1;$/;"	p
cpu_data_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sdram_s1;$/;"	n
cpu_data_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sdram_s1;$/;"	p
cpu_data_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sdram_s1;$/;"	p
cpu_data_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sdram_s1;$/;"	n
cpu_data_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	n
cpu_data_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_data_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sdram_s1_shift_register;$/;"	n
cpu_data_master_read_data_valid_sma_in_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sma_in_s1;$/;"	p
cpu_data_master_read_data_valid_sma_in_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sma_in_s1;$/;"	p
cpu_data_master_read_data_valid_sma_in_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sma_in_s1;$/;"	n
cpu_data_master_read_data_valid_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sma_in_s1;$/;"	p
cpu_data_master_read_data_valid_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sma_in_s1;$/;"	p
cpu_data_master_read_data_valid_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sma_in_s1;$/;"	n
cpu_data_master_read_data_valid_sma_out_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sma_out_s1;$/;"	p
cpu_data_master_read_data_valid_sma_out_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sma_out_s1;$/;"	p
cpu_data_master_read_data_valid_sma_out_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sma_out_s1;$/;"	n
cpu_data_master_read_data_valid_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sma_out_s1;$/;"	p
cpu_data_master_read_data_valid_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sma_out_s1;$/;"	p
cpu_data_master_read_data_valid_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sma_out_s1;$/;"	n
cpu_data_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	n
cpu_data_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_data_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_sram_avalon_slave;$/;"	n
cpu_data_master_read_data_valid_usb_dc	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_usb_dc;$/;"	p
cpu_data_master_read_data_valid_usb_dc	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_usb_dc;$/;"	p
cpu_data_master_read_data_valid_usb_dc	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_usb_dc;$/;"	n
cpu_data_master_read_data_valid_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_usb_dc;$/;"	p
cpu_data_master_read_data_valid_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_usb_dc;$/;"	p
cpu_data_master_read_data_valid_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_usb_dc;$/;"	n
cpu_data_master_read_data_valid_usb_hc	DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_usb_hc;$/;"	p
cpu_data_master_read_data_valid_usb_hc	DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_usb_hc;$/;"	p
cpu_data_master_read_data_valid_usb_hc	DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_usb_hc;$/;"	n
cpu_data_master_read_data_valid_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_read_data_valid_usb_hc;$/;"	p
cpu_data_master_read_data_valid_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_read_data_valid_usb_hc;$/;"	p
cpu_data_master_read_data_valid_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_read_data_valid_usb_hc;$/;"	n
cpu_data_master_read_last_time	DE2_115_SOPC.v	/^  reg              cpu_data_master_read_last_time;$/;"	r
cpu_data_master_read_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_data_master_read_last_time;$/;"	r
cpu_data_master_readdata	DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_data_master_readdata;$/;"	p
cpu_data_master_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_readdata;$/;"	n
cpu_data_master_readdata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_data_master_readdata;$/;"	p
cpu_data_master_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_readdata;$/;"	n
cpu_data_master_readdatavalid	DE2_115_SOPC.v	/^  output           cpu_data_master_readdatavalid;$/;"	p
cpu_data_master_readdatavalid	DE2_115_SOPC.v	/^  wire             cpu_data_master_readdatavalid;$/;"	n
cpu_data_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_readdatavalid;$/;"	p
cpu_data_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_readdatavalid;$/;"	n
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	p
cpu_data_master_requests_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_requests_audio_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_audio_avalon_slave;$/;"	p
cpu_data_master_requests_audio_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_audio_avalon_slave;$/;"	p
cpu_data_master_requests_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_audio_avalon_slave;$/;"	n
cpu_data_master_requests_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_audio_avalon_slave;$/;"	p
cpu_data_master_requests_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_audio_avalon_slave;$/;"	p
cpu_data_master_requests_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_audio_avalon_slave;$/;"	n
cpu_data_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_cfi_flash_s1;$/;"	p
cpu_data_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_cfi_flash_s1;$/;"	p
cpu_data_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_cfi_flash_s1;$/;"	n
cpu_data_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_cfi_flash_s1;$/;"	p
cpu_data_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_cfi_flash_s1;$/;"	p
cpu_data_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_cfi_flash_s1;$/;"	n
cpu_data_master_requests_clock_crossing_io_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_clock_crossing_io_s1;$/;"	p
cpu_data_master_requests_clock_crossing_io_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_clock_crossing_io_s1;$/;"	p
cpu_data_master_requests_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_clock_crossing_io_s1;$/;"	n
cpu_data_master_requests_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_clock_crossing_io_s1;$/;"	p
cpu_data_master_requests_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_clock_crossing_io_s1;$/;"	p
cpu_data_master_requests_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_clock_crossing_io_s1;$/;"	n
cpu_data_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_data_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_data_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_cpu_jtag_debug_module;$/;"	n
cpu_data_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_data_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_data_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_cpu_jtag_debug_module;$/;"	n
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	p
cpu_data_master_requests_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_onchip_memory2_s1;$/;"	p
cpu_data_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_onchip_memory2_s1;$/;"	p
cpu_data_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_onchip_memory2_s1;$/;"	n
cpu_data_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_onchip_memory2_s1;$/;"	p
cpu_data_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_onchip_memory2_s1;$/;"	p
cpu_data_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_onchip_memory2_s1;$/;"	n
cpu_data_master_requests_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sdram_s1;$/;"	p
cpu_data_master_requests_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sdram_s1;$/;"	p
cpu_data_master_requests_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sdram_s1;$/;"	n
cpu_data_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sdram_s1;$/;"	p
cpu_data_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sdram_s1;$/;"	p
cpu_data_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sdram_s1;$/;"	n
cpu_data_master_requests_sma_in_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sma_in_s1;$/;"	p
cpu_data_master_requests_sma_in_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sma_in_s1;$/;"	p
cpu_data_master_requests_sma_in_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sma_in_s1;$/;"	n
cpu_data_master_requests_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sma_in_s1;$/;"	p
cpu_data_master_requests_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sma_in_s1;$/;"	p
cpu_data_master_requests_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sma_in_s1;$/;"	n
cpu_data_master_requests_sma_out_s1	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sma_out_s1;$/;"	p
cpu_data_master_requests_sma_out_s1	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sma_out_s1;$/;"	p
cpu_data_master_requests_sma_out_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sma_out_s1;$/;"	n
cpu_data_master_requests_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sma_out_s1;$/;"	p
cpu_data_master_requests_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sma_out_s1;$/;"	p
cpu_data_master_requests_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sma_out_s1;$/;"	n
cpu_data_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sram_avalon_slave;$/;"	p
cpu_data_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sram_avalon_slave;$/;"	p
cpu_data_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sram_avalon_slave;$/;"	n
cpu_data_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_sram_avalon_slave;$/;"	p
cpu_data_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_sram_avalon_slave;$/;"	p
cpu_data_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_sram_avalon_slave;$/;"	n
cpu_data_master_requests_usb_dc	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_usb_dc;$/;"	p
cpu_data_master_requests_usb_dc	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_usb_dc;$/;"	p
cpu_data_master_requests_usb_dc	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_usb_dc;$/;"	n
cpu_data_master_requests_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_usb_dc;$/;"	p
cpu_data_master_requests_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_usb_dc;$/;"	p
cpu_data_master_requests_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_usb_dc;$/;"	n
cpu_data_master_requests_usb_hc	DE2_115_SOPC.v	/^  input            cpu_data_master_requests_usb_hc;$/;"	p
cpu_data_master_requests_usb_hc	DE2_115_SOPC.v	/^  output           cpu_data_master_requests_usb_hc;$/;"	p
cpu_data_master_requests_usb_hc	DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_usb_hc;$/;"	n
cpu_data_master_requests_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_requests_usb_hc;$/;"	p
cpu_data_master_requests_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_requests_usb_hc;$/;"	p
cpu_data_master_requests_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_requests_usb_hc;$/;"	n
cpu_data_master_run	DE2_115_SOPC.v	/^  wire             cpu_data_master_run;$/;"	n
cpu_data_master_run	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_run;$/;"	n
cpu_data_master_saved_grant_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_saved_grant_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_DE2_115_SOPC_clock_0_in;$/;"	n
cpu_data_master_saved_grant_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_audio_avalon_slave;$/;"	n
cpu_data_master_saved_grant_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_audio_avalon_slave;$/;"	n
cpu_data_master_saved_grant_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_cfi_flash_s1;$/;"	n
cpu_data_master_saved_grant_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_cfi_flash_s1;$/;"	n
cpu_data_master_saved_grant_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_clock_crossing_io_s1;$/;"	n
cpu_data_master_saved_grant_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_clock_crossing_io_s1;$/;"	n
cpu_data_master_saved_grant_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_cpu_jtag_debug_module;$/;"	n
cpu_data_master_saved_grant_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_cpu_jtag_debug_module;$/;"	n
cpu_data_master_saved_grant_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_saved_grant_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_jtag_uart_avalon_jtag_slave;$/;"	n
cpu_data_master_saved_grant_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_onchip_memory2_s1;$/;"	n
cpu_data_master_saved_grant_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_onchip_memory2_s1;$/;"	n
cpu_data_master_saved_grant_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sdram_s1;$/;"	n
cpu_data_master_saved_grant_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sdram_s1;$/;"	n
cpu_data_master_saved_grant_sma_in_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sma_in_s1;$/;"	n
cpu_data_master_saved_grant_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sma_in_s1;$/;"	n
cpu_data_master_saved_grant_sma_out_s1	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sma_out_s1;$/;"	n
cpu_data_master_saved_grant_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sma_out_s1;$/;"	n
cpu_data_master_saved_grant_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sram_avalon_slave;$/;"	n
cpu_data_master_saved_grant_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_sram_avalon_slave;$/;"	n
cpu_data_master_saved_grant_usb_dc	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_usb_dc;$/;"	n
cpu_data_master_saved_grant_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_usb_dc;$/;"	n
cpu_data_master_saved_grant_usb_hc	DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_usb_hc;$/;"	n
cpu_data_master_saved_grant_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_saved_grant_usb_hc;$/;"	n
cpu_data_master_waitrequest	DE2_115_SOPC.v	/^  output           cpu_data_master_waitrequest;$/;"	p
cpu_data_master_waitrequest	DE2_115_SOPC.v	/^  wire             cpu_data_master_waitrequest;$/;"	n
cpu_data_master_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_data_master_waitrequest;$/;"	p
cpu_data_master_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_waitrequest;$/;"	n
cpu_data_master_write	DE2_115_SOPC.v	/^  input            cpu_data_master_write;$/;"	p
cpu_data_master_write	DE2_115_SOPC.v	/^  wire             cpu_data_master_write;$/;"	n
cpu_data_master_write	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_data_master_write;$/;"	p
cpu_data_master_write	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_data_master_write;$/;"	n
cpu_data_master_write_last_time	DE2_115_SOPC.v	/^  reg              cpu_data_master_write_last_time;$/;"	r
cpu_data_master_write_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_data_master_write_last_time;$/;"	r
cpu_data_master_writedata	DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_data_master_writedata;$/;"	p
cpu_data_master_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_writedata;$/;"	n
cpu_data_master_writedata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_data_master_writedata;$/;"	p
cpu_data_master_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_data_master_writedata;$/;"	n
cpu_data_master_writedata_last_time	DE2_115_SOPC.v	/^  reg     [ 31: 0] cpu_data_master_writedata_last_time;$/;"	r
cpu_data_master_writedata_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 31: 0] cpu_data_master_writedata_last_time;$/;"	r
cpu_instruction_master_address	DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_instruction_master_address;$/;"	p
cpu_instruction_master_address	DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_instruction_master_address;$/;"	n
cpu_instruction_master_address	verilog_copies/DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_instruction_master_address;$/;"	p
cpu_instruction_master_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_instruction_master_address;$/;"	n
cpu_instruction_master_address_last_time	DE2_115_SOPC.v	/^  reg     [ 27: 0] cpu_instruction_master_address_last_time;$/;"	r
cpu_instruction_master_address_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 27: 0] cpu_instruction_master_address_last_time;$/;"	r
cpu_instruction_master_address_to_slave	DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	p
cpu_instruction_master_address_to_slave	DE2_115_SOPC.v	/^  output  [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	p
cpu_instruction_master_address_to_slave	DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	n
cpu_instruction_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  input   [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	p
cpu_instruction_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  output  [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	p
cpu_instruction_master_address_to_slave	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] cpu_instruction_master_address_to_slave;$/;"	n
cpu_instruction_master_arbiterlock	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_arbiterlock;$/;"	n
cpu_instruction_master_arbiterlock	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_arbiterlock;$/;"	n
cpu_instruction_master_arbiterlock2	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_arbiterlock2;$/;"	n
cpu_instruction_master_arbiterlock2	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_arbiterlock2;$/;"	n
cpu_instruction_master_arbitrator	DE2_115_SOPC.v	/^module cpu_instruction_master_arbitrator ($/;"	m
cpu_instruction_master_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module cpu_instruction_master_arbitrator ($/;"	m
cpu_instruction_master_continuerequest	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_continuerequest;$/;"	n
cpu_instruction_master_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_continuerequest;$/;"	n
cpu_instruction_master_dbs_address	DE2_115_SOPC.v	/^  input   [  1: 0] cpu_instruction_master_dbs_address;$/;"	p
cpu_instruction_master_dbs_address	DE2_115_SOPC.v	/^  output  [  1: 0] cpu_instruction_master_dbs_address;$/;"	p
cpu_instruction_master_dbs_address	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_dbs_address;$/;"	r
cpu_instruction_master_dbs_address	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_address;$/;"	n
cpu_instruction_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  input   [  1: 0] cpu_instruction_master_dbs_address;$/;"	p
cpu_instruction_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] cpu_instruction_master_dbs_address;$/;"	p
cpu_instruction_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_dbs_address;$/;"	r
cpu_instruction_master_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_address;$/;"	n
cpu_instruction_master_dbs_increment	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_increment;$/;"	n
cpu_instruction_master_dbs_increment	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_increment;$/;"	n
cpu_instruction_master_dbs_rdv_counter	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_dbs_rdv_counter;$/;"	r
cpu_instruction_master_dbs_rdv_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_dbs_rdv_counter;$/;"	r
cpu_instruction_master_dbs_rdv_counter_inc	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_rdv_counter_inc;$/;"	n
cpu_instruction_master_dbs_rdv_counter_inc	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_dbs_rdv_counter_inc;$/;"	n
cpu_instruction_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_cfi_flash_s1;$/;"	p
cpu_instruction_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_cfi_flash_s1;$/;"	p
cpu_instruction_master_granted_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_cfi_flash_s1;$/;"	n
cpu_instruction_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_cfi_flash_s1;$/;"	p
cpu_instruction_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_cfi_flash_s1;$/;"	p
cpu_instruction_master_granted_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_cfi_flash_s1;$/;"	n
cpu_instruction_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_granted_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_granted_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_onchip_memory2_s1;$/;"	p
cpu_instruction_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_onchip_memory2_s1;$/;"	p
cpu_instruction_master_granted_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_onchip_memory2_s1;$/;"	n
cpu_instruction_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_onchip_memory2_s1;$/;"	p
cpu_instruction_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_onchip_memory2_s1;$/;"	p
cpu_instruction_master_granted_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_onchip_memory2_s1;$/;"	n
cpu_instruction_master_granted_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_sdram_s1;$/;"	p
cpu_instruction_master_granted_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_sdram_s1;$/;"	p
cpu_instruction_master_granted_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_sdram_s1;$/;"	n
cpu_instruction_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_sdram_s1;$/;"	p
cpu_instruction_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_sdram_s1;$/;"	p
cpu_instruction_master_granted_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_sdram_s1;$/;"	n
cpu_instruction_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_sram_avalon_slave;$/;"	p
cpu_instruction_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_sram_avalon_slave;$/;"	p
cpu_instruction_master_granted_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_sram_avalon_slave;$/;"	n
cpu_instruction_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_granted_sram_avalon_slave;$/;"	p
cpu_instruction_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_granted_sram_avalon_slave;$/;"	p
cpu_instruction_master_granted_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_granted_sram_avalon_slave;$/;"	n
cpu_instruction_master_is_granted_some_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_is_granted_some_slave;$/;"	n
cpu_instruction_master_is_granted_some_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_is_granted_some_slave;$/;"	n
cpu_instruction_master_latency_counter	DE2_115_SOPC.v	/^  input   [  1: 0] cpu_instruction_master_latency_counter;$/;"	p
cpu_instruction_master_latency_counter	DE2_115_SOPC.v	/^  output  [  1: 0] cpu_instruction_master_latency_counter;$/;"	p
cpu_instruction_master_latency_counter	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_latency_counter;$/;"	r
cpu_instruction_master_latency_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_latency_counter;$/;"	n
cpu_instruction_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  input   [  1: 0] cpu_instruction_master_latency_counter;$/;"	p
cpu_instruction_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] cpu_instruction_master_latency_counter;$/;"	p
cpu_instruction_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_latency_counter;$/;"	r
cpu_instruction_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_latency_counter;$/;"	n
cpu_instruction_master_next_dbs_rdv_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_next_dbs_rdv_counter;$/;"	n
cpu_instruction_master_next_dbs_rdv_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_instruction_master_next_dbs_rdv_counter;$/;"	n
cpu_instruction_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_instruction_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_instruction_master_qualified_request_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	n
cpu_instruction_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_instruction_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	p
cpu_instruction_master_qualified_request_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_cfi_flash_s1;$/;"	n
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_qualified_request_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_instruction_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_instruction_master_qualified_request_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	n
cpu_instruction_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_instruction_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	p
cpu_instruction_master_qualified_request_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_onchip_memory2_s1;$/;"	n
cpu_instruction_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_sdram_s1;$/;"	p
cpu_instruction_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_sdram_s1;$/;"	p
cpu_instruction_master_qualified_request_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_sdram_s1;$/;"	n
cpu_instruction_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_sdram_s1;$/;"	p
cpu_instruction_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_sdram_s1;$/;"	p
cpu_instruction_master_qualified_request_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_sdram_s1;$/;"	n
cpu_instruction_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_instruction_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_instruction_master_qualified_request_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	n
cpu_instruction_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_instruction_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	p
cpu_instruction_master_qualified_request_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_qualified_request_sram_avalon_slave;$/;"	n
cpu_instruction_master_rdv_fifo_empty_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_rdv_fifo_empty_sdram_s1;$/;"	n
cpu_instruction_master_rdv_fifo_empty_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_rdv_fifo_empty_sdram_s1;$/;"	n
cpu_instruction_master_rdv_fifo_output_from_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_rdv_fifo_output_from_sdram_s1;$/;"	n
cpu_instruction_master_rdv_fifo_output_from_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_rdv_fifo_output_from_sdram_s1;$/;"	n
cpu_instruction_master_read	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read;$/;"	p
cpu_instruction_master_read	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read;$/;"	n
cpu_instruction_master_read	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read;$/;"	p
cpu_instruction_master_read	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read;$/;"	n
cpu_instruction_master_read_but_no_slave_selected	DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_but_no_slave_selected;$/;"	r
cpu_instruction_master_read_but_no_slave_selected	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_but_no_slave_selected;$/;"	r
cpu_instruction_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_instruction_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_instruction_master_read_data_valid_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	n
cpu_instruction_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_instruction_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	p
cpu_instruction_master_read_data_valid_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cfi_flash_s1;$/;"	n
cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	r
cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	r
cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register_in	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register_in;$/;"	n
cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register_in;$/;"	n
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_instruction_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_instruction_master_read_data_valid_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	n
cpu_instruction_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_instruction_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	p
cpu_instruction_master_read_data_valid_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_onchip_memory2_s1;$/;"	n
cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register	DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	r
cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	r
cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register_in	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register_in;$/;"	n
cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register_in	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register_in;$/;"	n
cpu_instruction_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sdram_s1;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sdram_s1;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sdram_s1;$/;"	n
cpu_instruction_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sdram_s1;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sdram_s1;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sdram_s1;$/;"	n
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	n
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	p
cpu_instruction_master_read_data_valid_sdram_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sdram_s1_shift_register;$/;"	n
cpu_instruction_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_instruction_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_instruction_master_read_data_valid_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	n
cpu_instruction_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_instruction_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	p
cpu_instruction_master_read_data_valid_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_read_data_valid_sram_avalon_slave;$/;"	n
cpu_instruction_master_read_last_time	DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_last_time;$/;"	r
cpu_instruction_master_read_last_time	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_instruction_master_read_last_time;$/;"	r
cpu_instruction_master_readdata	DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_instruction_master_readdata;$/;"	p
cpu_instruction_master_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_instruction_master_readdata;$/;"	n
cpu_instruction_master_readdata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_instruction_master_readdata;$/;"	p
cpu_instruction_master_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_instruction_master_readdata;$/;"	n
cpu_instruction_master_readdatavalid	DE2_115_SOPC.v	/^  output           cpu_instruction_master_readdatavalid;$/;"	p
cpu_instruction_master_readdatavalid	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_readdatavalid;$/;"	n
cpu_instruction_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_readdatavalid;$/;"	p
cpu_instruction_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_readdatavalid;$/;"	n
cpu_instruction_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_cfi_flash_s1;$/;"	p
cpu_instruction_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_cfi_flash_s1;$/;"	p
cpu_instruction_master_requests_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_cfi_flash_s1;$/;"	n
cpu_instruction_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_cfi_flash_s1;$/;"	p
cpu_instruction_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_cfi_flash_s1;$/;"	p
cpu_instruction_master_requests_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_cfi_flash_s1;$/;"	n
cpu_instruction_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_requests_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	p
cpu_instruction_master_requests_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_onchip_memory2_s1;$/;"	p
cpu_instruction_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_onchip_memory2_s1;$/;"	p
cpu_instruction_master_requests_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_onchip_memory2_s1;$/;"	n
cpu_instruction_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_onchip_memory2_s1;$/;"	p
cpu_instruction_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_onchip_memory2_s1;$/;"	p
cpu_instruction_master_requests_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_onchip_memory2_s1;$/;"	n
cpu_instruction_master_requests_sdram_s1	DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_sdram_s1;$/;"	p
cpu_instruction_master_requests_sdram_s1	DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_sdram_s1;$/;"	p
cpu_instruction_master_requests_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_sdram_s1;$/;"	n
cpu_instruction_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_sdram_s1;$/;"	p
cpu_instruction_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_sdram_s1;$/;"	p
cpu_instruction_master_requests_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_sdram_s1;$/;"	n
cpu_instruction_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_sram_avalon_slave;$/;"	p
cpu_instruction_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_sram_avalon_slave;$/;"	p
cpu_instruction_master_requests_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_sram_avalon_slave;$/;"	n
cpu_instruction_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_instruction_master_requests_sram_avalon_slave;$/;"	p
cpu_instruction_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_requests_sram_avalon_slave;$/;"	p
cpu_instruction_master_requests_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_requests_sram_avalon_slave;$/;"	n
cpu_instruction_master_run	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_run;$/;"	n
cpu_instruction_master_run	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_run;$/;"	n
cpu_instruction_master_saved_grant_cfi_flash_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_cfi_flash_s1;$/;"	n
cpu_instruction_master_saved_grant_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_cfi_flash_s1;$/;"	n
cpu_instruction_master_saved_grant_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_saved_grant_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_cpu_jtag_debug_module;$/;"	n
cpu_instruction_master_saved_grant_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_onchip_memory2_s1;$/;"	n
cpu_instruction_master_saved_grant_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_onchip_memory2_s1;$/;"	n
cpu_instruction_master_saved_grant_sdram_s1	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_sdram_s1;$/;"	n
cpu_instruction_master_saved_grant_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_sdram_s1;$/;"	n
cpu_instruction_master_saved_grant_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_sram_avalon_slave;$/;"	n
cpu_instruction_master_saved_grant_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_saved_grant_sram_avalon_slave;$/;"	n
cpu_instruction_master_waitrequest	DE2_115_SOPC.v	/^  output           cpu_instruction_master_waitrequest;$/;"	p
cpu_instruction_master_waitrequest	DE2_115_SOPC.v	/^  wire             cpu_instruction_master_waitrequest;$/;"	n
cpu_instruction_master_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_instruction_master_waitrequest;$/;"	p
cpu_instruction_master_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_instruction_master_waitrequest;$/;"	n
cpu_jtag_debug_module_address	DE2_115_SOPC.v	/^  output  [  8: 0] cpu_jtag_debug_module_address;$/;"	p
cpu_jtag_debug_module_address	DE2_115_SOPC.v	/^  wire    [  8: 0] cpu_jtag_debug_module_address;$/;"	n
cpu_jtag_debug_module_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  8: 0] cpu_jtag_debug_module_address;$/;"	p
cpu_jtag_debug_module_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] cpu_jtag_debug_module_address;$/;"	n
cpu_jtag_debug_module_allgrants	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_allgrants;$/;"	n
cpu_jtag_debug_module_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_allgrants;$/;"	n
cpu_jtag_debug_module_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_allow_new_arb_cycle;$/;"	n
cpu_jtag_debug_module_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_allow_new_arb_cycle;$/;"	n
cpu_jtag_debug_module_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_any_bursting_master_saved_grant;$/;"	n
cpu_jtag_debug_module_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_any_bursting_master_saved_grant;$/;"	n
cpu_jtag_debug_module_any_continuerequest	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_any_continuerequest;$/;"	n
cpu_jtag_debug_module_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_any_continuerequest;$/;"	n
cpu_jtag_debug_module_arb_addend	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_jtag_debug_module_arb_addend;$/;"	r
cpu_jtag_debug_module_arb_addend	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_jtag_debug_module_arb_addend;$/;"	r
cpu_jtag_debug_module_arb_counter_enable	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_arb_counter_enable;$/;"	n
cpu_jtag_debug_module_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_arb_counter_enable;$/;"	n
cpu_jtag_debug_module_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] cpu_jtag_debug_module_arb_share_counter;$/;"	r
cpu_jtag_debug_module_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] cpu_jtag_debug_module_arb_share_counter;$/;"	r
cpu_jtag_debug_module_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] cpu_jtag_debug_module_arb_share_counter_next_value;$/;"	n
cpu_jtag_debug_module_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] cpu_jtag_debug_module_arb_share_counter_next_value;$/;"	n
cpu_jtag_debug_module_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] cpu_jtag_debug_module_arb_share_set_values;$/;"	n
cpu_jtag_debug_module_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] cpu_jtag_debug_module_arb_share_set_values;$/;"	n
cpu_jtag_debug_module_arb_winner	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_arb_winner;$/;"	n
cpu_jtag_debug_module_arb_winner	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_arb_winner;$/;"	n
cpu_jtag_debug_module_arbitration_holdoff_internal	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_arbitration_holdoff_internal;$/;"	n
cpu_jtag_debug_module_arbitration_holdoff_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_arbitration_holdoff_internal;$/;"	n
cpu_jtag_debug_module_arbitrator	DE2_115_SOPC.v	/^module cpu_jtag_debug_module_arbitrator ($/;"	m
cpu_jtag_debug_module_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module cpu_jtag_debug_module_arbitrator ($/;"	m
cpu_jtag_debug_module_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_beginbursttransfer_internal;$/;"	n
cpu_jtag_debug_module_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_beginbursttransfer_internal;$/;"	n
cpu_jtag_debug_module_begins_xfer	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_begins_xfer;$/;"	n
cpu_jtag_debug_module_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_begins_xfer;$/;"	n
cpu_jtag_debug_module_begintransfer	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_begintransfer;$/;"	p
cpu_jtag_debug_module_begintransfer	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_begintransfer;$/;"	n
cpu_jtag_debug_module_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_begintransfer;$/;"	p
cpu_jtag_debug_module_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_begintransfer;$/;"	n
cpu_jtag_debug_module_byteenable	DE2_115_SOPC.v	/^  output  [  3: 0] cpu_jtag_debug_module_byteenable;$/;"	p
cpu_jtag_debug_module_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_jtag_debug_module_byteenable;$/;"	n
cpu_jtag_debug_module_byteenable	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] cpu_jtag_debug_module_byteenable;$/;"	p
cpu_jtag_debug_module_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_jtag_debug_module_byteenable;$/;"	n
cpu_jtag_debug_module_chipselect	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_chipselect;$/;"	p
cpu_jtag_debug_module_chipselect	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_chipselect;$/;"	n
cpu_jtag_debug_module_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_chipselect;$/;"	p
cpu_jtag_debug_module_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_chipselect;$/;"	n
cpu_jtag_debug_module_chosen_master_double_vector	DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_jtag_debug_module_chosen_master_double_vector;$/;"	n
cpu_jtag_debug_module_chosen_master_double_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] cpu_jtag_debug_module_chosen_master_double_vector;$/;"	n
cpu_jtag_debug_module_chosen_master_rot_left	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_chosen_master_rot_left;$/;"	n
cpu_jtag_debug_module_chosen_master_rot_left	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_chosen_master_rot_left;$/;"	n
cpu_jtag_debug_module_debugaccess	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_debugaccess;$/;"	p
cpu_jtag_debug_module_debugaccess	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_debugaccess;$/;"	n
cpu_jtag_debug_module_debugaccess	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_debugaccess;$/;"	p
cpu_jtag_debug_module_debugaccess	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_debugaccess;$/;"	n
cpu_jtag_debug_module_end_xfer	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_end_xfer;$/;"	n
cpu_jtag_debug_module_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_end_xfer;$/;"	n
cpu_jtag_debug_module_firsttransfer	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_firsttransfer;$/;"	n
cpu_jtag_debug_module_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_firsttransfer;$/;"	n
cpu_jtag_debug_module_grant_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_grant_vector;$/;"	n
cpu_jtag_debug_module_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_grant_vector;$/;"	n
cpu_jtag_debug_module_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_in_a_read_cycle;$/;"	n
cpu_jtag_debug_module_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_in_a_read_cycle;$/;"	n
cpu_jtag_debug_module_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_in_a_write_cycle;$/;"	n
cpu_jtag_debug_module_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_in_a_write_cycle;$/;"	n
cpu_jtag_debug_module_master_qreq_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_master_qreq_vector;$/;"	n
cpu_jtag_debug_module_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] cpu_jtag_debug_module_master_qreq_vector;$/;"	n
cpu_jtag_debug_module_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_non_bursting_master_requests;$/;"	n
cpu_jtag_debug_module_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_non_bursting_master_requests;$/;"	n
cpu_jtag_debug_module_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_jtag_debug_module_readdata;$/;"	p
cpu_jtag_debug_module_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_readdata;$/;"	n
cpu_jtag_debug_module_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_jtag_debug_module_readdata;$/;"	p
cpu_jtag_debug_module_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_readdata;$/;"	n
cpu_jtag_debug_module_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	p
cpu_jtag_debug_module_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	p
cpu_jtag_debug_module_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	n
cpu_jtag_debug_module_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	p
cpu_jtag_debug_module_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	p
cpu_jtag_debug_module_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_readdata_from_sa;$/;"	n
cpu_jtag_debug_module_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              cpu_jtag_debug_module_reg_firsttransfer;$/;"	r
cpu_jtag_debug_module_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_jtag_debug_module_reg_firsttransfer;$/;"	r
cpu_jtag_debug_module_reset_n	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_reset_n;$/;"	p
cpu_jtag_debug_module_reset_n	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_reset_n;$/;"	n
cpu_jtag_debug_module_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_reset_n;$/;"	p
cpu_jtag_debug_module_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_reset_n;$/;"	n
cpu_jtag_debug_module_resetrequest	DE2_115_SOPC.v	/^  input            cpu_jtag_debug_module_resetrequest;$/;"	p
cpu_jtag_debug_module_resetrequest	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_resetrequest;$/;"	n
cpu_jtag_debug_module_resetrequest	verilog_copies/DE2_115_SOPC.v	/^  input            cpu_jtag_debug_module_resetrequest;$/;"	p
cpu_jtag_debug_module_resetrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_resetrequest;$/;"	n
cpu_jtag_debug_module_resetrequest_from_sa	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_resetrequest_from_sa;$/;"	p
cpu_jtag_debug_module_resetrequest_from_sa	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_resetrequest_from_sa;$/;"	n
cpu_jtag_debug_module_resetrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_resetrequest_from_sa;$/;"	p
cpu_jtag_debug_module_resetrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_resetrequest_from_sa;$/;"	n
cpu_jtag_debug_module_saved_chosen_master_vector	DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_jtag_debug_module_saved_chosen_master_vector;$/;"	r
cpu_jtag_debug_module_saved_chosen_master_vector	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] cpu_jtag_debug_module_saved_chosen_master_vector;$/;"	r
cpu_jtag_debug_module_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              cpu_jtag_debug_module_slavearbiterlockenable;$/;"	r
cpu_jtag_debug_module_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              cpu_jtag_debug_module_slavearbiterlockenable;$/;"	r
cpu_jtag_debug_module_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_slavearbiterlockenable2;$/;"	n
cpu_jtag_debug_module_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_slavearbiterlockenable2;$/;"	n
cpu_jtag_debug_module_sysclk	cpu_jtag_debug_module_sysclk.v	/^module cpu_jtag_debug_module_sysclk ($/;"	m
cpu_jtag_debug_module_sysclk	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^module cpu_jtag_debug_module_sysclk ($/;"	m
cpu_jtag_debug_module_tck	cpu_jtag_debug_module_tck.v	/^module cpu_jtag_debug_module_tck ($/;"	m
cpu_jtag_debug_module_tck	verilog_copies/cpu_jtag_debug_module_tck.v	/^module cpu_jtag_debug_module_tck ($/;"	m
cpu_jtag_debug_module_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_unreg_firsttransfer;$/;"	n
cpu_jtag_debug_module_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_unreg_firsttransfer;$/;"	n
cpu_jtag_debug_module_waits_for_read	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_waits_for_read;$/;"	n
cpu_jtag_debug_module_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_waits_for_read;$/;"	n
cpu_jtag_debug_module_waits_for_write	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_waits_for_write;$/;"	n
cpu_jtag_debug_module_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_waits_for_write;$/;"	n
cpu_jtag_debug_module_wrapper	cpu_jtag_debug_module_wrapper.v	/^module cpu_jtag_debug_module_wrapper ($/;"	m
cpu_jtag_debug_module_wrapper	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^module cpu_jtag_debug_module_wrapper ($/;"	m
cpu_jtag_debug_module_write	DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_write;$/;"	p
cpu_jtag_debug_module_write	DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_write;$/;"	n
cpu_jtag_debug_module_write	verilog_copies/DE2_115_SOPC.v	/^  output           cpu_jtag_debug_module_write;$/;"	p
cpu_jtag_debug_module_write	verilog_copies/DE2_115_SOPC.v	/^  wire             cpu_jtag_debug_module_write;$/;"	n
cpu_jtag_debug_module_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_jtag_debug_module_writedata;$/;"	p
cpu_jtag_debug_module_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_writedata;$/;"	n
cpu_jtag_debug_module_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] cpu_jtag_debug_module_writedata;$/;"	p
cpu_jtag_debug_module_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] cpu_jtag_debug_module_writedata;$/;"	n
cpu_mult_cell	cpu_mult_cell.v	/^module cpu_mult_cell ($/;"	m
cpu_mult_cell	verilog_copies/cpu_mult_cell.v	/^module cpu_mult_cell ($/;"	m
cpu_oci_test_bench	cpu_oci_test_bench.v	/^module cpu_oci_test_bench ($/;"	m
cpu_oci_test_bench	verilog_copies/cpu_oci_test_bench.v	/^module cpu_oci_test_bench ($/;"	m
cpu_test_bench	cpu_test_bench.v	/^module cpu_test_bench ($/;"	m
cpu_test_bench	verilog_copies/cpu_test_bench.v	/^module cpu_test_bench ($/;"	m
cs_n	sdram.v	/^  wire             cs_n;$/;"	n
cs_n	sdram_test_component.v	/^  wire             cs_n;$/;"	n
cs_n	verilog_copies/sdram.v	/^  wire             cs_n;$/;"	n
cs_n	verilog_copies/sdram_test_component.v	/^  wire             cs_n;$/;"	n
csn_decode	sdram.v	/^  wire             csn_decode;$/;"	n
csn_decode	verilog_copies/sdram.v	/^  wire             csn_decode;$/;"	n
csn_match	sdram.v	/^  wire             csn_match;$/;"	n
csn_match	verilog_copies/sdram.v	/^  wire             csn_match;$/;"	n
cts_edge	rs232.v	/^  wire             cts_edge;$/;"	n
cts_edge	verilog_copies/rs232.v	/^  wire             cts_edge;$/;"	n
cts_n	rs232.v	/^  input            cts_n;$/;"	p
cts_n	verilog_copies/rs232.v	/^  input            cts_n;$/;"	p
cts_n_to_the_rs232	DE2_115_SOPC.v	/^  input            cts_n_to_the_rs232;$/;"	p
cts_n_to_the_rs232	DE2_115_SOPC.v	/^  wire             cts_n_to_the_rs232;$/;"	n
cts_n_to_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  input            cts_n_to_the_rs232;$/;"	p
cts_n_to_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  wire             cts_n_to_the_rs232;$/;"	n
cts_status_bit	rs232.v	/^  reg              cts_status_bit;$/;"	r
cts_status_bit	verilog_copies/rs232.v	/^  reg              cts_status_bit;$/;"	r
d	altpll.v	/^	input   [0:0]  d;$/;"	p
d	pll.v	/^	input   [0:0]  d;$/;"	p
d	verilog_copies/altpll.v	/^	input   [0:0]  d;$/;"	p
d	verilog_copies/pll.v	/^	input   [0:0]  d;$/;"	p
d1_DE2_115_SOPC_clock_0_in_end_xfer	DE2_115_SOPC.v	/^  input            d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	p
d1_DE2_115_SOPC_clock_0_in_end_xfer	DE2_115_SOPC.v	/^  output           d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	p
d1_DE2_115_SOPC_clock_0_in_end_xfer	DE2_115_SOPC.v	/^  reg              d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	r
d1_DE2_115_SOPC_clock_0_in_end_xfer	DE2_115_SOPC.v	/^  wire             d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	n
d1_DE2_115_SOPC_clock_0_in_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	p
d1_DE2_115_SOPC_clock_0_in_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	p
d1_DE2_115_SOPC_clock_0_in_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	r
d1_DE2_115_SOPC_clock_0_in_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_DE2_115_SOPC_clock_0_in_end_xfer;$/;"	n
d1_audio_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_audio_avalon_slave_end_xfer;$/;"	p
d1_audio_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_audio_avalon_slave_end_xfer;$/;"	p
d1_audio_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_audio_avalon_slave_end_xfer;$/;"	r
d1_audio_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_audio_avalon_slave_end_xfer;$/;"	n
d1_audio_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_audio_avalon_slave_end_xfer;$/;"	p
d1_audio_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_audio_avalon_slave_end_xfer;$/;"	p
d1_audio_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_audio_avalon_slave_end_xfer;$/;"	r
d1_audio_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_audio_avalon_slave_end_xfer;$/;"	n
d1_clock_crossing_io_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_clock_crossing_io_s1_end_xfer;$/;"	p
d1_clock_crossing_io_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_clock_crossing_io_s1_end_xfer;$/;"	p
d1_clock_crossing_io_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_clock_crossing_io_s1_end_xfer;$/;"	r
d1_clock_crossing_io_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_clock_crossing_io_s1_end_xfer;$/;"	n
d1_clock_crossing_io_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_clock_crossing_io_s1_end_xfer;$/;"	p
d1_clock_crossing_io_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_clock_crossing_io_s1_end_xfer;$/;"	p
d1_clock_crossing_io_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_clock_crossing_io_s1_end_xfer;$/;"	r
d1_clock_crossing_io_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_clock_crossing_io_s1_end_xfer;$/;"	n
d1_cpu_jtag_debug_module_end_xfer	DE2_115_SOPC.v	/^  input            d1_cpu_jtag_debug_module_end_xfer;$/;"	p
d1_cpu_jtag_debug_module_end_xfer	DE2_115_SOPC.v	/^  output           d1_cpu_jtag_debug_module_end_xfer;$/;"	p
d1_cpu_jtag_debug_module_end_xfer	DE2_115_SOPC.v	/^  reg              d1_cpu_jtag_debug_module_end_xfer;$/;"	r
d1_cpu_jtag_debug_module_end_xfer	DE2_115_SOPC.v	/^  wire             d1_cpu_jtag_debug_module_end_xfer;$/;"	n
d1_cpu_jtag_debug_module_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_cpu_jtag_debug_module_end_xfer;$/;"	p
d1_cpu_jtag_debug_module_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_cpu_jtag_debug_module_end_xfer;$/;"	p
d1_cpu_jtag_debug_module_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_cpu_jtag_debug_module_end_xfer;$/;"	r
d1_cpu_jtag_debug_module_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_cpu_jtag_debug_module_end_xfer;$/;"	n
d1_data_in	key.v	/^  reg     [  3: 0] d1_data_in;$/;"	r
d1_data_in	sw.v	/^  reg     [ 17: 0] d1_data_in;$/;"	r
d1_data_in	verilog_copies/key.v	/^  reg     [  3: 0] d1_data_in;$/;"	r
d1_data_in	verilog_copies/sw.v	/^  reg     [ 17: 0] d1_data_in;$/;"	r
d1_eep_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_eep_i2c_scl_s1_end_xfer;$/;"	p
d1_eep_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_eep_i2c_scl_s1_end_xfer;$/;"	p
d1_eep_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_eep_i2c_scl_s1_end_xfer;$/;"	r
d1_eep_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_eep_i2c_scl_s1_end_xfer;$/;"	n
d1_eep_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_eep_i2c_scl_s1_end_xfer;$/;"	p
d1_eep_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_eep_i2c_scl_s1_end_xfer;$/;"	p
d1_eep_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_eep_i2c_scl_s1_end_xfer;$/;"	r
d1_eep_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_eep_i2c_scl_s1_end_xfer;$/;"	n
d1_eep_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_eep_i2c_sda_s1_end_xfer;$/;"	p
d1_eep_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_eep_i2c_sda_s1_end_xfer;$/;"	p
d1_eep_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_eep_i2c_sda_s1_end_xfer;$/;"	r
d1_eep_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_eep_i2c_sda_s1_end_xfer;$/;"	n
d1_eep_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_eep_i2c_sda_s1_end_xfer;$/;"	p
d1_eep_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_eep_i2c_sda_s1_end_xfer;$/;"	p
d1_eep_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_eep_i2c_sda_s1_end_xfer;$/;"	r
d1_eep_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_eep_i2c_sda_s1_end_xfer;$/;"	n
d1_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_i2c_scl_s1_end_xfer;$/;"	p
d1_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_i2c_scl_s1_end_xfer;$/;"	p
d1_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_i2c_scl_s1_end_xfer;$/;"	r
d1_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_i2c_scl_s1_end_xfer;$/;"	n
d1_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_i2c_scl_s1_end_xfer;$/;"	p
d1_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_i2c_scl_s1_end_xfer;$/;"	p
d1_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_i2c_scl_s1_end_xfer;$/;"	r
d1_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_i2c_scl_s1_end_xfer;$/;"	n
d1_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_i2c_sda_s1_end_xfer;$/;"	p
d1_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_i2c_sda_s1_end_xfer;$/;"	p
d1_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_i2c_sda_s1_end_xfer;$/;"	r
d1_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_i2c_sda_s1_end_xfer;$/;"	n
d1_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_i2c_sda_s1_end_xfer;$/;"	p
d1_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_i2c_sda_s1_end_xfer;$/;"	p
d1_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_i2c_sda_s1_end_xfer;$/;"	r
d1_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_i2c_sda_s1_end_xfer;$/;"	n
d1_in_a_write_cycle	DE2_115_SOPC.v	/^  reg              d1_in_a_write_cycle \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
d1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_in_a_write_cycle \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
d1_ir_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_ir_s1_end_xfer;$/;"	p
d1_ir_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_ir_s1_end_xfer;$/;"	p
d1_ir_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_ir_s1_end_xfer;$/;"	r
d1_ir_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_ir_s1_end_xfer;$/;"	n
d1_ir_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_ir_s1_end_xfer;$/;"	p
d1_ir_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_ir_s1_end_xfer;$/;"	p
d1_ir_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_ir_s1_end_xfer;$/;"	r
d1_ir_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_ir_s1_end_xfer;$/;"	n
d1_jtag_uart_avalon_jtag_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	p
d1_jtag_uart_avalon_jtag_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	p
d1_jtag_uart_avalon_jtag_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	r
d1_jtag_uart_avalon_jtag_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	n
d1_jtag_uart_avalon_jtag_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	p
d1_jtag_uart_avalon_jtag_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	p
d1_jtag_uart_avalon_jtag_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	r
d1_jtag_uart_avalon_jtag_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_jtag_uart_avalon_jtag_slave_end_xfer;$/;"	n
d1_key_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_key_s1_end_xfer;$/;"	p
d1_key_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_key_s1_end_xfer;$/;"	p
d1_key_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_key_s1_end_xfer;$/;"	r
d1_key_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_key_s1_end_xfer;$/;"	n
d1_key_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_key_s1_end_xfer;$/;"	p
d1_key_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_key_s1_end_xfer;$/;"	p
d1_key_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_key_s1_end_xfer;$/;"	r
d1_key_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_key_s1_end_xfer;$/;"	n
d1_lcd_control_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_lcd_control_slave_end_xfer;$/;"	p
d1_lcd_control_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_lcd_control_slave_end_xfer;$/;"	p
d1_lcd_control_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_lcd_control_slave_end_xfer;$/;"	r
d1_lcd_control_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_lcd_control_slave_end_xfer;$/;"	n
d1_lcd_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_lcd_control_slave_end_xfer;$/;"	p
d1_lcd_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_lcd_control_slave_end_xfer;$/;"	p
d1_lcd_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_lcd_control_slave_end_xfer;$/;"	r
d1_lcd_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_lcd_control_slave_end_xfer;$/;"	n
d1_ledg_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_ledg_s1_end_xfer;$/;"	p
d1_ledg_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_ledg_s1_end_xfer;$/;"	p
d1_ledg_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_ledg_s1_end_xfer;$/;"	r
d1_ledg_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_ledg_s1_end_xfer;$/;"	n
d1_ledg_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_ledg_s1_end_xfer;$/;"	p
d1_ledg_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_ledg_s1_end_xfer;$/;"	p
d1_ledg_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_ledg_s1_end_xfer;$/;"	r
d1_ledg_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_ledg_s1_end_xfer;$/;"	n
d1_ledr_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_ledr_s1_end_xfer;$/;"	p
d1_ledr_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_ledr_s1_end_xfer;$/;"	p
d1_ledr_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_ledr_s1_end_xfer;$/;"	r
d1_ledr_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_ledr_s1_end_xfer;$/;"	n
d1_ledr_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_ledr_s1_end_xfer;$/;"	p
d1_ledr_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_ledr_s1_end_xfer;$/;"	p
d1_ledr_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_ledr_s1_end_xfer;$/;"	r
d1_ledr_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_ledr_s1_end_xfer;$/;"	n
d1_onchip_memory2_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_onchip_memory2_s1_end_xfer;$/;"	p
d1_onchip_memory2_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_onchip_memory2_s1_end_xfer;$/;"	p
d1_onchip_memory2_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_onchip_memory2_s1_end_xfer;$/;"	r
d1_onchip_memory2_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_onchip_memory2_s1_end_xfer;$/;"	n
d1_onchip_memory2_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_onchip_memory2_s1_end_xfer;$/;"	p
d1_onchip_memory2_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_onchip_memory2_s1_end_xfer;$/;"	p
d1_onchip_memory2_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_onchip_memory2_s1_end_xfer;$/;"	r
d1_onchip_memory2_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_onchip_memory2_s1_end_xfer;$/;"	n
d1_outgoing_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  reg     [  7: 0] d1_outgoing_tri_state_bridge_flash_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
d1_outgoing_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] d1_outgoing_tri_state_bridge_flash_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
d1_pll_pll_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_pll_pll_slave_end_xfer;$/;"	p
d1_pll_pll_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_pll_pll_slave_end_xfer;$/;"	p
d1_pll_pll_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_pll_pll_slave_end_xfer;$/;"	r
d1_pll_pll_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_pll_pll_slave_end_xfer;$/;"	n
d1_pll_pll_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_pll_pll_slave_end_xfer;$/;"	p
d1_pll_pll_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_pll_pll_slave_end_xfer;$/;"	p
d1_pll_pll_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_pll_pll_slave_end_xfer;$/;"	r
d1_pll_pll_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_pll_pll_slave_end_xfer;$/;"	n
d1_pre	jtag_uart.v	/^  reg              d1_pre;$/;"	r
d1_pre	rs232.v	/^  reg              d1_pre;$/;"	r
d1_pre	verilog_copies/jtag_uart.v	/^  reg              d1_pre;$/;"	r
d1_pre	verilog_copies/rs232.v	/^  reg              d1_pre;$/;"	r
d1_reasons_to_wait	DE2_115_SOPC.v	/^  reg              d1_reasons_to_wait;$/;"	r
d1_reasons_to_wait	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_reasons_to_wait;$/;"	r
d1_rs232_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_rs232_s1_end_xfer;$/;"	p
d1_rs232_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_rs232_s1_end_xfer;$/;"	p
d1_rs232_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_rs232_s1_end_xfer;$/;"	r
d1_rs232_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_rs232_s1_end_xfer;$/;"	n
d1_rs232_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_rs232_s1_end_xfer;$/;"	p
d1_rs232_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_rs232_s1_end_xfer;$/;"	p
d1_rs232_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_rs232_s1_end_xfer;$/;"	r
d1_rs232_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_rs232_s1_end_xfer;$/;"	n
d1_rx_char_ready	rs232.v	/^  reg              d1_rx_char_ready;$/;"	r
d1_rx_char_ready	verilog_copies/rs232.v	/^  reg              d1_rx_char_ready;$/;"	r
d1_sd_clk_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sd_clk_s1_end_xfer;$/;"	p
d1_sd_clk_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sd_clk_s1_end_xfer;$/;"	p
d1_sd_clk_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sd_clk_s1_end_xfer;$/;"	r
d1_sd_clk_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sd_clk_s1_end_xfer;$/;"	n
d1_sd_clk_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sd_clk_s1_end_xfer;$/;"	p
d1_sd_clk_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sd_clk_s1_end_xfer;$/;"	p
d1_sd_clk_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sd_clk_s1_end_xfer;$/;"	r
d1_sd_clk_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sd_clk_s1_end_xfer;$/;"	n
d1_sd_cmd_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sd_cmd_s1_end_xfer;$/;"	p
d1_sd_cmd_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sd_cmd_s1_end_xfer;$/;"	p
d1_sd_cmd_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sd_cmd_s1_end_xfer;$/;"	r
d1_sd_cmd_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sd_cmd_s1_end_xfer;$/;"	n
d1_sd_cmd_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sd_cmd_s1_end_xfer;$/;"	p
d1_sd_cmd_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sd_cmd_s1_end_xfer;$/;"	p
d1_sd_cmd_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sd_cmd_s1_end_xfer;$/;"	r
d1_sd_cmd_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sd_cmd_s1_end_xfer;$/;"	n
d1_sd_dat_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sd_dat_s1_end_xfer;$/;"	p
d1_sd_dat_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sd_dat_s1_end_xfer;$/;"	p
d1_sd_dat_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sd_dat_s1_end_xfer;$/;"	r
d1_sd_dat_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sd_dat_s1_end_xfer;$/;"	n
d1_sd_dat_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sd_dat_s1_end_xfer;$/;"	p
d1_sd_dat_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sd_dat_s1_end_xfer;$/;"	p
d1_sd_dat_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sd_dat_s1_end_xfer;$/;"	r
d1_sd_dat_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sd_dat_s1_end_xfer;$/;"	n
d1_sd_wp_n_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sd_wp_n_s1_end_xfer;$/;"	p
d1_sd_wp_n_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sd_wp_n_s1_end_xfer;$/;"	p
d1_sd_wp_n_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sd_wp_n_s1_end_xfer;$/;"	r
d1_sd_wp_n_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sd_wp_n_s1_end_xfer;$/;"	n
d1_sd_wp_n_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sd_wp_n_s1_end_xfer;$/;"	p
d1_sd_wp_n_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sd_wp_n_s1_end_xfer;$/;"	p
d1_sd_wp_n_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sd_wp_n_s1_end_xfer;$/;"	r
d1_sd_wp_n_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sd_wp_n_s1_end_xfer;$/;"	n
d1_sdram_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sdram_s1_end_xfer;$/;"	p
d1_sdram_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sdram_s1_end_xfer;$/;"	p
d1_sdram_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sdram_s1_end_xfer;$/;"	r
d1_sdram_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sdram_s1_end_xfer;$/;"	n
d1_sdram_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sdram_s1_end_xfer;$/;"	p
d1_sdram_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sdram_s1_end_xfer;$/;"	p
d1_sdram_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sdram_s1_end_xfer;$/;"	r
d1_sdram_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sdram_s1_end_xfer;$/;"	n
d1_seg7_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_seg7_avalon_slave_end_xfer;$/;"	p
d1_seg7_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_seg7_avalon_slave_end_xfer;$/;"	p
d1_seg7_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_seg7_avalon_slave_end_xfer;$/;"	r
d1_seg7_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_seg7_avalon_slave_end_xfer;$/;"	n
d1_seg7_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_seg7_avalon_slave_end_xfer;$/;"	p
d1_seg7_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_seg7_avalon_slave_end_xfer;$/;"	p
d1_seg7_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_seg7_avalon_slave_end_xfer;$/;"	r
d1_seg7_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_seg7_avalon_slave_end_xfer;$/;"	n
d1_sma_in_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sma_in_s1_end_xfer;$/;"	p
d1_sma_in_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sma_in_s1_end_xfer;$/;"	p
d1_sma_in_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sma_in_s1_end_xfer;$/;"	r
d1_sma_in_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sma_in_s1_end_xfer;$/;"	n
d1_sma_in_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sma_in_s1_end_xfer;$/;"	p
d1_sma_in_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sma_in_s1_end_xfer;$/;"	p
d1_sma_in_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sma_in_s1_end_xfer;$/;"	r
d1_sma_in_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sma_in_s1_end_xfer;$/;"	n
d1_sma_out_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sma_out_s1_end_xfer;$/;"	p
d1_sma_out_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sma_out_s1_end_xfer;$/;"	p
d1_sma_out_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sma_out_s1_end_xfer;$/;"	r
d1_sma_out_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sma_out_s1_end_xfer;$/;"	n
d1_sma_out_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sma_out_s1_end_xfer;$/;"	p
d1_sma_out_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sma_out_s1_end_xfer;$/;"	p
d1_sma_out_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sma_out_s1_end_xfer;$/;"	r
d1_sma_out_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sma_out_s1_end_xfer;$/;"	n
d1_sram_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_sram_avalon_slave_end_xfer;$/;"	p
d1_sram_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_sram_avalon_slave_end_xfer;$/;"	p
d1_sram_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sram_avalon_slave_end_xfer;$/;"	r
d1_sram_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sram_avalon_slave_end_xfer;$/;"	n
d1_sram_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sram_avalon_slave_end_xfer;$/;"	p
d1_sram_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sram_avalon_slave_end_xfer;$/;"	p
d1_sram_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sram_avalon_slave_end_xfer;$/;"	r
d1_sram_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sram_avalon_slave_end_xfer;$/;"	n
d1_stim_data	rs232.v	/^  reg     [  7: 0] d1_stim_data;$/;"	r
d1_stim_data	verilog_copies/rs232.v	/^  reg     [  7: 0] d1_stim_data;$/;"	r
d1_sw_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_sw_s1_end_xfer;$/;"	p
d1_sw_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_sw_s1_end_xfer;$/;"	p
d1_sw_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sw_s1_end_xfer;$/;"	r
d1_sw_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sw_s1_end_xfer;$/;"	n
d1_sw_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sw_s1_end_xfer;$/;"	p
d1_sw_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sw_s1_end_xfer;$/;"	p
d1_sw_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sw_s1_end_xfer;$/;"	r
d1_sw_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sw_s1_end_xfer;$/;"	n
d1_sysid_control_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_sysid_control_slave_end_xfer;$/;"	p
d1_sysid_control_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_sysid_control_slave_end_xfer;$/;"	p
d1_sysid_control_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_sysid_control_slave_end_xfer;$/;"	r
d1_sysid_control_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_sysid_control_slave_end_xfer;$/;"	n
d1_sysid_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_sysid_control_slave_end_xfer;$/;"	p
d1_sysid_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_sysid_control_slave_end_xfer;$/;"	p
d1_sysid_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_sysid_control_slave_end_xfer;$/;"	r
d1_sysid_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_sysid_control_slave_end_xfer;$/;"	n
d1_timer_s1_end_xfer	DE2_115_SOPC.v	/^  input            d1_timer_s1_end_xfer;$/;"	p
d1_timer_s1_end_xfer	DE2_115_SOPC.v	/^  output           d1_timer_s1_end_xfer;$/;"	p
d1_timer_s1_end_xfer	DE2_115_SOPC.v	/^  reg              d1_timer_s1_end_xfer;$/;"	r
d1_timer_s1_end_xfer	DE2_115_SOPC.v	/^  wire             d1_timer_s1_end_xfer;$/;"	n
d1_timer_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_timer_s1_end_xfer;$/;"	p
d1_timer_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_timer_s1_end_xfer;$/;"	p
d1_timer_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_timer_s1_end_xfer;$/;"	r
d1_timer_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_timer_s1_end_xfer;$/;"	n
d1_tri_state_bridge_flash_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  input            d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	p
d1_tri_state_bridge_flash_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  output           d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	p
d1_tri_state_bridge_flash_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  reg              d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	r
d1_tri_state_bridge_flash_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	n
d1_tri_state_bridge_flash_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	p
d1_tri_state_bridge_flash_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	p
d1_tri_state_bridge_flash_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	r
d1_tri_state_bridge_flash_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	n
d1_tx_ready	rs232.v	/^  reg              d1_tx_ready;$/;"	r
d1_tx_ready	verilog_copies/rs232.v	/^  reg              d1_tx_ready;$/;"	r
d1_usb_dc_end_xfer	DE2_115_SOPC.v	/^  input            d1_usb_dc_end_xfer;$/;"	p
d1_usb_dc_end_xfer	DE2_115_SOPC.v	/^  output           d1_usb_dc_end_xfer;$/;"	p
d1_usb_dc_end_xfer	DE2_115_SOPC.v	/^  reg              d1_usb_dc_end_xfer;$/;"	r
d1_usb_dc_end_xfer	DE2_115_SOPC.v	/^  wire             d1_usb_dc_end_xfer;$/;"	n
d1_usb_dc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_usb_dc_end_xfer;$/;"	p
d1_usb_dc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_usb_dc_end_xfer;$/;"	p
d1_usb_dc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_usb_dc_end_xfer;$/;"	r
d1_usb_dc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_usb_dc_end_xfer;$/;"	n
d1_usb_hc_end_xfer	DE2_115_SOPC.v	/^  input            d1_usb_hc_end_xfer;$/;"	p
d1_usb_hc_end_xfer	DE2_115_SOPC.v	/^  output           d1_usb_hc_end_xfer;$/;"	p
d1_usb_hc_end_xfer	DE2_115_SOPC.v	/^  reg              d1_usb_hc_end_xfer;$/;"	r
d1_usb_hc_end_xfer	DE2_115_SOPC.v	/^  wire             d1_usb_hc_end_xfer;$/;"	n
d1_usb_hc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  input            d1_usb_hc_end_xfer;$/;"	p
d1_usb_hc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  output           d1_usb_hc_end_xfer;$/;"	p
d1_usb_hc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  reg              d1_usb_hc_end_xfer;$/;"	r
d1_usb_hc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             d1_usb_hc_end_xfer;$/;"	n
d2_data_in	key.v	/^  reg     [  3: 0] d2_data_in;$/;"	r
d2_data_in	sw.v	/^  reg     [ 17: 0] d2_data_in;$/;"	r
d2_data_in	verilog_copies/key.v	/^  reg     [  3: 0] d2_data_in;$/;"	r
d2_data_in	verilog_copies/sw.v	/^  reg     [ 17: 0] d2_data_in;$/;"	r
d2_pre	jtag_uart.v	/^  reg              d2_pre;$/;"	r
d2_pre	rs232.v	/^  reg              d2_pre;$/;"	r
d2_pre	verilog_copies/jtag_uart.v	/^  reg              d2_pre;$/;"	r
d2_pre	verilog_copies/rs232.v	/^  reg              d2_pre;$/;"	r
d3_pre	jtag_uart.v	/^  reg              d3_pre;$/;"	r
d3_pre	rs232.v	/^  reg              d3_pre;$/;"	r
d3_pre	verilog_copies/jtag_uart.v	/^  reg              d3_pre;$/;"	r
d3_pre	verilog_copies/rs232.v	/^  reg              d3_pre;$/;"	r
d4_pre	jtag_uart.v	/^  reg              d4_pre;$/;"	r
d4_pre	rs232.v	/^  reg              d4_pre;$/;"	r
d4_pre	verilog_copies/jtag_uart.v	/^  reg              d4_pre;$/;"	r
d4_pre	verilog_copies/rs232.v	/^  reg              d4_pre;$/;"	r
d5_pre	jtag_uart.v	/^  reg              d5_pre;$/;"	r
d5_pre	rs232.v	/^  reg              d5_pre;$/;"	r
d5_pre	verilog_copies/jtag_uart.v	/^  reg              d5_pre;$/;"	r
d5_pre	verilog_copies/rs232.v	/^  reg              d5_pre;$/;"	r
d6_pre	jtag_uart.v	/^  reg              d6_pre;$/;"	r
d6_pre	rs232.v	/^  reg              d6_pre;$/;"	r
d6_pre	verilog_copies/jtag_uart.v	/^  reg              d6_pre;$/;"	r
d6_pre	verilog_copies/rs232.v	/^  reg              d6_pre;$/;"	r
d7_pre	jtag_uart.v	/^  reg              d7_pre;$/;"	r
d7_pre	rs232.v	/^  reg              d7_pre;$/;"	r
d7_pre	verilog_copies/jtag_uart.v	/^  reg              d7_pre;$/;"	r
d7_pre	verilog_copies/rs232.v	/^  reg              d7_pre;$/;"	r
d8_pre	jtag_uart.v	/^  reg              d8_pre;$/;"	r
d8_pre	rs232.v	/^  reg              d8_pre;$/;"	r
d8_pre	verilog_copies/jtag_uart.v	/^  reg              d8_pre;$/;"	r
d8_pre	verilog_copies/rs232.v	/^  reg              d8_pre;$/;"	r
d9_pre	jtag_uart.v	/^  reg              d9_pre;$/;"	r
d9_pre	rs232.v	/^  reg              d9_pre;$/;"	r
d9_pre	verilog_copies/jtag_uart.v	/^  reg              d9_pre;$/;"	r
d9_pre	verilog_copies/rs232.v	/^  reg              d9_pre;$/;"	r
d_address	cpu_test_bench.v	/^  input   [ 27: 0] d_address;$/;"	p
d_address	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] d_address;$/;"	p
d_byteenable	cpu_test_bench.v	/^  input   [  3: 0] d_byteenable;$/;"	p
d_byteenable	verilog_copies/cpu_test_bench.v	/^  input   [  3: 0] d_byteenable;$/;"	p
d_read	cpu_test_bench.v	/^  input            d_read;$/;"	p
d_read	verilog_copies/cpu_test_bench.v	/^  input            d_read;$/;"	p
d_write	cpu_test_bench.v	/^  input            d_write;$/;"	p
d_write	verilog_copies/cpu_test_bench.v	/^  input            d_write;$/;"	p
dac_is_left	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg							dac_is_left;$/;"	r
dacdat	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^output						dacdat;$/;"	p
dacfifo_empty	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^wire						dacfifo_empty;$/;"	n
dacfifo_full	ip/TERASIC_AUDIO/AUDIO_IF.v	/^wire							dacfifo_full;$/;"	n
dacfifo_read	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^wire 						dacfifo_read;$/;"	n
dacfifo_readdata	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^wire	[(DATA_WIDTH-1):0]	dacfifo_readdata;$/;"	n
dacfifo_write	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg 							dacfifo_write;$/;"	r
dacfifo_writedata	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg 	[31:0]					dacfifo_writedata;$/;"	r
daclrc	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						daclrc;$/;"	p
data	DE2_115_SOPC.v	/^  inout   [  7: 0] data;$/;"	p
data	DE2_115_SOPC.v	/^  input   [  7: 0] data;$/;"	p
data	DE2_115_SOPC.v	/^  wire    [  7: 0] data;$/;"	n
data	clock_crossing_io.v	/^  input   [ 32: 0] data;$/;"	p
data	clock_crossing_io.v	/^  input   [ 51: 0] data;$/;"	p
data	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	[31:0]  data;$/;"	p
data	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	[31:0]  data;$/;"	p
data	jtag_uart.v	/^  input   [  7: 0] data;$/;"	p
data	rs232.v	/^  input   [  7: 0] data;$/;"	p
data	sdram_test_component.v	/^  input   [ 31: 0] data;$/;"	p
data	verilog_copies/DE2_115_SOPC.v	/^  inout   [  7: 0] data;$/;"	p
data	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] data;$/;"	p
data	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] data;$/;"	n
data	verilog_copies/clock_crossing_io.v	/^  input   [ 32: 0] data;$/;"	p
data	verilog_copies/clock_crossing_io.v	/^  input   [ 51: 0] data;$/;"	p
data	verilog_copies/jtag_uart.v	/^  input   [  7: 0] data;$/;"	p
data	verilog_copies/rs232.v	/^  input   [  7: 0] data;$/;"	p
data	verilog_copies/sdram_test_component.v	/^  input   [ 31: 0] data;$/;"	p
data32_from_adcfifo	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg		[31:0]					data32_from_adcfifo;$/;"	r
data32_from_adcfifo_2	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg		[31:0]					data32_from_adcfifo_2;$/;"	r
dataBuffer	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 UCHAR            dataBuffer[MAX_CONTROLDATA_SIZE];$/;"	m	struct:_CONTROL_XFER
data_0	DE2_115_SOPC.v	/^  wire    [  7: 0] data_0;$/;"	n
data_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] data_0;$/;"	n
data_dir	eep_i2c_sda.v	/^  reg              data_dir;$/;"	r
data_dir	i2c_sda.v	/^  reg              data_dir;$/;"	r
data_dir	sd_cmd.v	/^  reg              data_dir;$/;"	r
data_dir	sd_dat.v	/^  reg     [  3: 0] data_dir;$/;"	r
data_dir	verilog_copies/eep_i2c_sda.v	/^  reg              data_dir;$/;"	r
data_dir	verilog_copies/i2c_sda.v	/^  reg              data_dir;$/;"	r
data_dir	verilog_copies/sd_cmd.v	/^  reg              data_dir;$/;"	r
data_dir	verilog_copies/sd_dat.v	/^  reg     [  3: 0] data_dir;$/;"	r
data_in	DE2_115_SOPC.v	/^  input            data_in;$/;"	p
data_in	DE2_115_SOPC_clock_0.v	/^  input            data_in;$/;"	p
data_in	eep_i2c_sda.v	/^  wire             data_in;$/;"	n
data_in	i2c_sda.v	/^  wire             data_in;$/;"	n
data_in	ir.v	/^  wire             data_in;$/;"	n
data_in	key.v	/^  wire    [  3: 0] data_in;$/;"	n
data_in	sd_cmd.v	/^  wire             data_in;$/;"	n
data_in	sd_dat.v	/^  wire    [  3: 0] data_in;$/;"	n
data_in	sd_wp_n.v	/^  wire             data_in;$/;"	n
data_in	sma_in.v	/^  wire             data_in;$/;"	n
data_in	sw.v	/^  wire    [ 17: 0] data_in;$/;"	n
data_in	verilog_copies/DE2_115_SOPC.v	/^  input            data_in;$/;"	p
data_in	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            data_in;$/;"	p
data_in	verilog_copies/eep_i2c_sda.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/i2c_sda.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/ir.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/key.v	/^  wire    [  3: 0] data_in;$/;"	n
data_in	verilog_copies/sd_cmd.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/sd_dat.v	/^  wire    [  3: 0] data_in;$/;"	n
data_in	verilog_copies/sd_wp_n.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/sma_in.v	/^  wire             data_in;$/;"	n
data_in	verilog_copies/sw.v	/^  wire    [ 17: 0] data_in;$/;"	n
data_in_d1	DE2_115_SOPC.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON ; SUPPRESS_DA_RULE_INTERNAL=R101"  *\/;$/;"	r
data_in_d1	DE2_115_SOPC.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_in_d1	DE2_115_SOPC_clock_0.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_in_d1	DE2_115_SOPC_clock_0.v	/^  reg              data_in_d1;$/;"	r
data_in_d1	verilog_copies/DE2_115_SOPC.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON ; SUPPRESS_DA_RULE_INTERNAL=R101"  *\/;$/;"	r
data_in_d1	verilog_copies/DE2_115_SOPC.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_in_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              data_in_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_in_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              data_in_d1;$/;"	r
data_out	DE2_115_SOPC.v	/^  output           data_out;$/;"	p
data_out	DE2_115_SOPC.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON ; SUPPRESS_DA_RULE_INTERNAL=R101"  *\/;$/;"	r
data_out	DE2_115_SOPC.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_out	DE2_115_SOPC.v	/^  wire             data_out;$/;"	n
data_out	DE2_115_SOPC_clock_0.v	/^  output           data_out;$/;"	p
data_out	DE2_115_SOPC_clock_0.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_out	DE2_115_SOPC_clock_0.v	/^  wire             data_out;$/;"	n
data_out	eep_i2c_scl.v	/^  reg              data_out;$/;"	r
data_out	eep_i2c_sda.v	/^  reg              data_out;$/;"	r
data_out	i2c_scl.v	/^  reg              data_out;$/;"	r
data_out	i2c_sda.v	/^  reg              data_out;$/;"	r
data_out	ledg.v	/^  reg     [  8: 0] data_out;$/;"	r
data_out	ledr.v	/^  reg     [ 17: 0] data_out;$/;"	r
data_out	sd_clk.v	/^  reg              data_out;$/;"	r
data_out	sd_cmd.v	/^  reg              data_out;$/;"	r
data_out	sd_dat.v	/^  reg     [  3: 0] data_out;$/;"	r
data_out	sma_out.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/DE2_115_SOPC.v	/^  output           data_out;$/;"	p
data_out	verilog_copies/DE2_115_SOPC.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON ; SUPPRESS_DA_RULE_INTERNAL=R101"  *\/;$/;"	r
data_out	verilog_copies/DE2_115_SOPC.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_out	verilog_copies/DE2_115_SOPC.v	/^  wire             data_out;$/;"	n
data_out	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           data_out;$/;"	p
data_out	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              data_out \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
data_out	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             data_out;$/;"	n
data_out	verilog_copies/eep_i2c_scl.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/eep_i2c_sda.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/i2c_scl.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/i2c_sda.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/ledg.v	/^  reg     [  8: 0] data_out;$/;"	r
data_out	verilog_copies/ledr.v	/^  reg     [ 17: 0] data_out;$/;"	r
data_out	verilog_copies/sd_clk.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/sd_cmd.v	/^  reg              data_out;$/;"	r
data_out	verilog_copies/sd_dat.v	/^  reg     [  3: 0] data_out;$/;"	r
data_out	verilog_copies/sma_out.v	/^  reg              data_out;$/;"	r
data_to_dac	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg		[(DATA_WIDTH-1):0]	data_to_dac;		$/;"	r
dataavailable	jtag_uart.v	/^  output           dataavailable;$/;"	p
dataavailable	jtag_uart.v	/^  reg              dataavailable;$/;"	r
dataavailable	rs232.v	/^  output           dataavailable;$/;"	p
dataavailable	rs232.v	/^  wire             dataavailable;$/;"	n
dataavailable	verilog_copies/jtag_uart.v	/^  output           dataavailable;$/;"	p
dataavailable	verilog_copies/jtag_uart.v	/^  reg              dataavailable;$/;"	r
dataavailable	verilog_copies/rs232.v	/^  output           dataavailable;$/;"	p
dataavailable	verilog_copies/rs232.v	/^  wire             dataavailable;$/;"	n
dbg	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR      dbg                 : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
dbrk_hit0_latch	cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit0_latch;$/;"	p
dbrk_hit0_latch	cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit0_latch;$/;"	p
dbrk_hit0_latch	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit0_latch;$/;"	p
dbrk_hit0_latch	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit0_latch;$/;"	p
dbrk_hit1_latch	cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit1_latch;$/;"	p
dbrk_hit1_latch	cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit1_latch;$/;"	p
dbrk_hit1_latch	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit1_latch;$/;"	p
dbrk_hit1_latch	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit1_latch;$/;"	p
dbrk_hit2_latch	cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit2_latch;$/;"	p
dbrk_hit2_latch	cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit2_latch;$/;"	p
dbrk_hit2_latch	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit2_latch;$/;"	p
dbrk_hit2_latch	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit2_latch;$/;"	p
dbrk_hit3_latch	cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit3_latch;$/;"	p
dbrk_hit3_latch	cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit3_latch;$/;"	p
dbrk_hit3_latch	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            dbrk_hit3_latch;$/;"	p
dbrk_hit3_latch	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            dbrk_hit3_latch;$/;"	p
dbs_16_reg_segment_0	DE2_115_SOPC.v	/^  reg     [ 15: 0] dbs_16_reg_segment_0;$/;"	r
dbs_16_reg_segment_0	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 15: 0] dbs_16_reg_segment_0;$/;"	r
dbs_count_enable	DE2_115_SOPC.v	/^  wire             dbs_count_enable;$/;"	n
dbs_count_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             dbs_count_enable;$/;"	n
dbs_counter_overflow	DE2_115_SOPC.v	/^  wire             dbs_counter_overflow;$/;"	n
dbs_counter_overflow	verilog_copies/DE2_115_SOPC.v	/^  wire             dbs_counter_overflow;$/;"	n
dbs_latent_8_reg_segment_0	DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_0;$/;"	r
dbs_latent_8_reg_segment_0	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_0;$/;"	r
dbs_latent_8_reg_segment_1	DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_1;$/;"	r
dbs_latent_8_reg_segment_1	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_1;$/;"	r
dbs_latent_8_reg_segment_2	DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_2;$/;"	r
dbs_latent_8_reg_segment_2	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] dbs_latent_8_reg_segment_2;$/;"	r
dbs_rdv_count_enable	DE2_115_SOPC.v	/^  wire             dbs_rdv_count_enable;$/;"	n
dbs_rdv_count_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             dbs_rdv_count_enable;$/;"	n
dbs_rdv_counter_overflow	DE2_115_SOPC.v	/^  wire             dbs_rdv_counter_overflow;$/;"	n
dbs_rdv_counter_overflow	verilog_copies/DE2_115_SOPC.v	/^  wire             dbs_rdv_counter_overflow;$/;"	n
dct_buffer	cpu_oci_test_bench.v	/^  input   [ 29: 0] dct_buffer;$/;"	p
dct_buffer	verilog_copies/cpu_oci_test_bench.v	/^  input   [ 29: 0] dct_buffer;$/;"	p
dct_count	cpu_oci_test_bench.v	/^  input   [  3: 0] dct_count;$/;"	p
dct_count	verilog_copies/cpu_oci_test_bench.v	/^  input   [  3: 0] dct_count;$/;"	p
dcts_status_bit	rs232.v	/^  reg              dcts_status_bit;$/;"	r
dcts_status_bit	verilog_copies/rs232.v	/^  reg              dcts_status_bit;$/;"	r
debug_output	software/DE2_115_NIOS_DEVICE_LED/debug.c	/^void debug_output(char *pMessage){$/;"	f
debugack	cpu_jtag_debug_module_tck.v	/^  input            debugack;$/;"	p
debugack	cpu_jtag_debug_module_wrapper.v	/^  input            debugack;$/;"	p
debugack	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            debugack;$/;"	p
debugack	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            debugack;$/;"	p
debugack_sync	cpu_jtag_debug_module_tck.v	/^  wire             debugack_sync;$/;"	n
debugack_sync	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             debugack_sync;$/;"	n
delayed_unxcounter_is_zeroxx0	timer.v	/^  reg              delayed_unxcounter_is_zeroxx0;$/;"	r
delayed_unxcounter_is_zeroxx0	verilog_copies/timer.v	/^  reg              delayed_unxcounter_is_zeroxx0;$/;"	r
delayed_unxcts_status_bitxx5	rs232.v	/^  reg              delayed_unxcts_status_bitxx5;$/;"	r
delayed_unxcts_status_bitxx5	verilog_copies/rs232.v	/^  reg              delayed_unxcts_status_bitxx5;$/;"	r
delayed_unxrx_char_readyxx0	rs232.v	/^  reg              delayed_unxrx_char_readyxx0;$/;"	r
delayed_unxrx_char_readyxx0	verilog_copies/rs232.v	/^  reg              delayed_unxrx_char_readyxx0;$/;"	r
delayed_unxrx_in_processxx3	rs232.v	/^  reg              delayed_unxrx_in_processxx3;$/;"	r
delayed_unxrx_in_processxx3	verilog_copies/rs232.v	/^  reg              delayed_unxrx_in_processxx3;$/;"	r
delayed_unxsync_rxdxx1	rs232.v	/^  reg              delayed_unxsync_rxdxx1;$/;"	r
delayed_unxsync_rxdxx1	verilog_copies/rs232.v	/^  reg              delayed_unxsync_rxdxx1;$/;"	r
delayed_unxsync_rxdxx2	rs232.v	/^  reg              delayed_unxsync_rxdxx2;$/;"	r
delayed_unxsync_rxdxx2	verilog_copies/rs232.v	/^  reg              delayed_unxsync_rxdxx2;$/;"	r
delayed_unxtx_readyxx4	rs232.v	/^  reg              delayed_unxtx_readyxx4;$/;"	r
delayed_unxtx_readyxx4	verilog_copies/rs232.v	/^  reg              delayed_unxtx_readyxx4;$/;"	r
device_name	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	7;"	d
dffe4a	altpll.v	/^	reg	[0:0]	dffe4a;$/;"	r
dffe4a	pll.v	/^	reg	[0:0]	dffe4a;$/;"	r
dffe4a	verilog_copies/altpll.v	/^	reg	[0:0]	dffe4a;$/;"	r
dffe4a	verilog_copies/pll.v	/^	reg	[0:0]	dffe4a;$/;"	r
dffe5a	altpll.v	/^	reg	[0:0]	dffe5a;$/;"	r
dffe5a	pll.v	/^	reg	[0:0]	dffe5a;$/;"	r
dffe5a	verilog_copies/altpll.v	/^	reg	[0:0]	dffe5a;$/;"	r
dffe5a	verilog_copies/pll.v	/^	reg	[0:0]	dffe5a;$/;"	r
dffe6a	altpll.v	/^	reg	[0:0]	dffe6a;$/;"	r
dffe6a	pll.v	/^	reg	[0:0]	dffe6a;$/;"	r
dffe6a	verilog_copies/altpll.v	/^	reg	[0:0]	dffe6a;$/;"	r
dffe6a	verilog_copies/pll.v	/^	reg	[0:0]	dffe6a;$/;"	r
din	altpll.v	/^	input   din;$/;"	p
din	pll.v	/^	input   din;$/;"	p
din	verilog_copies/altpll.v	/^	input   din;$/;"	p
din	verilog_copies/pll.v	/^	input   din;$/;"	p
disable	software/DE2_115_NIOS_DEVICE_LED/usb_irq.c	/^void disable(void)$/;"	f
disconnect_USB	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void disconnect_USB(void)$/;"	f
divisor_constant	rs232.v	/^  wire    [  6: 0] divisor_constant;$/;"	n
divisor_constant	verilog_copies/rs232.v	/^  wire    [  6: 0] divisor_constant;$/;"	n
dma_disable	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR	  dma_disable				      : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
dma_state	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR	  dma_state				        : 2;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
do_force_break	rs232.v	/^  input            do_force_break;$/;"	p
do_force_break	rs232.v	/^  output           do_force_break;$/;"	p
do_force_break	rs232.v	/^  wire             do_force_break;$/;"	n
do_force_break	verilog_copies/rs232.v	/^  input            do_force_break;$/;"	p
do_force_break	verilog_copies/rs232.v	/^  output           do_force_break;$/;"	p
do_force_break	verilog_copies/rs232.v	/^  wire             do_force_break;$/;"	n
do_load_shifter	rs232.v	/^  reg              do_load_shifter;$/;"	r
do_load_shifter	verilog_copies/rs232.v	/^  reg              do_load_shifter;$/;"	r
do_send_stim_data	rs232.v	/^  wire             do_send_stim_data;$/;"	n
do_send_stim_data	verilog_copies/rs232.v	/^  wire             do_send_stim_data;$/;"	n
do_shift	rs232.v	/^  wire             do_shift;$/;"	n
do_shift	verilog_copies/rs232.v	/^  wire             do_shift;$/;"	n
do_start_counter	timer.v	/^  wire             do_start_counter;$/;"	n
do_start_counter	verilog_copies/timer.v	/^  wire             do_start_counter;$/;"	n
do_start_rx	rs232.v	/^  reg              do_start_rx;$/;"	r
do_start_rx	verilog_copies/rs232.v	/^  reg              do_start_rx;$/;"	r
do_stop_counter	timer.v	/^  wire             do_stop_counter;$/;"	n
do_stop_counter	verilog_copies/timer.v	/^  wire             do_stop_counter;$/;"	n
do_write_char	rs232.v	/^  wire             do_write_char;$/;"	n
do_write_char	verilog_copies/rs232.v	/^  wire             do_write_char;$/;"	n
dout	altpll.v	/^	output   dout;$/;"	p
dout	pll.v	/^	output   dout;$/;"	p
dout	verilog_copies/altpll.v	/^	output   dout;$/;"	p
dout	verilog_copies/pll.v	/^	output   dout;$/;"	p
downstream_data_in	clock_crossing_io.v	/^  wire    [ 51: 0] downstream_data_in;$/;"	n
downstream_data_in	verilog_copies/clock_crossing_io.v	/^  wire    [ 51: 0] downstream_data_in;$/;"	n
downstream_data_out	clock_crossing_io.v	/^  wire    [ 51: 0] downstream_data_out;$/;"	n
downstream_data_out	verilog_copies/clock_crossing_io.v	/^  wire    [ 51: 0] downstream_data_out;$/;"	n
downstream_rdempty	clock_crossing_io.v	/^  wire             downstream_rdempty;$/;"	n
downstream_rdempty	verilog_copies/clock_crossing_io.v	/^  wire             downstream_rdempty;$/;"	n
downstream_rdempty_delayed_n	clock_crossing_io.v	/^  reg              downstream_rdempty_delayed_n;$/;"	r
downstream_rdempty_delayed_n	verilog_copies/clock_crossing_io.v	/^  reg              downstream_rdempty_delayed_n;$/;"	r
downstream_rdreq	clock_crossing_io.v	/^  wire             downstream_rdreq;$/;"	n
downstream_rdreq	verilog_copies/clock_crossing_io.v	/^  wire             downstream_rdreq;$/;"	n
downstream_wrfull	clock_crossing_io.v	/^  wire             downstream_wrfull;$/;"	n
downstream_wrfull	verilog_copies/clock_crossing_io.v	/^  wire             downstream_wrfull;$/;"	n
downstream_wrreq	clock_crossing_io.v	/^  wire             downstream_wrreq;$/;"	n
downstream_wrreq	verilog_copies/clock_crossing_io.v	/^  wire             downstream_wrreq;$/;"	n
downstream_wrreq_delayed	clock_crossing_io.v	/^  reg              downstream_wrreq_delayed;$/;"	r
downstream_wrreq_delayed	verilog_copies/clock_crossing_io.v	/^  reg              downstream_wrreq_delayed;$/;"	r
dqm	sdram_test_component.v	/^  wire    [  3: 0] dqm;$/;"	n
dqm	verilog_copies/sdram_test_component.v	/^  wire    [  3: 0] dqm;$/;"	n
edge_capture	key.v	/^  reg     [  3: 0] edge_capture;$/;"	r
edge_capture	sw.v	/^  reg     [ 17: 0] edge_capture;$/;"	r
edge_capture	verilog_copies/key.v	/^  reg     [  3: 0] edge_capture;$/;"	r
edge_capture	verilog_copies/sw.v	/^  reg     [ 17: 0] edge_capture;$/;"	r
edge_capture_wr_strobe	key.v	/^  wire             edge_capture_wr_strobe;$/;"	n
edge_capture_wr_strobe	sw.v	/^  wire             edge_capture_wr_strobe;$/;"	n
edge_capture_wr_strobe	verilog_copies/key.v	/^  wire             edge_capture_wr_strobe;$/;"	n
edge_capture_wr_strobe	verilog_copies/sw.v	/^  wire             edge_capture_wr_strobe;$/;"	n
edge_detect	key.v	/^  wire    [  3: 0] edge_detect;$/;"	n
edge_detect	sw.v	/^  wire    [ 17: 0] edge_detect;$/;"	n
edge_detect	verilog_copies/key.v	/^  wire    [  3: 0] edge_detect;$/;"	n
edge_detect	verilog_copies/sw.v	/^  wire    [ 17: 0] edge_detect;$/;"	n
eep_i2c_scl	eep_i2c_scl.v	/^module eep_i2c_scl ($/;"	m
eep_i2c_scl	verilog_copies/eep_i2c_scl.v	/^module eep_i2c_scl ($/;"	m
eep_i2c_scl_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] eep_i2c_scl_s1_address;$/;"	p
eep_i2c_scl_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] eep_i2c_scl_s1_address;$/;"	n
eep_i2c_scl_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] eep_i2c_scl_s1_address;$/;"	p
eep_i2c_scl_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] eep_i2c_scl_s1_address;$/;"	n
eep_i2c_scl_s1_allgrants	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_allgrants;$/;"	n
eep_i2c_scl_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_allgrants;$/;"	n
eep_i2c_scl_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_allow_new_arb_cycle;$/;"	n
eep_i2c_scl_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_allow_new_arb_cycle;$/;"	n
eep_i2c_scl_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_any_bursting_master_saved_grant;$/;"	n
eep_i2c_scl_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_any_bursting_master_saved_grant;$/;"	n
eep_i2c_scl_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_any_continuerequest;$/;"	n
eep_i2c_scl_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_any_continuerequest;$/;"	n
eep_i2c_scl_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_counter_enable;$/;"	n
eep_i2c_scl_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_counter_enable;$/;"	n
eep_i2c_scl_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_arb_share_counter;$/;"	r
eep_i2c_scl_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_arb_share_counter;$/;"	r
eep_i2c_scl_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_share_counter_next_value;$/;"	n
eep_i2c_scl_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_share_counter_next_value;$/;"	n
eep_i2c_scl_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_share_set_values;$/;"	n
eep_i2c_scl_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_arb_share_set_values;$/;"	n
eep_i2c_scl_s1_arbitrator	DE2_115_SOPC.v	/^module eep_i2c_scl_s1_arbitrator ($/;"	m
eep_i2c_scl_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module eep_i2c_scl_s1_arbitrator ($/;"	m
eep_i2c_scl_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_beginbursttransfer_internal;$/;"	n
eep_i2c_scl_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_beginbursttransfer_internal;$/;"	n
eep_i2c_scl_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_begins_xfer;$/;"	n
eep_i2c_scl_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_begins_xfer;$/;"	n
eep_i2c_scl_s1_chipselect	DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_chipselect;$/;"	p
eep_i2c_scl_s1_chipselect	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_chipselect;$/;"	n
eep_i2c_scl_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_chipselect;$/;"	p
eep_i2c_scl_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_chipselect;$/;"	n
eep_i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_end_xfer;$/;"	n
eep_i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_end_xfer;$/;"	n
eep_i2c_scl_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_firsttransfer;$/;"	n
eep_i2c_scl_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_firsttransfer;$/;"	n
eep_i2c_scl_s1_grant_vector	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_grant_vector;$/;"	n
eep_i2c_scl_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_grant_vector;$/;"	n
eep_i2c_scl_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_in_a_read_cycle;$/;"	n
eep_i2c_scl_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_in_a_read_cycle;$/;"	n
eep_i2c_scl_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_in_a_write_cycle;$/;"	n
eep_i2c_scl_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_in_a_write_cycle;$/;"	n
eep_i2c_scl_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_master_qreq_vector;$/;"	n
eep_i2c_scl_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_master_qreq_vector;$/;"	n
eep_i2c_scl_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_non_bursting_master_requests;$/;"	n
eep_i2c_scl_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_non_bursting_master_requests;$/;"	n
eep_i2c_scl_s1_readdata	DE2_115_SOPC.v	/^  input            eep_i2c_scl_s1_readdata;$/;"	p
eep_i2c_scl_s1_readdata	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_readdata;$/;"	n
eep_i2c_scl_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            eep_i2c_scl_s1_readdata;$/;"	p
eep_i2c_scl_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_readdata;$/;"	n
eep_i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            eep_i2c_scl_s1_readdata_from_sa;$/;"	p
eep_i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_readdata_from_sa;$/;"	p
eep_i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_readdata_from_sa;$/;"	n
eep_i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            eep_i2c_scl_s1_readdata_from_sa;$/;"	p
eep_i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_readdata_from_sa;$/;"	p
eep_i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_readdata_from_sa;$/;"	n
eep_i2c_scl_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_reg_firsttransfer;$/;"	r
eep_i2c_scl_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_reg_firsttransfer;$/;"	r
eep_i2c_scl_s1_reset_n	DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_reset_n;$/;"	p
eep_i2c_scl_s1_reset_n	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_reset_n;$/;"	n
eep_i2c_scl_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_reset_n;$/;"	p
eep_i2c_scl_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_reset_n;$/;"	n
eep_i2c_scl_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_slavearbiterlockenable;$/;"	r
eep_i2c_scl_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_scl_s1_slavearbiterlockenable;$/;"	r
eep_i2c_scl_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_slavearbiterlockenable2;$/;"	n
eep_i2c_scl_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_slavearbiterlockenable2;$/;"	n
eep_i2c_scl_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_unreg_firsttransfer;$/;"	n
eep_i2c_scl_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_unreg_firsttransfer;$/;"	n
eep_i2c_scl_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_waits_for_read;$/;"	n
eep_i2c_scl_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_waits_for_read;$/;"	n
eep_i2c_scl_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_waits_for_write;$/;"	n
eep_i2c_scl_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_waits_for_write;$/;"	n
eep_i2c_scl_s1_write_n	DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_write_n;$/;"	p
eep_i2c_scl_s1_write_n	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_write_n;$/;"	n
eep_i2c_scl_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_write_n;$/;"	p
eep_i2c_scl_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_write_n;$/;"	n
eep_i2c_scl_s1_writedata	DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_writedata;$/;"	p
eep_i2c_scl_s1_writedata	DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_writedata;$/;"	n
eep_i2c_scl_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_scl_s1_writedata;$/;"	p
eep_i2c_scl_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_scl_s1_writedata;$/;"	n
eep_i2c_sda	eep_i2c_sda.v	/^module eep_i2c_sda ($/;"	m
eep_i2c_sda	verilog_copies/eep_i2c_sda.v	/^module eep_i2c_sda ($/;"	m
eep_i2c_sda_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] eep_i2c_sda_s1_address;$/;"	p
eep_i2c_sda_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] eep_i2c_sda_s1_address;$/;"	n
eep_i2c_sda_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] eep_i2c_sda_s1_address;$/;"	p
eep_i2c_sda_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] eep_i2c_sda_s1_address;$/;"	n
eep_i2c_sda_s1_allgrants	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_allgrants;$/;"	n
eep_i2c_sda_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_allgrants;$/;"	n
eep_i2c_sda_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_allow_new_arb_cycle;$/;"	n
eep_i2c_sda_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_allow_new_arb_cycle;$/;"	n
eep_i2c_sda_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_any_bursting_master_saved_grant;$/;"	n
eep_i2c_sda_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_any_bursting_master_saved_grant;$/;"	n
eep_i2c_sda_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_any_continuerequest;$/;"	n
eep_i2c_sda_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_any_continuerequest;$/;"	n
eep_i2c_sda_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_counter_enable;$/;"	n
eep_i2c_sda_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_counter_enable;$/;"	n
eep_i2c_sda_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_arb_share_counter;$/;"	r
eep_i2c_sda_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_arb_share_counter;$/;"	r
eep_i2c_sda_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_share_counter_next_value;$/;"	n
eep_i2c_sda_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_share_counter_next_value;$/;"	n
eep_i2c_sda_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_share_set_values;$/;"	n
eep_i2c_sda_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_arb_share_set_values;$/;"	n
eep_i2c_sda_s1_arbitrator	DE2_115_SOPC.v	/^module eep_i2c_sda_s1_arbitrator ($/;"	m
eep_i2c_sda_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module eep_i2c_sda_s1_arbitrator ($/;"	m
eep_i2c_sda_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_beginbursttransfer_internal;$/;"	n
eep_i2c_sda_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_beginbursttransfer_internal;$/;"	n
eep_i2c_sda_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_begins_xfer;$/;"	n
eep_i2c_sda_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_begins_xfer;$/;"	n
eep_i2c_sda_s1_chipselect	DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_chipselect;$/;"	p
eep_i2c_sda_s1_chipselect	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_chipselect;$/;"	n
eep_i2c_sda_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_chipselect;$/;"	p
eep_i2c_sda_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_chipselect;$/;"	n
eep_i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_end_xfer;$/;"	n
eep_i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_end_xfer;$/;"	n
eep_i2c_sda_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_firsttransfer;$/;"	n
eep_i2c_sda_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_firsttransfer;$/;"	n
eep_i2c_sda_s1_grant_vector	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_grant_vector;$/;"	n
eep_i2c_sda_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_grant_vector;$/;"	n
eep_i2c_sda_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_in_a_read_cycle;$/;"	n
eep_i2c_sda_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_in_a_read_cycle;$/;"	n
eep_i2c_sda_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_in_a_write_cycle;$/;"	n
eep_i2c_sda_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_in_a_write_cycle;$/;"	n
eep_i2c_sda_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_master_qreq_vector;$/;"	n
eep_i2c_sda_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_master_qreq_vector;$/;"	n
eep_i2c_sda_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_non_bursting_master_requests;$/;"	n
eep_i2c_sda_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_non_bursting_master_requests;$/;"	n
eep_i2c_sda_s1_readdata	DE2_115_SOPC.v	/^  input            eep_i2c_sda_s1_readdata;$/;"	p
eep_i2c_sda_s1_readdata	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_readdata;$/;"	n
eep_i2c_sda_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            eep_i2c_sda_s1_readdata;$/;"	p
eep_i2c_sda_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_readdata;$/;"	n
eep_i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            eep_i2c_sda_s1_readdata_from_sa;$/;"	p
eep_i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_readdata_from_sa;$/;"	p
eep_i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_readdata_from_sa;$/;"	n
eep_i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            eep_i2c_sda_s1_readdata_from_sa;$/;"	p
eep_i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_readdata_from_sa;$/;"	p
eep_i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_readdata_from_sa;$/;"	n
eep_i2c_sda_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_reg_firsttransfer;$/;"	r
eep_i2c_sda_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_reg_firsttransfer;$/;"	r
eep_i2c_sda_s1_reset_n	DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_reset_n;$/;"	p
eep_i2c_sda_s1_reset_n	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_reset_n;$/;"	n
eep_i2c_sda_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_reset_n;$/;"	p
eep_i2c_sda_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_reset_n;$/;"	n
eep_i2c_sda_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_slavearbiterlockenable;$/;"	r
eep_i2c_sda_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              eep_i2c_sda_s1_slavearbiterlockenable;$/;"	r
eep_i2c_sda_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_slavearbiterlockenable2;$/;"	n
eep_i2c_sda_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_slavearbiterlockenable2;$/;"	n
eep_i2c_sda_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_unreg_firsttransfer;$/;"	n
eep_i2c_sda_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_unreg_firsttransfer;$/;"	n
eep_i2c_sda_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_waits_for_read;$/;"	n
eep_i2c_sda_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_waits_for_read;$/;"	n
eep_i2c_sda_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_waits_for_write;$/;"	n
eep_i2c_sda_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_waits_for_write;$/;"	n
eep_i2c_sda_s1_write_n	DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_write_n;$/;"	p
eep_i2c_sda_s1_write_n	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_write_n;$/;"	n
eep_i2c_sda_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_write_n;$/;"	p
eep_i2c_sda_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_write_n;$/;"	n
eep_i2c_sda_s1_writedata	DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_writedata;$/;"	p
eep_i2c_sda_s1_writedata	DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_writedata;$/;"	n
eep_i2c_sda_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           eep_i2c_sda_s1_writedata;$/;"	p
eep_i2c_sda_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             eep_i2c_sda_s1_writedata;$/;"	n
empty	DE2_115_SOPC.v	/^  output           empty;$/;"	p
empty	DE2_115_SOPC.v	/^  wire             empty;$/;"	n
empty	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^output							empty;$/;"	p
empty	sdram.v	/^  output           empty;$/;"	p
empty	sdram.v	/^  wire             empty;$/;"	n
empty	verilog_copies/DE2_115_SOPC.v	/^  output           empty;$/;"	p
empty	verilog_copies/DE2_115_SOPC.v	/^  wire             empty;$/;"	n
empty	verilog_copies/sdram.v	/^  output           empty;$/;"	p
empty	verilog_copies/sdram.v	/^  wire             empty;$/;"	n
ena	altpll.v	/^	wire ena;$/;"	n
ena	pll.v	/^	wire ena;$/;"	n
ena	verilog_copies/altpll.v	/^	wire ena;$/;"	n
ena	verilog_copies/pll.v	/^	wire ena;$/;"	n
enable	software/DE2_115_NIOS_DEVICE_LED/usb_irq.c	/^void enable(void)$/;"	f
enable_action_strobe	cpu_jtag_debug_module_sysclk.v	/^  reg              enable_action_strobe \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
enable_action_strobe	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg              enable_action_strobe \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
enable_nonzero_assertions	DE2_115_SOPC.v	/^  reg              enable_nonzero_assertions;$/;"	r
enable_nonzero_assertions	verilog_copies/DE2_115_SOPC.v	/^  reg              enable_nonzero_assertions;$/;"	r
end_xfer_arb_share_counter_term_DE2_115_SOPC_clock_0_in	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_DE2_115_SOPC_clock_0_in;$/;"	n
end_xfer_arb_share_counter_term_DE2_115_SOPC_clock_0_in	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_DE2_115_SOPC_clock_0_in;$/;"	n
end_xfer_arb_share_counter_term_audio_avalon_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_audio_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_audio_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_audio_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_clock_crossing_io_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_clock_crossing_io_s1;$/;"	n
end_xfer_arb_share_counter_term_clock_crossing_io_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_clock_crossing_io_s1;$/;"	n
end_xfer_arb_share_counter_term_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_cpu_jtag_debug_module;$/;"	n
end_xfer_arb_share_counter_term_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_cpu_jtag_debug_module;$/;"	n
end_xfer_arb_share_counter_term_eep_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_eep_i2c_scl_s1;$/;"	n
end_xfer_arb_share_counter_term_eep_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_eep_i2c_scl_s1;$/;"	n
end_xfer_arb_share_counter_term_eep_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_eep_i2c_sda_s1;$/;"	n
end_xfer_arb_share_counter_term_eep_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_eep_i2c_sda_s1;$/;"	n
end_xfer_arb_share_counter_term_i2c_scl_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_i2c_scl_s1;$/;"	n
end_xfer_arb_share_counter_term_i2c_scl_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_i2c_scl_s1;$/;"	n
end_xfer_arb_share_counter_term_i2c_sda_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_i2c_sda_s1;$/;"	n
end_xfer_arb_share_counter_term_i2c_sda_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_i2c_sda_s1;$/;"	n
end_xfer_arb_share_counter_term_ir_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ir_s1;$/;"	n
end_xfer_arb_share_counter_term_ir_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ir_s1;$/;"	n
end_xfer_arb_share_counter_term_jtag_uart_avalon_jtag_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_jtag_uart_avalon_jtag_slave;$/;"	n
end_xfer_arb_share_counter_term_jtag_uart_avalon_jtag_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_jtag_uart_avalon_jtag_slave;$/;"	n
end_xfer_arb_share_counter_term_key_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_key_s1;$/;"	n
end_xfer_arb_share_counter_term_key_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_key_s1;$/;"	n
end_xfer_arb_share_counter_term_lcd_control_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_lcd_control_slave;$/;"	n
end_xfer_arb_share_counter_term_lcd_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_lcd_control_slave;$/;"	n
end_xfer_arb_share_counter_term_ledg_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ledg_s1;$/;"	n
end_xfer_arb_share_counter_term_ledg_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ledg_s1;$/;"	n
end_xfer_arb_share_counter_term_ledr_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ledr_s1;$/;"	n
end_xfer_arb_share_counter_term_ledr_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_ledr_s1;$/;"	n
end_xfer_arb_share_counter_term_onchip_memory2_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_onchip_memory2_s1;$/;"	n
end_xfer_arb_share_counter_term_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_onchip_memory2_s1;$/;"	n
end_xfer_arb_share_counter_term_pll_pll_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_pll_pll_slave;$/;"	n
end_xfer_arb_share_counter_term_pll_pll_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_pll_pll_slave;$/;"	n
end_xfer_arb_share_counter_term_rs232_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_rs232_s1;$/;"	n
end_xfer_arb_share_counter_term_rs232_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_rs232_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_clk_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_clk_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_clk_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_clk_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_cmd_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_cmd_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_cmd_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_cmd_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_dat_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_dat_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_dat_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_dat_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_wp_n_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_wp_n_s1;$/;"	n
end_xfer_arb_share_counter_term_sd_wp_n_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sd_wp_n_s1;$/;"	n
end_xfer_arb_share_counter_term_sdram_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sdram_s1;$/;"	n
end_xfer_arb_share_counter_term_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sdram_s1;$/;"	n
end_xfer_arb_share_counter_term_seg7_avalon_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_seg7_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_seg7_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_seg7_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_sma_in_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sma_in_s1;$/;"	n
end_xfer_arb_share_counter_term_sma_in_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sma_in_s1;$/;"	n
end_xfer_arb_share_counter_term_sma_out_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sma_out_s1;$/;"	n
end_xfer_arb_share_counter_term_sma_out_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sma_out_s1;$/;"	n
end_xfer_arb_share_counter_term_sram_avalon_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sram_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sram_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_sw_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sw_s1;$/;"	n
end_xfer_arb_share_counter_term_sw_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sw_s1;$/;"	n
end_xfer_arb_share_counter_term_sysid_control_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sysid_control_slave;$/;"	n
end_xfer_arb_share_counter_term_sysid_control_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_sysid_control_slave;$/;"	n
end_xfer_arb_share_counter_term_timer_s1	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_timer_s1;$/;"	n
end_xfer_arb_share_counter_term_timer_s1	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_timer_s1;$/;"	n
end_xfer_arb_share_counter_term_tri_state_bridge_flash_avalon_slave	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_tri_state_bridge_flash_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_tri_state_bridge_flash_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_tri_state_bridge_flash_avalon_slave;$/;"	n
end_xfer_arb_share_counter_term_usb_dc	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_usb_dc;$/;"	n
end_xfer_arb_share_counter_term_usb_dc	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_usb_dc;$/;"	n
end_xfer_arb_share_counter_term_usb_hc	DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_usb_hc;$/;"	n
end_xfer_arb_share_counter_term_usb_hc	verilog_copies/DE2_115_SOPC.v	/^  wire             end_xfer_arb_share_counter_term_usb_hc;$/;"	n
entries	sdram.v	/^  reg     [  1: 0] entries;$/;"	r
entries	verilog_copies/sdram.v	/^  reg     [  1: 0] entries;$/;"	r
entry_0	sdram.v	/^  reg     [ 61: 0] entry_0;$/;"	r
entry_0	verilog_copies/sdram.v	/^  reg     [ 61: 0] entry_0;$/;"	r
entry_1	sdram.v	/^  reg     [ 61: 0] entry_1;$/;"	r
entry_1	verilog_copies/sdram.v	/^  reg     [ 61: 0] entry_1;$/;"	r
eop_status_bit	rs232.v	/^  wire             eop_status_bit;$/;"	n
eop_status_bit	verilog_copies/rs232.v	/^  wire             eop_status_bit;$/;"	n
f0_to_f1	ip/TERASIC_VPG/vga_time_generator.v	/^reg		  f0_to_f1;$/;"	r
f_addr	sdram.v	/^  wire    [ 24: 0] f_addr;$/;"	n
f_addr	verilog_copies/sdram.v	/^  wire    [ 24: 0] f_addr;$/;"	n
f_bank	sdram.v	/^  wire    [  1: 0] f_bank;$/;"	n
f_bank	verilog_copies/sdram.v	/^  wire    [  1: 0] f_bank;$/;"	n
f_cs_n	sdram.v	/^  wire             f_cs_n;$/;"	n
f_cs_n	verilog_copies/sdram.v	/^  wire             f_cs_n;$/;"	n
f_data	sdram.v	/^  wire    [ 31: 0] f_data;$/;"	n
f_data	verilog_copies/sdram.v	/^  wire    [ 31: 0] f_data;$/;"	n
f_dqm	sdram.v	/^  wire    [  3: 0] f_dqm;$/;"	n
f_dqm	verilog_copies/sdram.v	/^  wire    [  3: 0] f_dqm;$/;"	n
f_empty	sdram.v	/^  wire             f_empty;$/;"	n
f_empty	verilog_copies/sdram.v	/^  wire             f_empty;$/;"	n
f_pop	sdram.v	/^  reg              f_pop;$/;"	r
f_pop	verilog_copies/sdram.v	/^  reg              f_pop;$/;"	r
f_rnw	sdram.v	/^  wire             f_rnw;$/;"	n
f_rnw	verilog_copies/sdram.v	/^  wire             f_rnw;$/;"	n
f_select	sdram.v	/^  wire             f_select;$/;"	n
f_select	verilog_copies/sdram.v	/^  wire             f_select;$/;"	n
fifo_AE	jtag_uart.v	/^  reg              fifo_AE;$/;"	r
fifo_AE	verilog_copies/jtag_uart.v	/^  reg              fifo_AE;$/;"	r
fifo_AF	jtag_uart.v	/^  reg              fifo_AF;$/;"	r
fifo_AF	verilog_copies/jtag_uart.v	/^  reg              fifo_AF;$/;"	r
fifo_EF	jtag_uart.v	/^  output           fifo_EF;$/;"	p
fifo_EF	jtag_uart.v	/^  wire             fifo_EF;$/;"	n
fifo_EF	verilog_copies/jtag_uart.v	/^  output           fifo_EF;$/;"	p
fifo_EF	verilog_copies/jtag_uart.v	/^  wire             fifo_EF;$/;"	n
fifo_FF	jtag_uart.v	/^  output           fifo_FF;$/;"	p
fifo_FF	jtag_uart.v	/^  wire             fifo_FF;$/;"	n
fifo_FF	verilog_copies/jtag_uart.v	/^  output           fifo_FF;$/;"	p
fifo_FF	verilog_copies/jtag_uart.v	/^  wire             fifo_FF;$/;"	n
fifo_clear	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg								fifo_clear;$/;"	r
fifo_clear	jtag_uart.v	/^  input            fifo_clear;$/;"	p
fifo_clear	jtag_uart.v	/^  wire             fifo_clear;$/;"	n
fifo_clear	verilog_copies/jtag_uart.v	/^  input            fifo_clear;$/;"	p
fifo_clear	verilog_copies/jtag_uart.v	/^  wire             fifo_clear;$/;"	n
fifo_contains_ones_n	DE2_115_SOPC.v	/^  output           fifo_contains_ones_n;$/;"	p
fifo_contains_ones_n	DE2_115_SOPC.v	/^  reg              fifo_contains_ones_n;$/;"	r
fifo_contains_ones_n	verilog_copies/DE2_115_SOPC.v	/^  output           fifo_contains_ones_n;$/;"	p
fifo_contains_ones_n	verilog_copies/DE2_115_SOPC.v	/^  reg              fifo_contains_ones_n;$/;"	r
fifo_rd	jtag_uart.v	/^  input            fifo_rd;$/;"	p
fifo_rd	jtag_uart.v	/^  wire             fifo_rd;$/;"	n
fifo_rd	verilog_copies/jtag_uart.v	/^  input            fifo_rd;$/;"	p
fifo_rd	verilog_copies/jtag_uart.v	/^  wire             fifo_rd;$/;"	n
fifo_rd_d	jtag_uart.v	/^  reg              fifo_rd_d;$/;"	r
fifo_rd_d	verilog_copies/jtag_uart.v	/^  reg              fifo_rd_d;$/;"	r
fifo_rdata	jtag_uart.v	/^  output  [  7: 0] fifo_rdata;$/;"	p
fifo_rdata	jtag_uart.v	/^  wire    [  7: 0] fifo_rdata;$/;"	n
fifo_rdata	verilog_copies/jtag_uart.v	/^  output  [  7: 0] fifo_rdata;$/;"	p
fifo_rdata	verilog_copies/jtag_uart.v	/^  wire    [  7: 0] fifo_rdata;$/;"	n
fifo_read_data	sdram.v	/^  wire    [ 61: 0] fifo_read_data;$/;"	n
fifo_read_data	verilog_copies/sdram.v	/^  wire    [ 61: 0] fifo_read_data;$/;"	n
fifo_wdata	jtag_uart.v	/^  input   [  7: 0] fifo_wdata;$/;"	p
fifo_wdata	jtag_uart.v	/^  wire    [  7: 0] fifo_wdata;$/;"	n
fifo_wdata	verilog_copies/jtag_uart.v	/^  input   [  7: 0] fifo_wdata;$/;"	p
fifo_wdata	verilog_copies/jtag_uart.v	/^  wire    [  7: 0] fifo_wdata;$/;"	n
fifo_wr	jtag_uart.v	/^  input            fifo_wr;$/;"	p
fifo_wr	jtag_uart.v	/^  reg              fifo_wr;$/;"	r
fifo_wr	verilog_copies/jtag_uart.v	/^  input            fifo_wr;$/;"	p
fifo_wr	verilog_copies/jtag_uart.v	/^  reg              fifo_wr;$/;"	r
fn_usb_isr	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void fn_usb_isr(void)$/;"	f
force_reload	timer.v	/^  reg              force_reload;$/;"	r
force_reload	verilog_copies/timer.v	/^  reg              force_reload;$/;"	r
frame_interlaced	ip/TERASIC_VPG/vga_time_generator.v	/^input			frame_interlaced;$/;"	p
framing_error	rs232.v	/^  input            framing_error;$/;"	p
framing_error	rs232.v	/^  output           framing_error;$/;"	p
framing_error	rs232.v	/^  reg              framing_error;$/;"	r
framing_error	rs232.v	/^  wire             framing_error;$/;"	n
framing_error	verilog_copies/rs232.v	/^  input            framing_error;$/;"	p
framing_error	verilog_copies/rs232.v	/^  output           framing_error;$/;"	p
framing_error	verilog_copies/rs232.v	/^  reg              framing_error;$/;"	r
framing_error	verilog_copies/rs232.v	/^  wire             framing_error;$/;"	n
full	DE2_115_SOPC.v	/^  output           full;$/;"	p
full	DE2_115_SOPC.v	/^  wire             full;$/;"	n
full	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^output						full;$/;"	p
full	sdram.v	/^  output           full;$/;"	p
full	sdram.v	/^  wire             full;$/;"	n
full	verilog_copies/DE2_115_SOPC.v	/^  output           full;$/;"	p
full	verilog_copies/DE2_115_SOPC.v	/^  wire             full;$/;"	n
full	verilog_copies/sdram.v	/^  output           full;$/;"	p
full	verilog_copies/sdram.v	/^  wire             full;$/;"	n
full_0	DE2_115_SOPC.v	/^  reg              full_0;$/;"	r
full_0	verilog_copies/DE2_115_SOPC.v	/^  reg              full_0;$/;"	r
full_1	DE2_115_SOPC.v	/^  reg              full_1;$/;"	r
full_1	verilog_copies/DE2_115_SOPC.v	/^  reg              full_1;$/;"	r
full_10	DE2_115_SOPC.v	/^  reg              full_10;$/;"	r
full_10	verilog_copies/DE2_115_SOPC.v	/^  reg              full_10;$/;"	r
full_11	DE2_115_SOPC.v	/^  reg              full_11;$/;"	r
full_11	verilog_copies/DE2_115_SOPC.v	/^  reg              full_11;$/;"	r
full_12	DE2_115_SOPC.v	/^  reg              full_12;$/;"	r
full_12	verilog_copies/DE2_115_SOPC.v	/^  reg              full_12;$/;"	r
full_13	DE2_115_SOPC.v	/^  reg              full_13;$/;"	r
full_13	verilog_copies/DE2_115_SOPC.v	/^  reg              full_13;$/;"	r
full_14	DE2_115_SOPC.v	/^  reg              full_14;$/;"	r
full_14	verilog_copies/DE2_115_SOPC.v	/^  reg              full_14;$/;"	r
full_15	DE2_115_SOPC.v	/^  reg              full_15;$/;"	r
full_15	verilog_copies/DE2_115_SOPC.v	/^  reg              full_15;$/;"	r
full_16	DE2_115_SOPC.v	/^  reg              full_16;$/;"	r
full_16	verilog_copies/DE2_115_SOPC.v	/^  reg              full_16;$/;"	r
full_17	DE2_115_SOPC.v	/^  reg              full_17;$/;"	r
full_17	verilog_copies/DE2_115_SOPC.v	/^  reg              full_17;$/;"	r
full_18	DE2_115_SOPC.v	/^  reg              full_18;$/;"	r
full_18	verilog_copies/DE2_115_SOPC.v	/^  reg              full_18;$/;"	r
full_19	DE2_115_SOPC.v	/^  reg              full_19;$/;"	r
full_19	verilog_copies/DE2_115_SOPC.v	/^  reg              full_19;$/;"	r
full_2	DE2_115_SOPC.v	/^  reg              full_2;$/;"	r
full_2	verilog_copies/DE2_115_SOPC.v	/^  reg              full_2;$/;"	r
full_20	DE2_115_SOPC.v	/^  reg              full_20;$/;"	r
full_20	verilog_copies/DE2_115_SOPC.v	/^  reg              full_20;$/;"	r
full_21	DE2_115_SOPC.v	/^  reg              full_21;$/;"	r
full_21	verilog_copies/DE2_115_SOPC.v	/^  reg              full_21;$/;"	r
full_22	DE2_115_SOPC.v	/^  reg              full_22;$/;"	r
full_22	verilog_copies/DE2_115_SOPC.v	/^  reg              full_22;$/;"	r
full_23	DE2_115_SOPC.v	/^  reg              full_23;$/;"	r
full_23	verilog_copies/DE2_115_SOPC.v	/^  reg              full_23;$/;"	r
full_24	DE2_115_SOPC.v	/^  reg              full_24;$/;"	r
full_24	verilog_copies/DE2_115_SOPC.v	/^  reg              full_24;$/;"	r
full_25	DE2_115_SOPC.v	/^  reg              full_25;$/;"	r
full_25	verilog_copies/DE2_115_SOPC.v	/^  reg              full_25;$/;"	r
full_26	DE2_115_SOPC.v	/^  reg              full_26;$/;"	r
full_26	verilog_copies/DE2_115_SOPC.v	/^  reg              full_26;$/;"	r
full_27	DE2_115_SOPC.v	/^  reg              full_27;$/;"	r
full_27	verilog_copies/DE2_115_SOPC.v	/^  reg              full_27;$/;"	r
full_28	DE2_115_SOPC.v	/^  reg              full_28;$/;"	r
full_28	verilog_copies/DE2_115_SOPC.v	/^  reg              full_28;$/;"	r
full_29	DE2_115_SOPC.v	/^  reg              full_29;$/;"	r
full_29	verilog_copies/DE2_115_SOPC.v	/^  reg              full_29;$/;"	r
full_3	DE2_115_SOPC.v	/^  reg              full_3;$/;"	r
full_3	verilog_copies/DE2_115_SOPC.v	/^  reg              full_3;$/;"	r
full_30	DE2_115_SOPC.v	/^  reg              full_30;$/;"	r
full_30	verilog_copies/DE2_115_SOPC.v	/^  reg              full_30;$/;"	r
full_31	DE2_115_SOPC.v	/^  reg              full_31;$/;"	r
full_31	verilog_copies/DE2_115_SOPC.v	/^  reg              full_31;$/;"	r
full_32	DE2_115_SOPC.v	/^  reg              full_32;$/;"	r
full_32	verilog_copies/DE2_115_SOPC.v	/^  reg              full_32;$/;"	r
full_33	DE2_115_SOPC.v	/^  reg              full_33;$/;"	r
full_33	verilog_copies/DE2_115_SOPC.v	/^  reg              full_33;$/;"	r
full_34	DE2_115_SOPC.v	/^  reg              full_34;$/;"	r
full_34	verilog_copies/DE2_115_SOPC.v	/^  reg              full_34;$/;"	r
full_35	DE2_115_SOPC.v	/^  reg              full_35;$/;"	r
full_35	verilog_copies/DE2_115_SOPC.v	/^  reg              full_35;$/;"	r
full_36	DE2_115_SOPC.v	/^  reg              full_36;$/;"	r
full_36	verilog_copies/DE2_115_SOPC.v	/^  reg              full_36;$/;"	r
full_37	DE2_115_SOPC.v	/^  reg              full_37;$/;"	r
full_37	verilog_copies/DE2_115_SOPC.v	/^  reg              full_37;$/;"	r
full_38	DE2_115_SOPC.v	/^  reg              full_38;$/;"	r
full_38	verilog_copies/DE2_115_SOPC.v	/^  reg              full_38;$/;"	r
full_39	DE2_115_SOPC.v	/^  reg              full_39;$/;"	r
full_39	verilog_copies/DE2_115_SOPC.v	/^  reg              full_39;$/;"	r
full_4	DE2_115_SOPC.v	/^  reg              full_4;$/;"	r
full_4	verilog_copies/DE2_115_SOPC.v	/^  reg              full_4;$/;"	r
full_40	DE2_115_SOPC.v	/^  reg              full_40;$/;"	r
full_40	verilog_copies/DE2_115_SOPC.v	/^  reg              full_40;$/;"	r
full_41	DE2_115_SOPC.v	/^  reg              full_41;$/;"	r
full_41	verilog_copies/DE2_115_SOPC.v	/^  reg              full_41;$/;"	r
full_42	DE2_115_SOPC.v	/^  reg              full_42;$/;"	r
full_42	verilog_copies/DE2_115_SOPC.v	/^  reg              full_42;$/;"	r
full_43	DE2_115_SOPC.v	/^  reg              full_43;$/;"	r
full_43	verilog_copies/DE2_115_SOPC.v	/^  reg              full_43;$/;"	r
full_44	DE2_115_SOPC.v	/^  reg              full_44;$/;"	r
full_44	verilog_copies/DE2_115_SOPC.v	/^  reg              full_44;$/;"	r
full_45	DE2_115_SOPC.v	/^  reg              full_45;$/;"	r
full_45	verilog_copies/DE2_115_SOPC.v	/^  reg              full_45;$/;"	r
full_46	DE2_115_SOPC.v	/^  reg              full_46;$/;"	r
full_46	verilog_copies/DE2_115_SOPC.v	/^  reg              full_46;$/;"	r
full_47	DE2_115_SOPC.v	/^  reg              full_47;$/;"	r
full_47	verilog_copies/DE2_115_SOPC.v	/^  reg              full_47;$/;"	r
full_48	DE2_115_SOPC.v	/^  reg              full_48;$/;"	r
full_48	verilog_copies/DE2_115_SOPC.v	/^  reg              full_48;$/;"	r
full_49	DE2_115_SOPC.v	/^  reg              full_49;$/;"	r
full_49	verilog_copies/DE2_115_SOPC.v	/^  reg              full_49;$/;"	r
full_5	DE2_115_SOPC.v	/^  reg              full_5;$/;"	r
full_5	verilog_copies/DE2_115_SOPC.v	/^  reg              full_5;$/;"	r
full_50	DE2_115_SOPC.v	/^  reg              full_50;$/;"	r
full_50	verilog_copies/DE2_115_SOPC.v	/^  reg              full_50;$/;"	r
full_51	DE2_115_SOPC.v	/^  reg              full_51;$/;"	r
full_51	verilog_copies/DE2_115_SOPC.v	/^  reg              full_51;$/;"	r
full_52	DE2_115_SOPC.v	/^  reg              full_52;$/;"	r
full_52	verilog_copies/DE2_115_SOPC.v	/^  reg              full_52;$/;"	r
full_53	DE2_115_SOPC.v	/^  reg              full_53;$/;"	r
full_53	verilog_copies/DE2_115_SOPC.v	/^  reg              full_53;$/;"	r
full_54	DE2_115_SOPC.v	/^  reg              full_54;$/;"	r
full_54	verilog_copies/DE2_115_SOPC.v	/^  reg              full_54;$/;"	r
full_55	DE2_115_SOPC.v	/^  reg              full_55;$/;"	r
full_55	verilog_copies/DE2_115_SOPC.v	/^  reg              full_55;$/;"	r
full_56	DE2_115_SOPC.v	/^  reg              full_56;$/;"	r
full_56	verilog_copies/DE2_115_SOPC.v	/^  reg              full_56;$/;"	r
full_57	DE2_115_SOPC.v	/^  reg              full_57;$/;"	r
full_57	verilog_copies/DE2_115_SOPC.v	/^  reg              full_57;$/;"	r
full_58	DE2_115_SOPC.v	/^  reg              full_58;$/;"	r
full_58	verilog_copies/DE2_115_SOPC.v	/^  reg              full_58;$/;"	r
full_59	DE2_115_SOPC.v	/^  reg              full_59;$/;"	r
full_59	verilog_copies/DE2_115_SOPC.v	/^  reg              full_59;$/;"	r
full_6	DE2_115_SOPC.v	/^  reg              full_6;$/;"	r
full_6	verilog_copies/DE2_115_SOPC.v	/^  reg              full_6;$/;"	r
full_60	DE2_115_SOPC.v	/^  reg              full_60;$/;"	r
full_60	verilog_copies/DE2_115_SOPC.v	/^  reg              full_60;$/;"	r
full_61	DE2_115_SOPC.v	/^  reg              full_61;$/;"	r
full_61	verilog_copies/DE2_115_SOPC.v	/^  reg              full_61;$/;"	r
full_62	DE2_115_SOPC.v	/^  reg              full_62;$/;"	r
full_62	verilog_copies/DE2_115_SOPC.v	/^  reg              full_62;$/;"	r
full_63	DE2_115_SOPC.v	/^  reg              full_63;$/;"	r
full_63	verilog_copies/DE2_115_SOPC.v	/^  reg              full_63;$/;"	r
full_64	DE2_115_SOPC.v	/^  wire             full_64;$/;"	n
full_64	verilog_copies/DE2_115_SOPC.v	/^  wire             full_64;$/;"	n
full_7	DE2_115_SOPC.v	/^  reg              full_7;$/;"	r
full_7	DE2_115_SOPC.v	/^  wire             full_7;$/;"	n
full_7	verilog_copies/DE2_115_SOPC.v	/^  reg              full_7;$/;"	r
full_7	verilog_copies/DE2_115_SOPC.v	/^  wire             full_7;$/;"	n
full_8	DE2_115_SOPC.v	/^  reg              full_8;$/;"	r
full_8	verilog_copies/DE2_115_SOPC.v	/^  reg              full_8;$/;"	r
full_9	DE2_115_SOPC.v	/^  reg              full_9;$/;"	r
full_9	verilog_copies/DE2_115_SOPC.v	/^  reg              full_9;$/;"	r
gen_field1_sync	ip/TERASIC_VPG/vga_time_generator.v	/^reg	  	  gen_field1_sync;$/;"	r
get_firmware_version	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void get_firmware_version()$/;"	f
get_formatted_time	DE2_115_SOPC_sim/atail-f.pl	/^sub get_formatted_time {        # create a timestring without using packages$/;"	s
get_pio_dir	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	14;"	d
get_pio_edge_cap	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	18;"	d
get_pio_irq_mask	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	16;"	d
got_new_char	rs232.v	/^  wire             got_new_char;$/;"	n
got_new_char	verilog_copies/rs232.v	/^  wire             got_new_char;$/;"	n
h_bporch	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	h_bporch;$/;"	p
h_counter	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]h_counter;$/;"	r
h_cur_disp	ip/TERASIC_VPG/vga_time_generator.v	/^reg	[11:0] h_cur_disp;$/;"	r
h_de	ip/TERASIC_VPG/vga_time_generator.v	/^wire h_de;$/;"	n
h_disp	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	h_disp;$/;"	p
h_fporch	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	h_fporch;$/;"	p
h_last_pixel	ip/TERASIC_VPG/vga_time_generator.v	/^wire h_last_pixel;$/;"	n
h_pixel_end	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]	h_pixel_end;$/;"	r
h_pixel_start	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]	h_pixel_start;$/;"	r
h_sync	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	h_sync;   $/;"	p
h_sync_polarity	ip/TERASIC_VPG/vga_time_generator.v	/^reg		  	h_sync_polarity;$/;"	r
h_total	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]	h_total;$/;"	r
h_total_half	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]	h_total_half;$/;"	r
h_valid_pixel_count	ip/TERASIC_VPG/vga_time_generator.v	/^wire [11:0] h_valid_pixel_count;$/;"	n
half_bit_cell_divisor	rs232.v	/^  wire    [  5: 0] half_bit_cell_divisor;$/;"	n
half_bit_cell_divisor	verilog_copies/rs232.v	/^  wire    [  5: 0] half_bit_cell_divisor;$/;"	n
help_devreq	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void help_devreq(UCHAR type, UCHAR req)$/;"	f
how_many_ones	DE2_115_SOPC.v	/^  reg     [  3: 0] how_many_ones;$/;"	r
how_many_ones	DE2_115_SOPC.v	/^  reg     [  7: 0] how_many_ones;$/;"	r
how_many_ones	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] how_many_ones;$/;"	r
how_many_ones	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] how_many_ones;$/;"	r
hs_polarity	ip/TERASIC_VPG/vga_time_generator.v	/^input			hs_polarity;$/;"	p
i	ip/TERASIC_SEG7/SEG7_IF.v	/^		integer i;$/;"	r
i2c_scl	i2c_scl.v	/^module i2c_scl ($/;"	m
i2c_scl	verilog_copies/i2c_scl.v	/^module i2c_scl ($/;"	m
i2c_scl_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] i2c_scl_s1_address;$/;"	p
i2c_scl_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] i2c_scl_s1_address;$/;"	n
i2c_scl_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] i2c_scl_s1_address;$/;"	p
i2c_scl_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] i2c_scl_s1_address;$/;"	n
i2c_scl_s1_allgrants	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_allgrants;$/;"	n
i2c_scl_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_allgrants;$/;"	n
i2c_scl_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_allow_new_arb_cycle;$/;"	n
i2c_scl_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_allow_new_arb_cycle;$/;"	n
i2c_scl_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_any_bursting_master_saved_grant;$/;"	n
i2c_scl_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_any_bursting_master_saved_grant;$/;"	n
i2c_scl_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_any_continuerequest;$/;"	n
i2c_scl_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_any_continuerequest;$/;"	n
i2c_scl_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_counter_enable;$/;"	n
i2c_scl_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_counter_enable;$/;"	n
i2c_scl_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              i2c_scl_s1_arb_share_counter;$/;"	r
i2c_scl_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_scl_s1_arb_share_counter;$/;"	r
i2c_scl_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_share_counter_next_value;$/;"	n
i2c_scl_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_share_counter_next_value;$/;"	n
i2c_scl_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_share_set_values;$/;"	n
i2c_scl_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_arb_share_set_values;$/;"	n
i2c_scl_s1_arbitrator	DE2_115_SOPC.v	/^module i2c_scl_s1_arbitrator ($/;"	m
i2c_scl_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module i2c_scl_s1_arbitrator ($/;"	m
i2c_scl_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_beginbursttransfer_internal;$/;"	n
i2c_scl_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_beginbursttransfer_internal;$/;"	n
i2c_scl_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_begins_xfer;$/;"	n
i2c_scl_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_begins_xfer;$/;"	n
i2c_scl_s1_chipselect	DE2_115_SOPC.v	/^  output           i2c_scl_s1_chipselect;$/;"	p
i2c_scl_s1_chipselect	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_chipselect;$/;"	n
i2c_scl_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_scl_s1_chipselect;$/;"	p
i2c_scl_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_chipselect;$/;"	n
i2c_scl_s1_end_xfer	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_end_xfer;$/;"	n
i2c_scl_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_end_xfer;$/;"	n
i2c_scl_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_firsttransfer;$/;"	n
i2c_scl_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_firsttransfer;$/;"	n
i2c_scl_s1_grant_vector	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_grant_vector;$/;"	n
i2c_scl_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_grant_vector;$/;"	n
i2c_scl_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_in_a_read_cycle;$/;"	n
i2c_scl_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_in_a_read_cycle;$/;"	n
i2c_scl_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_in_a_write_cycle;$/;"	n
i2c_scl_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_in_a_write_cycle;$/;"	n
i2c_scl_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_master_qreq_vector;$/;"	n
i2c_scl_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_master_qreq_vector;$/;"	n
i2c_scl_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_non_bursting_master_requests;$/;"	n
i2c_scl_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_non_bursting_master_requests;$/;"	n
i2c_scl_s1_readdata	DE2_115_SOPC.v	/^  input            i2c_scl_s1_readdata;$/;"	p
i2c_scl_s1_readdata	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_readdata;$/;"	n
i2c_scl_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            i2c_scl_s1_readdata;$/;"	p
i2c_scl_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_readdata;$/;"	n
i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            i2c_scl_s1_readdata_from_sa;$/;"	p
i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           i2c_scl_s1_readdata_from_sa;$/;"	p
i2c_scl_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_readdata_from_sa;$/;"	n
i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            i2c_scl_s1_readdata_from_sa;$/;"	p
i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_scl_s1_readdata_from_sa;$/;"	p
i2c_scl_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_readdata_from_sa;$/;"	n
i2c_scl_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              i2c_scl_s1_reg_firsttransfer;$/;"	r
i2c_scl_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_scl_s1_reg_firsttransfer;$/;"	r
i2c_scl_s1_reset_n	DE2_115_SOPC.v	/^  output           i2c_scl_s1_reset_n;$/;"	p
i2c_scl_s1_reset_n	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_reset_n;$/;"	n
i2c_scl_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_scl_s1_reset_n;$/;"	p
i2c_scl_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_reset_n;$/;"	n
i2c_scl_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              i2c_scl_s1_slavearbiterlockenable;$/;"	r
i2c_scl_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_scl_s1_slavearbiterlockenable;$/;"	r
i2c_scl_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_slavearbiterlockenable2;$/;"	n
i2c_scl_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_slavearbiterlockenable2;$/;"	n
i2c_scl_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_unreg_firsttransfer;$/;"	n
i2c_scl_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_unreg_firsttransfer;$/;"	n
i2c_scl_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_waits_for_read;$/;"	n
i2c_scl_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_waits_for_read;$/;"	n
i2c_scl_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_waits_for_write;$/;"	n
i2c_scl_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_waits_for_write;$/;"	n
i2c_scl_s1_write_n	DE2_115_SOPC.v	/^  output           i2c_scl_s1_write_n;$/;"	p
i2c_scl_s1_write_n	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_write_n;$/;"	n
i2c_scl_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_scl_s1_write_n;$/;"	p
i2c_scl_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_write_n;$/;"	n
i2c_scl_s1_writedata	DE2_115_SOPC.v	/^  output           i2c_scl_s1_writedata;$/;"	p
i2c_scl_s1_writedata	DE2_115_SOPC.v	/^  wire             i2c_scl_s1_writedata;$/;"	n
i2c_scl_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_scl_s1_writedata;$/;"	p
i2c_scl_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_scl_s1_writedata;$/;"	n
i2c_sda	i2c_sda.v	/^module i2c_sda ($/;"	m
i2c_sda	verilog_copies/i2c_sda.v	/^module i2c_sda ($/;"	m
i2c_sda_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] i2c_sda_s1_address;$/;"	p
i2c_sda_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] i2c_sda_s1_address;$/;"	n
i2c_sda_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] i2c_sda_s1_address;$/;"	p
i2c_sda_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] i2c_sda_s1_address;$/;"	n
i2c_sda_s1_allgrants	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_allgrants;$/;"	n
i2c_sda_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_allgrants;$/;"	n
i2c_sda_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_allow_new_arb_cycle;$/;"	n
i2c_sda_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_allow_new_arb_cycle;$/;"	n
i2c_sda_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_any_bursting_master_saved_grant;$/;"	n
i2c_sda_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_any_bursting_master_saved_grant;$/;"	n
i2c_sda_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_any_continuerequest;$/;"	n
i2c_sda_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_any_continuerequest;$/;"	n
i2c_sda_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_counter_enable;$/;"	n
i2c_sda_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_counter_enable;$/;"	n
i2c_sda_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              i2c_sda_s1_arb_share_counter;$/;"	r
i2c_sda_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_sda_s1_arb_share_counter;$/;"	r
i2c_sda_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_share_counter_next_value;$/;"	n
i2c_sda_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_share_counter_next_value;$/;"	n
i2c_sda_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_share_set_values;$/;"	n
i2c_sda_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_arb_share_set_values;$/;"	n
i2c_sda_s1_arbitrator	DE2_115_SOPC.v	/^module i2c_sda_s1_arbitrator ($/;"	m
i2c_sda_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module i2c_sda_s1_arbitrator ($/;"	m
i2c_sda_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_beginbursttransfer_internal;$/;"	n
i2c_sda_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_beginbursttransfer_internal;$/;"	n
i2c_sda_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_begins_xfer;$/;"	n
i2c_sda_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_begins_xfer;$/;"	n
i2c_sda_s1_chipselect	DE2_115_SOPC.v	/^  output           i2c_sda_s1_chipselect;$/;"	p
i2c_sda_s1_chipselect	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_chipselect;$/;"	n
i2c_sda_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_sda_s1_chipselect;$/;"	p
i2c_sda_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_chipselect;$/;"	n
i2c_sda_s1_end_xfer	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_end_xfer;$/;"	n
i2c_sda_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_end_xfer;$/;"	n
i2c_sda_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_firsttransfer;$/;"	n
i2c_sda_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_firsttransfer;$/;"	n
i2c_sda_s1_grant_vector	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_grant_vector;$/;"	n
i2c_sda_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_grant_vector;$/;"	n
i2c_sda_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_in_a_read_cycle;$/;"	n
i2c_sda_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_in_a_read_cycle;$/;"	n
i2c_sda_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_in_a_write_cycle;$/;"	n
i2c_sda_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_in_a_write_cycle;$/;"	n
i2c_sda_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_master_qreq_vector;$/;"	n
i2c_sda_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_master_qreq_vector;$/;"	n
i2c_sda_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_non_bursting_master_requests;$/;"	n
i2c_sda_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_non_bursting_master_requests;$/;"	n
i2c_sda_s1_readdata	DE2_115_SOPC.v	/^  input            i2c_sda_s1_readdata;$/;"	p
i2c_sda_s1_readdata	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_readdata;$/;"	n
i2c_sda_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            i2c_sda_s1_readdata;$/;"	p
i2c_sda_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_readdata;$/;"	n
i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            i2c_sda_s1_readdata_from_sa;$/;"	p
i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           i2c_sda_s1_readdata_from_sa;$/;"	p
i2c_sda_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_readdata_from_sa;$/;"	n
i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            i2c_sda_s1_readdata_from_sa;$/;"	p
i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_sda_s1_readdata_from_sa;$/;"	p
i2c_sda_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_readdata_from_sa;$/;"	n
i2c_sda_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              i2c_sda_s1_reg_firsttransfer;$/;"	r
i2c_sda_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_sda_s1_reg_firsttransfer;$/;"	r
i2c_sda_s1_reset_n	DE2_115_SOPC.v	/^  output           i2c_sda_s1_reset_n;$/;"	p
i2c_sda_s1_reset_n	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_reset_n;$/;"	n
i2c_sda_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_sda_s1_reset_n;$/;"	p
i2c_sda_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_reset_n;$/;"	n
i2c_sda_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              i2c_sda_s1_slavearbiterlockenable;$/;"	r
i2c_sda_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              i2c_sda_s1_slavearbiterlockenable;$/;"	r
i2c_sda_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_slavearbiterlockenable2;$/;"	n
i2c_sda_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_slavearbiterlockenable2;$/;"	n
i2c_sda_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_unreg_firsttransfer;$/;"	n
i2c_sda_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_unreg_firsttransfer;$/;"	n
i2c_sda_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_waits_for_read;$/;"	n
i2c_sda_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_waits_for_read;$/;"	n
i2c_sda_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_waits_for_write;$/;"	n
i2c_sda_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_waits_for_write;$/;"	n
i2c_sda_s1_write_n	DE2_115_SOPC.v	/^  output           i2c_sda_s1_write_n;$/;"	p
i2c_sda_s1_write_n	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_write_n;$/;"	n
i2c_sda_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_sda_s1_write_n;$/;"	p
i2c_sda_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_write_n;$/;"	n
i2c_sda_s1_writedata	DE2_115_SOPC.v	/^  output           i2c_sda_s1_writedata;$/;"	p
i2c_sda_s1_writedata	DE2_115_SOPC.v	/^  wire             i2c_sda_s1_writedata;$/;"	n
i2c_sda_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           i2c_sda_s1_writedata;$/;"	p
i2c_sda_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             i2c_sda_s1_writedata;$/;"	n
iConfiguration1	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char iConfiguration1;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
iConfiguration_C	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iConfiguration_C;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
iInterface	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iInterface;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
iInterface2	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned char iInterface2;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
iInterface_I0	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iInterface_I0;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
iManufacturer	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iManufacturer;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
iProduct	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iProduct;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
iSerialNumber	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR iSerialNumber;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
i_addr	sdram.v	/^  reg     [ 12: 0] i_addr;$/;"	r
i_addr	verilog_copies/sdram.v	/^  reg     [ 12: 0] i_addr;$/;"	r
i_address	cpu_test_bench.v	/^  input   [ 27: 0] i_address;$/;"	p
i_address	verilog_copies/cpu_test_bench.v	/^  input   [ 27: 0] i_address;$/;"	p
i_cmd	sdram.v	/^  reg     [  3: 0] i_cmd;$/;"	r
i_cmd	verilog_copies/sdram.v	/^  reg     [  3: 0] i_cmd;$/;"	r
i_count	sdram.v	/^  reg     [  2: 0] i_count;$/;"	r
i_count	verilog_copies/sdram.v	/^  reg     [  2: 0] i_count;$/;"	r
i_next	sdram.v	/^  reg     [  2: 0] i_next;$/;"	r
i_next	verilog_copies/sdram.v	/^  reg     [  2: 0] i_next;$/;"	r
i_read	cpu_test_bench.v	/^  input            i_read;$/;"	p
i_read	verilog_copies/cpu_test_bench.v	/^  input            i_read;$/;"	p
i_readdatavalid	cpu_test_bench.v	/^  input            i_readdatavalid;$/;"	p
i_readdatavalid	verilog_copies/cpu_test_bench.v	/^  input            i_readdatavalid;$/;"	p
i_refs	sdram.v	/^  reg     [  2: 0] i_refs;$/;"	r
i_refs	verilog_copies/sdram.v	/^  reg     [  2: 0] i_refs;$/;"	r
i_state	sdram.v	/^  reg     [  2: 0] i_state;$/;"	r
i_state	verilog_copies/sdram.v	/^  reg     [  2: 0] i_state;$/;"	r
idProduct_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR idProduct_H;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idProduct_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR idProduct_L;       $/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idVendor_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR idVendor_H; $/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idVendor_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR idVendor_L;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idata	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	6;"	d
idata	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	18;"	d	file:
ie_any_error	rs232.v	/^  wire             ie_any_error;$/;"	n
ie_any_error	verilog_copies/rs232.v	/^  wire             ie_any_error;$/;"	n
ie_break_detect	rs232.v	/^  wire             ie_break_detect;$/;"	n
ie_break_detect	verilog_copies/rs232.v	/^  wire             ie_break_detect;$/;"	n
ie_dcts	rs232.v	/^  wire             ie_dcts;$/;"	n
ie_dcts	verilog_copies/rs232.v	/^  wire             ie_dcts;$/;"	n
ie_framing_error	rs232.v	/^  wire             ie_framing_error;$/;"	n
ie_framing_error	verilog_copies/rs232.v	/^  wire             ie_framing_error;$/;"	n
ie_parity_error	rs232.v	/^  wire             ie_parity_error;$/;"	n
ie_parity_error	verilog_copies/rs232.v	/^  wire             ie_parity_error;$/;"	n
ie_rx_char_ready	rs232.v	/^  wire             ie_rx_char_ready;$/;"	n
ie_rx_char_ready	verilog_copies/rs232.v	/^  wire             ie_rx_char_ready;$/;"	n
ie_rx_overrun	rs232.v	/^  wire             ie_rx_overrun;$/;"	n
ie_rx_overrun	verilog_copies/rs232.v	/^  wire             ie_rx_overrun;$/;"	n
ie_tx_overrun	rs232.v	/^  wire             ie_tx_overrun;$/;"	n
ie_tx_overrun	verilog_copies/rs232.v	/^  wire             ie_tx_overrun;$/;"	n
ie_tx_ready	rs232.v	/^  wire             ie_tx_ready;$/;"	n
ie_tx_ready	verilog_copies/rs232.v	/^  wire             ie_tx_ready;$/;"	n
ie_tx_shift_empty	rs232.v	/^  wire             ie_tx_shift_empty;$/;"	n
ie_tx_shift_empty	verilog_copies/rs232.v	/^  wire             ie_tx_shift_empty;$/;"	n
ien_AE	jtag_uart.v	/^  reg              ien_AE;$/;"	r
ien_AE	verilog_copies/jtag_uart.v	/^  reg              ien_AE;$/;"	r
ien_AF	jtag_uart.v	/^  reg              ien_AF;$/;"	r
ien_AF	verilog_copies/jtag_uart.v	/^  reg              ien_AF;$/;"	r
in_a_read_cycle	DE2_115_SOPC.v	/^  wire             in_a_read_cycle;$/;"	n
in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             in_a_read_cycle;$/;"	n
in_a_write_cycle	DE2_115_SOPC.v	/^  wire             in_a_write_cycle;$/;"	n
in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             in_a_write_cycle;$/;"	n
in_port	ir.v	/^  input            in_port;$/;"	p
in_port	key.v	/^  input   [  3: 0] in_port;$/;"	p
in_port	sd_wp_n.v	/^  input            in_port;$/;"	p
in_port	sma_in.v	/^  input            in_port;$/;"	p
in_port	sw.v	/^  input   [ 17: 0] in_port;$/;"	p
in_port	verilog_copies/ir.v	/^  input            in_port;$/;"	p
in_port	verilog_copies/key.v	/^  input   [  3: 0] in_port;$/;"	p
in_port	verilog_copies/sd_wp_n.v	/^  input            in_port;$/;"	p
in_port	verilog_copies/sma_in.v	/^  input            in_port;$/;"	p
in_port	verilog_copies/sw.v	/^  input   [ 17: 0] in_port;$/;"	p
in_port_to_the_ir	DE2_115_SOPC.v	/^  input            in_port_to_the_ir;$/;"	p
in_port_to_the_ir	DE2_115_SOPC.v	/^  wire             in_port_to_the_ir;$/;"	n
in_port_to_the_ir	verilog_copies/DE2_115_SOPC.v	/^  input            in_port_to_the_ir;$/;"	p
in_port_to_the_ir	verilog_copies/DE2_115_SOPC.v	/^  wire             in_port_to_the_ir;$/;"	n
in_port_to_the_key	DE2_115_SOPC.v	/^  input   [  3: 0] in_port_to_the_key;$/;"	p
in_port_to_the_key	DE2_115_SOPC.v	/^  wire    [  3: 0] in_port_to_the_key;$/;"	n
in_port_to_the_key	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] in_port_to_the_key;$/;"	p
in_port_to_the_key	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] in_port_to_the_key;$/;"	n
in_port_to_the_sd_wp_n	DE2_115_SOPC.v	/^  input            in_port_to_the_sd_wp_n;$/;"	p
in_port_to_the_sd_wp_n	DE2_115_SOPC.v	/^  wire             in_port_to_the_sd_wp_n;$/;"	n
in_port_to_the_sd_wp_n	verilog_copies/DE2_115_SOPC.v	/^  input            in_port_to_the_sd_wp_n;$/;"	p
in_port_to_the_sd_wp_n	verilog_copies/DE2_115_SOPC.v	/^  wire             in_port_to_the_sd_wp_n;$/;"	n
in_port_to_the_sma_in	DE2_115_SOPC.v	/^  input            in_port_to_the_sma_in;$/;"	p
in_port_to_the_sma_in	DE2_115_SOPC.v	/^  wire             in_port_to_the_sma_in;$/;"	n
in_port_to_the_sma_in	verilog_copies/DE2_115_SOPC.v	/^  input            in_port_to_the_sma_in;$/;"	p
in_port_to_the_sma_in	verilog_copies/DE2_115_SOPC.v	/^  wire             in_port_to_the_sma_in;$/;"	n
in_port_to_the_sw	DE2_115_SOPC.v	/^  input   [ 17: 0] in_port_to_the_sw;$/;"	p
in_port_to_the_sw	DE2_115_SOPC.v	/^  wire    [ 17: 0] in_port_to_the_sw;$/;"	n
in_port_to_the_sw	verilog_copies/DE2_115_SOPC.v	/^  input   [ 17: 0] in_port_to_the_sw;$/;"	p
in_port_to_the_sw	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] in_port_to_the_sw;$/;"	n
inclk	altpll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	altpll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	pll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	pll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	verilog_copies/altpll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	verilog_copies/altpll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	verilog_copies/pll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	verilog_copies/pll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk0	altpllpll_0.v	/^	input	  inclk0;$/;"	p
inclk0	altpllpll_0_bb.v	/^	input	  inclk0;$/;"	p
inclk0	altpllpll_bb.v	/^	input	  inclk0;$/;"	p
inclk0	verilog_copies/altpllpll_0.v	/^	input	  inclk0;$/;"	p
inclk0	verilog_copies/altpllpll_0_bb.v	/^	input	  inclk0;$/;"	p
inclk0	verilog_copies/altpllpll_bb.v	/^	input	  inclk0;$/;"	p
incoming_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  input   [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	p
incoming_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  output  [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	p
incoming_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  reg     [  7: 0] incoming_tri_state_bridge_flash_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_INPUT_REGISTER=ON"  *\/;$/;"	r
incoming_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  wire    [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	n
incoming_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	p
incoming_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	p
incoming_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] incoming_tri_state_bridge_flash_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_INPUT_REGISTER=ON"  *\/;$/;"	r
incoming_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] incoming_tri_state_bridge_flash_data;$/;"	n
incoming_tri_state_bridge_flash_data_bit_0_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_0_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_0_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_0_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_1_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_1_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_1_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_1_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_2_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_2_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_2_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_2_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_3_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_3_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_3_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_3_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_4_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_4_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_4_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_4_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_5_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_5_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_5_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_5_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_6_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_6_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_6_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_6_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_7_is_x	DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_7_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_bit_7_is_x	verilog_copies/DE2_115_SOPC.v	/^  wire             incoming_tri_state_bridge_flash_data_bit_7_is_x;$/;"	n
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	DE2_115_SOPC.v	/^  input   [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	p
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	DE2_115_SOPC.v	/^  output  [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	p
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	DE2_115_SOPC.v	/^  wire    [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	n
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	p
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	p
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0;$/;"	n
incr_addr	jtag_uart.v	/^  input            incr_addr;$/;"	p
incr_addr	rs232.v	/^  input            incr_addr;$/;"	p
incr_addr	verilog_copies/jtag_uart.v	/^  input            incr_addr;$/;"	p
incr_addr	verilog_copies/rs232.v	/^  input            incr_addr;$/;"	p
index	sdram_test_component.v	/^  wire    [  2: 0] index;$/;"	n
index	verilog_copies/sdram_test_component.v	/^  wire    [  2: 0] index;$/;"	n
init_done	sdram.v	/^  reg              init_done;$/;"	r
init_done	verilog_copies/sdram.v	/^  reg              init_done;$/;"	r
inport	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	12;"	d
interactive	jtag_uart.v	/^   wire       interactive = 1'b0 ; \/\/ '$/;"	n
interactive	rs232.v	/^   wire       interactive = 1'b0 ; \/\/ '$/;"	n
interactive	verilog_copies/jtag_uart.v	/^   wire       interactive = 1'b0 ; \/\/ '$/;"	n
interactive	verilog_copies/rs232.v	/^   wire       interactive = 1'b0 ; \/\/ '$/;"	n
internal_counter	timer.v	/^  reg     [ 31: 0] internal_counter;$/;"	r
internal_counter	verilog_copies/timer.v	/^  reg     [ 31: 0] internal_counter;$/;"	r
internal_master_address	clock_crossing_io.v	/^  wire    [  6: 0] internal_master_address;$/;"	n
internal_master_address	verilog_copies/clock_crossing_io.v	/^  wire    [  6: 0] internal_master_address;$/;"	n
internal_master_read	clock_crossing_io.v	/^  wire             internal_master_read;$/;"	n
internal_master_read	verilog_copies/clock_crossing_io.v	/^  wire             internal_master_read;$/;"	n
internal_master_write	clock_crossing_io.v	/^  wire             internal_master_write;$/;"	n
internal_master_write	verilog_copies/clock_crossing_io.v	/^  wire             internal_master_write;$/;"	n
ioRequest	software/DE2_115_NIOS_DEVICE_LED/DE2_70_NIOS_DEVICE_LED.c	/^IO_REQUEST idata ioRequest; \/\/USBCHECK_DEVICE_STATES defined in COMMON.h$/;"	v
io_dir	DE2_115_NIOS_DEVICE_LED.v	/^wire io_dir;$/;"	n
io_dir	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire io_dir;$/;"	n
ipen_AE	jtag_uart.v	/^  wire             ipen_AE;$/;"	n
ipen_AE	verilog_copies/jtag_uart.v	/^  wire             ipen_AE;$/;"	n
ipen_AF	jtag_uart.v	/^  wire             ipen_AF;$/;"	n
ipen_AF	verilog_copies/jtag_uart.v	/^  wire             ipen_AF;$/;"	n
ir	cpu_jtag_debug_module_sysclk.v	/^  reg     [  1: 0] ir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,R101\\""  *\/;$/;"	r
ir	ir.v	/^module ir ($/;"	m
ir	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg     [  1: 0] ir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,R101\\""  *\/;$/;"	r
ir	verilog_copies/ir.v	/^module ir ($/;"	m
ir_in	cpu_jtag_debug_module_sysclk.v	/^  input   [  1: 0] ir_in;$/;"	p
ir_in	cpu_jtag_debug_module_tck.v	/^  input   [  1: 0] ir_in;$/;"	p
ir_in	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  input   [  1: 0] ir_in;$/;"	p
ir_in	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input   [  1: 0] ir_in;$/;"	p
ir_out	cpu_jtag_debug_module_tck.v	/^  output  [  1: 0] ir_out;$/;"	p
ir_out	cpu_jtag_debug_module_tck.v	/^  reg     [  1: 0] ir_out;$/;"	r
ir_out	verilog_copies/cpu_jtag_debug_module_tck.v	/^  output  [  1: 0] ir_out;$/;"	p
ir_out	verilog_copies/cpu_jtag_debug_module_tck.v	/^  reg     [  1: 0] ir_out;$/;"	r
ir_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] ir_s1_address;$/;"	p
ir_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] ir_s1_address;$/;"	n
ir_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] ir_s1_address;$/;"	p
ir_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] ir_s1_address;$/;"	n
ir_s1_allgrants	DE2_115_SOPC.v	/^  wire             ir_s1_allgrants;$/;"	n
ir_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_allgrants;$/;"	n
ir_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             ir_s1_allow_new_arb_cycle;$/;"	n
ir_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_allow_new_arb_cycle;$/;"	n
ir_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             ir_s1_any_bursting_master_saved_grant;$/;"	n
ir_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_any_bursting_master_saved_grant;$/;"	n
ir_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             ir_s1_any_continuerequest;$/;"	n
ir_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_any_continuerequest;$/;"	n
ir_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             ir_s1_arb_counter_enable;$/;"	n
ir_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_arb_counter_enable;$/;"	n
ir_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              ir_s1_arb_share_counter;$/;"	r
ir_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              ir_s1_arb_share_counter;$/;"	r
ir_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             ir_s1_arb_share_counter_next_value;$/;"	n
ir_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_arb_share_counter_next_value;$/;"	n
ir_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             ir_s1_arb_share_set_values;$/;"	n
ir_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_arb_share_set_values;$/;"	n
ir_s1_arbitrator	DE2_115_SOPC.v	/^module ir_s1_arbitrator ($/;"	m
ir_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module ir_s1_arbitrator ($/;"	m
ir_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             ir_s1_beginbursttransfer_internal;$/;"	n
ir_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_beginbursttransfer_internal;$/;"	n
ir_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             ir_s1_begins_xfer;$/;"	n
ir_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_begins_xfer;$/;"	n
ir_s1_end_xfer	DE2_115_SOPC.v	/^  wire             ir_s1_end_xfer;$/;"	n
ir_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_end_xfer;$/;"	n
ir_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             ir_s1_firsttransfer;$/;"	n
ir_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_firsttransfer;$/;"	n
ir_s1_grant_vector	DE2_115_SOPC.v	/^  wire             ir_s1_grant_vector;$/;"	n
ir_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_grant_vector;$/;"	n
ir_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             ir_s1_in_a_read_cycle;$/;"	n
ir_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_in_a_read_cycle;$/;"	n
ir_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             ir_s1_in_a_write_cycle;$/;"	n
ir_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_in_a_write_cycle;$/;"	n
ir_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             ir_s1_master_qreq_vector;$/;"	n
ir_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_master_qreq_vector;$/;"	n
ir_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             ir_s1_non_bursting_master_requests;$/;"	n
ir_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_non_bursting_master_requests;$/;"	n
ir_s1_readdata	DE2_115_SOPC.v	/^  input            ir_s1_readdata;$/;"	p
ir_s1_readdata	DE2_115_SOPC.v	/^  wire             ir_s1_readdata;$/;"	n
ir_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            ir_s1_readdata;$/;"	p
ir_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_readdata;$/;"	n
ir_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            ir_s1_readdata_from_sa;$/;"	p
ir_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           ir_s1_readdata_from_sa;$/;"	p
ir_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             ir_s1_readdata_from_sa;$/;"	n
ir_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            ir_s1_readdata_from_sa;$/;"	p
ir_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           ir_s1_readdata_from_sa;$/;"	p
ir_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_readdata_from_sa;$/;"	n
ir_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              ir_s1_reg_firsttransfer;$/;"	r
ir_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              ir_s1_reg_firsttransfer;$/;"	r
ir_s1_reset_n	DE2_115_SOPC.v	/^  output           ir_s1_reset_n;$/;"	p
ir_s1_reset_n	DE2_115_SOPC.v	/^  wire             ir_s1_reset_n;$/;"	n
ir_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           ir_s1_reset_n;$/;"	p
ir_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_reset_n;$/;"	n
ir_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              ir_s1_slavearbiterlockenable;$/;"	r
ir_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              ir_s1_slavearbiterlockenable;$/;"	r
ir_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             ir_s1_slavearbiterlockenable2;$/;"	n
ir_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_slavearbiterlockenable2;$/;"	n
ir_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             ir_s1_unreg_firsttransfer;$/;"	n
ir_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_unreg_firsttransfer;$/;"	n
ir_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             ir_s1_waits_for_read;$/;"	n
ir_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_waits_for_read;$/;"	n
ir_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             ir_s1_waits_for_write;$/;"	n
ir_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             ir_s1_waits_for_write;$/;"	n
irq	key.v	/^  output           irq;$/;"	p
irq	key.v	/^  wire             irq;$/;"	n
irq	rs232.v	/^  output           irq;$/;"	p
irq	rs232.v	/^  reg              irq;$/;"	r
irq	rs232.v	/^  wire             irq;$/;"	n
irq	sw.v	/^  output           irq;$/;"	p
irq	sw.v	/^  wire             irq;$/;"	n
irq	timer.v	/^  output           irq;$/;"	p
irq	timer.v	/^  wire             irq;$/;"	n
irq	verilog_copies/key.v	/^  output           irq;$/;"	p
irq	verilog_copies/key.v	/^  wire             irq;$/;"	n
irq	verilog_copies/rs232.v	/^  output           irq;$/;"	p
irq	verilog_copies/rs232.v	/^  reg              irq;$/;"	r
irq	verilog_copies/rs232.v	/^  wire             irq;$/;"	n
irq	verilog_copies/sw.v	/^  output           irq;$/;"	p
irq	verilog_copies/sw.v	/^  wire             irq;$/;"	n
irq	verilog_copies/timer.v	/^  output           irq;$/;"	p
irq	verilog_copies/timer.v	/^  wire             irq;$/;"	n
irq_mask	key.v	/^  reg     [  3: 0] irq_mask;$/;"	r
irq_mask	sw.v	/^  reg     [ 17: 0] irq_mask;$/;"	r
irq_mask	verilog_copies/key.v	/^  reg     [  3: 0] irq_mask;$/;"	r
irq_mask	verilog_copies/sw.v	/^  reg     [ 17: 0] irq_mask;$/;"	r
is_break	rs232.v	/^  wire             is_break;$/;"	n
is_break	verilog_copies/rs232.v	/^  wire             is_break;$/;"	n
is_framing_error	rs232.v	/^  wire             is_framing_error;$/;"	n
is_framing_error	verilog_copies/rs232.v	/^  wire             is_framing_error;$/;"	n
is_left_ch	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^wire is_left_ch;$/;"	n
is_left_ch	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^wire						is_left_ch;$/;"	n
j	ip/TERASIC_SEG7/SEG7_IF.v	/^		integer j;$/;"	r
jdo	cpu_jtag_debug_module_sysclk.v	/^  output  [ 37: 0] jdo;$/;"	p
jdo	cpu_jtag_debug_module_sysclk.v	/^  reg     [ 37: 0] jdo \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,R101\\""  *\/;$/;"	r
jdo	cpu_jtag_debug_module_wrapper.v	/^  output  [ 37: 0] jdo;$/;"	p
jdo	cpu_jtag_debug_module_wrapper.v	/^  wire    [ 37: 0] jdo;$/;"	n
jdo	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output  [ 37: 0] jdo;$/;"	p
jdo	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg     [ 37: 0] jdo \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,R101\\""  *\/;$/;"	r
jdo	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output  [ 37: 0] jdo;$/;"	p
jdo	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire    [ 37: 0] jdo;$/;"	n
jrst_n	cpu_jtag_debug_module_tck.v	/^  output           jrst_n;$/;"	p
jrst_n	cpu_jtag_debug_module_tck.v	/^  wire             jrst_n;$/;"	n
jrst_n	cpu_jtag_debug_module_wrapper.v	/^  output           jrst_n;$/;"	p
jrst_n	cpu_jtag_debug_module_wrapper.v	/^  wire             jrst_n;$/;"	n
jrst_n	verilog_copies/cpu_jtag_debug_module_tck.v	/^  output           jrst_n;$/;"	p
jrst_n	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             jrst_n;$/;"	n
jrst_n	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           jrst_n;$/;"	p
jrst_n	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             jrst_n;$/;"	n
jtag_state_rti	cpu_jtag_debug_module_tck.v	/^  input            jtag_state_rti;$/;"	p
jtag_state_rti	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            jtag_state_rti;$/;"	p
jtag_uart	jtag_uart.v	/^module jtag_uart ($/;"	m
jtag_uart	verilog_copies/jtag_uart.v	/^module jtag_uart ($/;"	m
jtag_uart_avalon_jtag_slave_address	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_address;$/;"	p
jtag_uart_avalon_jtag_slave_address	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_address;$/;"	n
jtag_uart_avalon_jtag_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_address;$/;"	p
jtag_uart_avalon_jtag_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_address;$/;"	n
jtag_uart_avalon_jtag_slave_allgrants	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_allgrants;$/;"	n
jtag_uart_avalon_jtag_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_allgrants;$/;"	n
jtag_uart_avalon_jtag_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_allow_new_arb_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_allow_new_arb_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_any_bursting_master_saved_grant;$/;"	n
jtag_uart_avalon_jtag_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_any_bursting_master_saved_grant;$/;"	n
jtag_uart_avalon_jtag_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_any_continuerequest;$/;"	n
jtag_uart_avalon_jtag_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_any_continuerequest;$/;"	n
jtag_uart_avalon_jtag_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_arb_counter_enable;$/;"	n
jtag_uart_avalon_jtag_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_arb_counter_enable;$/;"	n
jtag_uart_avalon_jtag_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_counter;$/;"	r
jtag_uart_avalon_jtag_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_counter;$/;"	r
jtag_uart_avalon_jtag_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_counter_next_value;$/;"	n
jtag_uart_avalon_jtag_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_counter_next_value;$/;"	n
jtag_uart_avalon_jtag_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_set_values;$/;"	n
jtag_uart_avalon_jtag_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] jtag_uart_avalon_jtag_slave_arb_share_set_values;$/;"	n
jtag_uart_avalon_jtag_slave_arbitrator	DE2_115_SOPC.v	/^module jtag_uart_avalon_jtag_slave_arbitrator ($/;"	m
jtag_uart_avalon_jtag_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module jtag_uart_avalon_jtag_slave_arbitrator ($/;"	m
jtag_uart_avalon_jtag_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_beginbursttransfer_internal;$/;"	n
jtag_uart_avalon_jtag_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_beginbursttransfer_internal;$/;"	n
jtag_uart_avalon_jtag_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_begins_xfer;$/;"	n
jtag_uart_avalon_jtag_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_begins_xfer;$/;"	n
jtag_uart_avalon_jtag_slave_chipselect	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_chipselect;$/;"	p
jtag_uart_avalon_jtag_slave_chipselect	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_chipselect;$/;"	n
jtag_uart_avalon_jtag_slave_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_chipselect;$/;"	p
jtag_uart_avalon_jtag_slave_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_chipselect;$/;"	n
jtag_uart_avalon_jtag_slave_dataavailable	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_dataavailable;$/;"	p
jtag_uart_avalon_jtag_slave_dataavailable	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_dataavailable;$/;"	n
jtag_uart_avalon_jtag_slave_dataavailable	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_dataavailable;$/;"	p
jtag_uart_avalon_jtag_slave_dataavailable	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_dataavailable;$/;"	n
jtag_uart_avalon_jtag_slave_dataavailable_from_sa	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_dataavailable_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_dataavailable_from_sa	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_dataavailable_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_dataavailable_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_dataavailable_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_dataavailable_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_dataavailable_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_end_xfer	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_end_xfer;$/;"	n
jtag_uart_avalon_jtag_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_end_xfer;$/;"	n
jtag_uart_avalon_jtag_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_firsttransfer;$/;"	n
jtag_uart_avalon_jtag_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_firsttransfer;$/;"	n
jtag_uart_avalon_jtag_slave_grant_vector	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_grant_vector;$/;"	n
jtag_uart_avalon_jtag_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_grant_vector;$/;"	n
jtag_uart_avalon_jtag_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_in_a_read_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_in_a_read_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_in_a_write_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_in_a_write_cycle;$/;"	n
jtag_uart_avalon_jtag_slave_irq	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_irq;$/;"	p
jtag_uart_avalon_jtag_slave_irq	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_irq;$/;"	n
jtag_uart_avalon_jtag_slave_irq	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_irq;$/;"	p
jtag_uart_avalon_jtag_slave_irq	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_irq;$/;"	n
jtag_uart_avalon_jtag_slave_irq_from_sa	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_irq_from_sa	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_irq_from_sa	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_irq_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_master_qreq_vector;$/;"	n
jtag_uart_avalon_jtag_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_master_qreq_vector;$/;"	n
jtag_uart_avalon_jtag_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_non_bursting_master_requests;$/;"	n
jtag_uart_avalon_jtag_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_non_bursting_master_requests;$/;"	n
jtag_uart_avalon_jtag_slave_read_n	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_read_n;$/;"	p
jtag_uart_avalon_jtag_slave_read_n	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_read_n;$/;"	n
jtag_uart_avalon_jtag_slave_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_read_n;$/;"	p
jtag_uart_avalon_jtag_slave_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_read_n;$/;"	n
jtag_uart_avalon_jtag_slave_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] jtag_uart_avalon_jtag_slave_readdata;$/;"	p
jtag_uart_avalon_jtag_slave_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_readdata;$/;"	n
jtag_uart_avalon_jtag_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] jtag_uart_avalon_jtag_slave_readdata;$/;"	p
jtag_uart_avalon_jtag_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_readdata;$/;"	n
jtag_uart_avalon_jtag_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_readdata_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_readyfordata	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_readyfordata;$/;"	p
jtag_uart_avalon_jtag_slave_readyfordata	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_readyfordata;$/;"	n
jtag_uart_avalon_jtag_slave_readyfordata	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_readyfordata;$/;"	p
jtag_uart_avalon_jtag_slave_readyfordata	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_readyfordata;$/;"	n
jtag_uart_avalon_jtag_slave_readyfordata_from_sa	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_readyfordata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readyfordata_from_sa	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_readyfordata_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_readyfordata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_readyfordata_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_readyfordata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_readyfordata_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              jtag_uart_avalon_jtag_slave_reg_firsttransfer;$/;"	r
jtag_uart_avalon_jtag_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              jtag_uart_avalon_jtag_slave_reg_firsttransfer;$/;"	r
jtag_uart_avalon_jtag_slave_reset_n	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_reset_n;$/;"	p
jtag_uart_avalon_jtag_slave_reset_n	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_reset_n;$/;"	n
jtag_uart_avalon_jtag_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_reset_n;$/;"	p
jtag_uart_avalon_jtag_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_reset_n;$/;"	n
jtag_uart_avalon_jtag_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              jtag_uart_avalon_jtag_slave_slavearbiterlockenable;$/;"	r
jtag_uart_avalon_jtag_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              jtag_uart_avalon_jtag_slave_slavearbiterlockenable;$/;"	r
jtag_uart_avalon_jtag_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_slavearbiterlockenable2;$/;"	n
jtag_uart_avalon_jtag_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_slavearbiterlockenable2;$/;"	n
jtag_uart_avalon_jtag_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_unreg_firsttransfer;$/;"	n
jtag_uart_avalon_jtag_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_unreg_firsttransfer;$/;"	n
jtag_uart_avalon_jtag_slave_waitrequest	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_waitrequest;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waitrequest;$/;"	n
jtag_uart_avalon_jtag_slave_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_waitrequest;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waitrequest;$/;"	n
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	p
jtag_uart_avalon_jtag_slave_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waitrequest_from_sa;$/;"	n
jtag_uart_avalon_jtag_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waits_for_read;$/;"	n
jtag_uart_avalon_jtag_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waits_for_read;$/;"	n
jtag_uart_avalon_jtag_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waits_for_write;$/;"	n
jtag_uart_avalon_jtag_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_waits_for_write;$/;"	n
jtag_uart_avalon_jtag_slave_write_n	DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_write_n;$/;"	p
jtag_uart_avalon_jtag_slave_write_n	DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_write_n;$/;"	n
jtag_uart_avalon_jtag_slave_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           jtag_uart_avalon_jtag_slave_write_n;$/;"	p
jtag_uart_avalon_jtag_slave_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             jtag_uart_avalon_jtag_slave_write_n;$/;"	n
jtag_uart_avalon_jtag_slave_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] jtag_uart_avalon_jtag_slave_writedata;$/;"	p
jtag_uart_avalon_jtag_slave_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_writedata;$/;"	n
jtag_uart_avalon_jtag_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] jtag_uart_avalon_jtag_slave_writedata;$/;"	p
jtag_uart_avalon_jtag_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] jtag_uart_avalon_jtag_slave_writedata;$/;"	n
jtag_uart_drom_module	jtag_uart.v	/^module jtag_uart_drom_module ($/;"	m
jtag_uart_drom_module	verilog_copies/jtag_uart.v	/^module jtag_uart_drom_module ($/;"	m
jtag_uart_log_module	jtag_uart.v	/^module jtag_uart_log_module ($/;"	m
jtag_uart_log_module	verilog_copies/jtag_uart.v	/^module jtag_uart_log_module ($/;"	m
jtag_uart_scfifo_r	jtag_uart.v	/^module jtag_uart_scfifo_r ($/;"	m
jtag_uart_scfifo_r	verilog_copies/jtag_uart.v	/^module jtag_uart_scfifo_r ($/;"	m
jtag_uart_scfifo_w	jtag_uart.v	/^module jtag_uart_scfifo_w ($/;"	m
jtag_uart_scfifo_w	verilog_copies/jtag_uart.v	/^module jtag_uart_scfifo_w ($/;"	m
jtag_uart_sim_scfifo_r	jtag_uart.v	/^module jtag_uart_sim_scfifo_r ($/;"	m
jtag_uart_sim_scfifo_r	verilog_copies/jtag_uart.v	/^module jtag_uart_sim_scfifo_r ($/;"	m
jtag_uart_sim_scfifo_w	jtag_uart.v	/^module jtag_uart_sim_scfifo_w ($/;"	m
jtag_uart_sim_scfifo_w	verilog_copies/jtag_uart.v	/^module jtag_uart_sim_scfifo_w ($/;"	m
jxuir	cpu_jtag_debug_module_sysclk.v	/^  reg              jxuir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
jxuir	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg              jxuir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
k	ip/TERASIC_SEG7/SEG7_IF.v	/^		integer k;$/;"	r
key	key.v	/^module key ($/;"	m
key	verilog_copies/key.v	/^module key ($/;"	m
key_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] key_s1_address;$/;"	p
key_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] key_s1_address;$/;"	n
key_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] key_s1_address;$/;"	p
key_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] key_s1_address;$/;"	n
key_s1_allgrants	DE2_115_SOPC.v	/^  wire             key_s1_allgrants;$/;"	n
key_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_allgrants;$/;"	n
key_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             key_s1_allow_new_arb_cycle;$/;"	n
key_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_allow_new_arb_cycle;$/;"	n
key_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             key_s1_any_bursting_master_saved_grant;$/;"	n
key_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_any_bursting_master_saved_grant;$/;"	n
key_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             key_s1_any_continuerequest;$/;"	n
key_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_any_continuerequest;$/;"	n
key_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             key_s1_arb_counter_enable;$/;"	n
key_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_arb_counter_enable;$/;"	n
key_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              key_s1_arb_share_counter;$/;"	r
key_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              key_s1_arb_share_counter;$/;"	r
key_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             key_s1_arb_share_counter_next_value;$/;"	n
key_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_arb_share_counter_next_value;$/;"	n
key_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             key_s1_arb_share_set_values;$/;"	n
key_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_arb_share_set_values;$/;"	n
key_s1_arbitrator	DE2_115_SOPC.v	/^module key_s1_arbitrator ($/;"	m
key_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module key_s1_arbitrator ($/;"	m
key_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             key_s1_beginbursttransfer_internal;$/;"	n
key_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_beginbursttransfer_internal;$/;"	n
key_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             key_s1_begins_xfer;$/;"	n
key_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_begins_xfer;$/;"	n
key_s1_chipselect	DE2_115_SOPC.v	/^  output           key_s1_chipselect;$/;"	p
key_s1_chipselect	DE2_115_SOPC.v	/^  wire             key_s1_chipselect;$/;"	n
key_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           key_s1_chipselect;$/;"	p
key_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_chipselect;$/;"	n
key_s1_end_xfer	DE2_115_SOPC.v	/^  wire             key_s1_end_xfer;$/;"	n
key_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_end_xfer;$/;"	n
key_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             key_s1_firsttransfer;$/;"	n
key_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_firsttransfer;$/;"	n
key_s1_grant_vector	DE2_115_SOPC.v	/^  wire             key_s1_grant_vector;$/;"	n
key_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_grant_vector;$/;"	n
key_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             key_s1_in_a_read_cycle;$/;"	n
key_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_in_a_read_cycle;$/;"	n
key_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             key_s1_in_a_write_cycle;$/;"	n
key_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_in_a_write_cycle;$/;"	n
key_s1_irq	DE2_115_SOPC.v	/^  input            key_s1_irq;$/;"	p
key_s1_irq	DE2_115_SOPC.v	/^  wire             key_s1_irq;$/;"	n
key_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  input            key_s1_irq;$/;"	p
key_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_irq;$/;"	n
key_s1_irq_from_sa	DE2_115_SOPC.v	/^  input            key_s1_irq_from_sa;$/;"	p
key_s1_irq_from_sa	DE2_115_SOPC.v	/^  output           key_s1_irq_from_sa;$/;"	p
key_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             key_s1_irq_from_sa;$/;"	n
key_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            key_s1_irq_from_sa;$/;"	p
key_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           key_s1_irq_from_sa;$/;"	p
key_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_irq_from_sa;$/;"	n
key_s1_irq_from_sa_clock_crossing_cpu_data_master_module	DE2_115_SOPC.v	/^module key_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
key_s1_irq_from_sa_clock_crossing_cpu_data_master_module	verilog_copies/DE2_115_SOPC.v	/^module key_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
key_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             key_s1_master_qreq_vector;$/;"	n
key_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_master_qreq_vector;$/;"	n
key_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             key_s1_non_bursting_master_requests;$/;"	n
key_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_non_bursting_master_requests;$/;"	n
key_s1_readdata	DE2_115_SOPC.v	/^  input   [  3: 0] key_s1_readdata;$/;"	p
key_s1_readdata	DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_readdata;$/;"	n
key_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] key_s1_readdata;$/;"	p
key_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_readdata;$/;"	n
key_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [  3: 0] key_s1_readdata_from_sa;$/;"	p
key_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [  3: 0] key_s1_readdata_from_sa;$/;"	p
key_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_readdata_from_sa;$/;"	n
key_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] key_s1_readdata_from_sa;$/;"	p
key_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] key_s1_readdata_from_sa;$/;"	p
key_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_readdata_from_sa;$/;"	n
key_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              key_s1_reg_firsttransfer;$/;"	r
key_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              key_s1_reg_firsttransfer;$/;"	r
key_s1_reset_n	DE2_115_SOPC.v	/^  output           key_s1_reset_n;$/;"	p
key_s1_reset_n	DE2_115_SOPC.v	/^  wire             key_s1_reset_n;$/;"	n
key_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           key_s1_reset_n;$/;"	p
key_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_reset_n;$/;"	n
key_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              key_s1_slavearbiterlockenable;$/;"	r
key_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              key_s1_slavearbiterlockenable;$/;"	r
key_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             key_s1_slavearbiterlockenable2;$/;"	n
key_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_slavearbiterlockenable2;$/;"	n
key_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             key_s1_unreg_firsttransfer;$/;"	n
key_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_unreg_firsttransfer;$/;"	n
key_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             key_s1_waits_for_read;$/;"	n
key_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_waits_for_read;$/;"	n
key_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             key_s1_waits_for_write;$/;"	n
key_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_waits_for_write;$/;"	n
key_s1_write_n	DE2_115_SOPC.v	/^  output           key_s1_write_n;$/;"	p
key_s1_write_n	DE2_115_SOPC.v	/^  wire             key_s1_write_n;$/;"	n
key_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           key_s1_write_n;$/;"	p
key_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             key_s1_write_n;$/;"	n
key_s1_writedata	DE2_115_SOPC.v	/^  output  [  3: 0] key_s1_writedata;$/;"	p
key_s1_writedata	DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_writedata;$/;"	n
key_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] key_s1_writedata;$/;"	p
key_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] key_s1_writedata;$/;"	n
ktb	DE2_115_SOPC_sim/atail-f.pl	/^sub ktb {			# kick the bucket if file disappears$/;"	s
last_cycle_cpu_data_master_granted_slave_cfi_flash_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_cfi_flash_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_cfi_flash_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module;$/;"	r
last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module;$/;"	r
last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_sdram_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_sdram_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_sdram_s1;$/;"	r
last_cycle_cpu_data_master_granted_slave_sram_avalon_slave	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_sram_avalon_slave;$/;"	r
last_cycle_cpu_data_master_granted_slave_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_data_master_granted_slave_sram_avalon_slave;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_sdram_s1	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_sdram_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_sdram_s1	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_sdram_s1;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave	DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave;$/;"	r
last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave	verilog_copies/DE2_115_SOPC.v	/^  reg              last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave;$/;"	r
latency	sdram_test_component.v	/^  reg     [  2: 0] latency;$/;"	r
latency	verilog_copies/sdram_test_component.v	/^  reg     [  2: 0] latency;$/;"	r
latency_load_value	DE2_115_SOPC.v	/^  wire             latency_load_value;$/;"	n
latency_load_value	DE2_115_SOPC.v	/^  wire    [  1: 0] latency_load_value;$/;"	n
latency_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire             latency_load_value;$/;"	n
latency_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] latency_load_value;$/;"	n
lcd	lcd.v	/^module lcd ($/;"	m
lcd	verilog_copies/lcd.v	/^module lcd ($/;"	m
lcd_control_slave_address	DE2_115_SOPC.v	/^  output  [  1: 0] lcd_control_slave_address;$/;"	p
lcd_control_slave_address	DE2_115_SOPC.v	/^  wire    [  1: 0] lcd_control_slave_address;$/;"	n
lcd_control_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] lcd_control_slave_address;$/;"	p
lcd_control_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] lcd_control_slave_address;$/;"	n
lcd_control_slave_allgrants	DE2_115_SOPC.v	/^  wire             lcd_control_slave_allgrants;$/;"	n
lcd_control_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_allgrants;$/;"	n
lcd_control_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             lcd_control_slave_allow_new_arb_cycle;$/;"	n
lcd_control_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_allow_new_arb_cycle;$/;"	n
lcd_control_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             lcd_control_slave_any_bursting_master_saved_grant;$/;"	n
lcd_control_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_any_bursting_master_saved_grant;$/;"	n
lcd_control_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             lcd_control_slave_any_continuerequest;$/;"	n
lcd_control_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_any_continuerequest;$/;"	n
lcd_control_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_counter_enable;$/;"	n
lcd_control_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_counter_enable;$/;"	n
lcd_control_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg              lcd_control_slave_arb_share_counter;$/;"	r
lcd_control_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              lcd_control_slave_arb_share_counter;$/;"	r
lcd_control_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_share_counter_next_value;$/;"	n
lcd_control_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_share_counter_next_value;$/;"	n
lcd_control_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_share_set_values;$/;"	n
lcd_control_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_arb_share_set_values;$/;"	n
lcd_control_slave_arbitrator	DE2_115_SOPC.v	/^module lcd_control_slave_arbitrator ($/;"	m
lcd_control_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module lcd_control_slave_arbitrator ($/;"	m
lcd_control_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             lcd_control_slave_beginbursttransfer_internal;$/;"	n
lcd_control_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_beginbursttransfer_internal;$/;"	n
lcd_control_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             lcd_control_slave_begins_xfer;$/;"	n
lcd_control_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_begins_xfer;$/;"	n
lcd_control_slave_begintransfer	DE2_115_SOPC.v	/^  output           lcd_control_slave_begintransfer;$/;"	p
lcd_control_slave_begintransfer	DE2_115_SOPC.v	/^  wire             lcd_control_slave_begintransfer;$/;"	n
lcd_control_slave_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  output           lcd_control_slave_begintransfer;$/;"	p
lcd_control_slave_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_begintransfer;$/;"	n
lcd_control_slave_counter_load_value	DE2_115_SOPC.v	/^  wire    [  2: 0] lcd_control_slave_counter_load_value;$/;"	n
lcd_control_slave_counter_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] lcd_control_slave_counter_load_value;$/;"	n
lcd_control_slave_end_xfer	DE2_115_SOPC.v	/^  wire             lcd_control_slave_end_xfer;$/;"	n
lcd_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_end_xfer;$/;"	n
lcd_control_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             lcd_control_slave_firsttransfer;$/;"	n
lcd_control_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_firsttransfer;$/;"	n
lcd_control_slave_grant_vector	DE2_115_SOPC.v	/^  wire             lcd_control_slave_grant_vector;$/;"	n
lcd_control_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_grant_vector;$/;"	n
lcd_control_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             lcd_control_slave_in_a_read_cycle;$/;"	n
lcd_control_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_in_a_read_cycle;$/;"	n
lcd_control_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             lcd_control_slave_in_a_write_cycle;$/;"	n
lcd_control_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_in_a_write_cycle;$/;"	n
lcd_control_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             lcd_control_slave_master_qreq_vector;$/;"	n
lcd_control_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_master_qreq_vector;$/;"	n
lcd_control_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             lcd_control_slave_non_bursting_master_requests;$/;"	n
lcd_control_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_non_bursting_master_requests;$/;"	n
lcd_control_slave_pretend_byte_enable	DE2_115_SOPC.v	/^  wire             lcd_control_slave_pretend_byte_enable;$/;"	n
lcd_control_slave_pretend_byte_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_pretend_byte_enable;$/;"	n
lcd_control_slave_read	DE2_115_SOPC.v	/^  output           lcd_control_slave_read;$/;"	p
lcd_control_slave_read	DE2_115_SOPC.v	/^  wire             lcd_control_slave_read;$/;"	n
lcd_control_slave_read	verilog_copies/DE2_115_SOPC.v	/^  output           lcd_control_slave_read;$/;"	p
lcd_control_slave_read	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_read;$/;"	n
lcd_control_slave_readdata	DE2_115_SOPC.v	/^  input   [  7: 0] lcd_control_slave_readdata;$/;"	p
lcd_control_slave_readdata	DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_readdata;$/;"	n
lcd_control_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] lcd_control_slave_readdata;$/;"	p
lcd_control_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_readdata;$/;"	n
lcd_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	p
lcd_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	p
lcd_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	n
lcd_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	p
lcd_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	p
lcd_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_readdata_from_sa;$/;"	n
lcd_control_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              lcd_control_slave_reg_firsttransfer;$/;"	r
lcd_control_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              lcd_control_slave_reg_firsttransfer;$/;"	r
lcd_control_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              lcd_control_slave_slavearbiterlockenable;$/;"	r
lcd_control_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              lcd_control_slave_slavearbiterlockenable;$/;"	r
lcd_control_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             lcd_control_slave_slavearbiterlockenable2;$/;"	n
lcd_control_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_slavearbiterlockenable2;$/;"	n
lcd_control_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             lcd_control_slave_unreg_firsttransfer;$/;"	n
lcd_control_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_unreg_firsttransfer;$/;"	n
lcd_control_slave_wait_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] lcd_control_slave_wait_counter;$/;"	r
lcd_control_slave_wait_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] lcd_control_slave_wait_counter;$/;"	r
lcd_control_slave_wait_counter_eq_0	DE2_115_SOPC.v	/^  input            lcd_control_slave_wait_counter_eq_0;$/;"	p
lcd_control_slave_wait_counter_eq_0	DE2_115_SOPC.v	/^  output           lcd_control_slave_wait_counter_eq_0;$/;"	p
lcd_control_slave_wait_counter_eq_0	DE2_115_SOPC.v	/^  wire             lcd_control_slave_wait_counter_eq_0;$/;"	n
lcd_control_slave_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  input            lcd_control_slave_wait_counter_eq_0;$/;"	p
lcd_control_slave_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  output           lcd_control_slave_wait_counter_eq_0;$/;"	p
lcd_control_slave_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_wait_counter_eq_0;$/;"	n
lcd_control_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             lcd_control_slave_waits_for_read;$/;"	n
lcd_control_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_waits_for_read;$/;"	n
lcd_control_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             lcd_control_slave_waits_for_write;$/;"	n
lcd_control_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_waits_for_write;$/;"	n
lcd_control_slave_write	DE2_115_SOPC.v	/^  output           lcd_control_slave_write;$/;"	p
lcd_control_slave_write	DE2_115_SOPC.v	/^  wire             lcd_control_slave_write;$/;"	n
lcd_control_slave_write	verilog_copies/DE2_115_SOPC.v	/^  output           lcd_control_slave_write;$/;"	p
lcd_control_slave_write	verilog_copies/DE2_115_SOPC.v	/^  wire             lcd_control_slave_write;$/;"	n
lcd_control_slave_writedata	DE2_115_SOPC.v	/^  output  [  7: 0] lcd_control_slave_writedata;$/;"	p
lcd_control_slave_writedata	DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_writedata;$/;"	n
lcd_control_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] lcd_control_slave_writedata;$/;"	p
lcd_control_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] lcd_control_slave_writedata;$/;"	n
lcd_read_cmd	software/DE2_115_NIOS_DEVICE_LED/LCD.h	6;"	d
lcd_read_data	software/DE2_115_NIOS_DEVICE_LED/LCD.h	8;"	d
lcd_write_cmd	software/DE2_115_NIOS_DEVICE_LED/LCD.h	5;"	d
lcd_write_data	software/DE2_115_NIOS_DEVICE_LED/LCD.h	7;"	d
ledg	ledg.v	/^module ledg ($/;"	m
ledg	verilog_copies/ledg.v	/^module ledg ($/;"	m
ledg_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] ledg_s1_address;$/;"	p
ledg_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] ledg_s1_address;$/;"	n
ledg_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] ledg_s1_address;$/;"	p
ledg_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] ledg_s1_address;$/;"	n
ledg_s1_allgrants	DE2_115_SOPC.v	/^  wire             ledg_s1_allgrants;$/;"	n
ledg_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_allgrants;$/;"	n
ledg_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             ledg_s1_allow_new_arb_cycle;$/;"	n
ledg_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_allow_new_arb_cycle;$/;"	n
ledg_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             ledg_s1_any_bursting_master_saved_grant;$/;"	n
ledg_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_any_bursting_master_saved_grant;$/;"	n
ledg_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             ledg_s1_any_continuerequest;$/;"	n
ledg_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_any_continuerequest;$/;"	n
ledg_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             ledg_s1_arb_counter_enable;$/;"	n
ledg_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_arb_counter_enable;$/;"	n
ledg_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              ledg_s1_arb_share_counter;$/;"	r
ledg_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              ledg_s1_arb_share_counter;$/;"	r
ledg_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             ledg_s1_arb_share_counter_next_value;$/;"	n
ledg_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_arb_share_counter_next_value;$/;"	n
ledg_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             ledg_s1_arb_share_set_values;$/;"	n
ledg_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_arb_share_set_values;$/;"	n
ledg_s1_arbitrator	DE2_115_SOPC.v	/^module ledg_s1_arbitrator ($/;"	m
ledg_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module ledg_s1_arbitrator ($/;"	m
ledg_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             ledg_s1_beginbursttransfer_internal;$/;"	n
ledg_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_beginbursttransfer_internal;$/;"	n
ledg_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             ledg_s1_begins_xfer;$/;"	n
ledg_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_begins_xfer;$/;"	n
ledg_s1_chipselect	DE2_115_SOPC.v	/^  output           ledg_s1_chipselect;$/;"	p
ledg_s1_chipselect	DE2_115_SOPC.v	/^  wire             ledg_s1_chipselect;$/;"	n
ledg_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           ledg_s1_chipselect;$/;"	p
ledg_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_chipselect;$/;"	n
ledg_s1_end_xfer	DE2_115_SOPC.v	/^  wire             ledg_s1_end_xfer;$/;"	n
ledg_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_end_xfer;$/;"	n
ledg_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             ledg_s1_firsttransfer;$/;"	n
ledg_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_firsttransfer;$/;"	n
ledg_s1_grant_vector	DE2_115_SOPC.v	/^  wire             ledg_s1_grant_vector;$/;"	n
ledg_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_grant_vector;$/;"	n
ledg_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             ledg_s1_in_a_read_cycle;$/;"	n
ledg_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_in_a_read_cycle;$/;"	n
ledg_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             ledg_s1_in_a_write_cycle;$/;"	n
ledg_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_in_a_write_cycle;$/;"	n
ledg_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             ledg_s1_master_qreq_vector;$/;"	n
ledg_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_master_qreq_vector;$/;"	n
ledg_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             ledg_s1_non_bursting_master_requests;$/;"	n
ledg_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_non_bursting_master_requests;$/;"	n
ledg_s1_readdata	DE2_115_SOPC.v	/^  input   [  8: 0] ledg_s1_readdata;$/;"	p
ledg_s1_readdata	DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_readdata;$/;"	n
ledg_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [  8: 0] ledg_s1_readdata;$/;"	p
ledg_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_readdata;$/;"	n
ledg_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [  8: 0] ledg_s1_readdata_from_sa;$/;"	p
ledg_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [  8: 0] ledg_s1_readdata_from_sa;$/;"	p
ledg_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_readdata_from_sa;$/;"	n
ledg_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [  8: 0] ledg_s1_readdata_from_sa;$/;"	p
ledg_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [  8: 0] ledg_s1_readdata_from_sa;$/;"	p
ledg_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_readdata_from_sa;$/;"	n
ledg_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              ledg_s1_reg_firsttransfer;$/;"	r
ledg_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              ledg_s1_reg_firsttransfer;$/;"	r
ledg_s1_reset_n	DE2_115_SOPC.v	/^  output           ledg_s1_reset_n;$/;"	p
ledg_s1_reset_n	DE2_115_SOPC.v	/^  wire             ledg_s1_reset_n;$/;"	n
ledg_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           ledg_s1_reset_n;$/;"	p
ledg_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_reset_n;$/;"	n
ledg_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              ledg_s1_slavearbiterlockenable;$/;"	r
ledg_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              ledg_s1_slavearbiterlockenable;$/;"	r
ledg_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             ledg_s1_slavearbiterlockenable2;$/;"	n
ledg_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_slavearbiterlockenable2;$/;"	n
ledg_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             ledg_s1_unreg_firsttransfer;$/;"	n
ledg_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_unreg_firsttransfer;$/;"	n
ledg_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             ledg_s1_waits_for_read;$/;"	n
ledg_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_waits_for_read;$/;"	n
ledg_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             ledg_s1_waits_for_write;$/;"	n
ledg_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_waits_for_write;$/;"	n
ledg_s1_write_n	DE2_115_SOPC.v	/^  output           ledg_s1_write_n;$/;"	p
ledg_s1_write_n	DE2_115_SOPC.v	/^  wire             ledg_s1_write_n;$/;"	n
ledg_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           ledg_s1_write_n;$/;"	p
ledg_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             ledg_s1_write_n;$/;"	n
ledg_s1_writedata	DE2_115_SOPC.v	/^  output  [  8: 0] ledg_s1_writedata;$/;"	p
ledg_s1_writedata	DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_writedata;$/;"	n
ledg_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [  8: 0] ledg_s1_writedata;$/;"	p
ledg_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] ledg_s1_writedata;$/;"	n
ledr	ledr.v	/^module ledr ($/;"	m
ledr	verilog_copies/ledr.v	/^module ledr ($/;"	m
ledr_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] ledr_s1_address;$/;"	p
ledr_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] ledr_s1_address;$/;"	n
ledr_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] ledr_s1_address;$/;"	p
ledr_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] ledr_s1_address;$/;"	n
ledr_s1_allgrants	DE2_115_SOPC.v	/^  wire             ledr_s1_allgrants;$/;"	n
ledr_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_allgrants;$/;"	n
ledr_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             ledr_s1_allow_new_arb_cycle;$/;"	n
ledr_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_allow_new_arb_cycle;$/;"	n
ledr_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             ledr_s1_any_bursting_master_saved_grant;$/;"	n
ledr_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_any_bursting_master_saved_grant;$/;"	n
ledr_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             ledr_s1_any_continuerequest;$/;"	n
ledr_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_any_continuerequest;$/;"	n
ledr_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             ledr_s1_arb_counter_enable;$/;"	n
ledr_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_arb_counter_enable;$/;"	n
ledr_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              ledr_s1_arb_share_counter;$/;"	r
ledr_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              ledr_s1_arb_share_counter;$/;"	r
ledr_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             ledr_s1_arb_share_counter_next_value;$/;"	n
ledr_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_arb_share_counter_next_value;$/;"	n
ledr_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             ledr_s1_arb_share_set_values;$/;"	n
ledr_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_arb_share_set_values;$/;"	n
ledr_s1_arbitrator	DE2_115_SOPC.v	/^module ledr_s1_arbitrator ($/;"	m
ledr_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module ledr_s1_arbitrator ($/;"	m
ledr_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             ledr_s1_beginbursttransfer_internal;$/;"	n
ledr_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_beginbursttransfer_internal;$/;"	n
ledr_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             ledr_s1_begins_xfer;$/;"	n
ledr_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_begins_xfer;$/;"	n
ledr_s1_chipselect	DE2_115_SOPC.v	/^  output           ledr_s1_chipselect;$/;"	p
ledr_s1_chipselect	DE2_115_SOPC.v	/^  wire             ledr_s1_chipselect;$/;"	n
ledr_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           ledr_s1_chipselect;$/;"	p
ledr_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_chipselect;$/;"	n
ledr_s1_end_xfer	DE2_115_SOPC.v	/^  wire             ledr_s1_end_xfer;$/;"	n
ledr_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_end_xfer;$/;"	n
ledr_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             ledr_s1_firsttransfer;$/;"	n
ledr_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_firsttransfer;$/;"	n
ledr_s1_grant_vector	DE2_115_SOPC.v	/^  wire             ledr_s1_grant_vector;$/;"	n
ledr_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_grant_vector;$/;"	n
ledr_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             ledr_s1_in_a_read_cycle;$/;"	n
ledr_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_in_a_read_cycle;$/;"	n
ledr_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             ledr_s1_in_a_write_cycle;$/;"	n
ledr_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_in_a_write_cycle;$/;"	n
ledr_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             ledr_s1_master_qreq_vector;$/;"	n
ledr_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_master_qreq_vector;$/;"	n
ledr_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             ledr_s1_non_bursting_master_requests;$/;"	n
ledr_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_non_bursting_master_requests;$/;"	n
ledr_s1_readdata	DE2_115_SOPC.v	/^  input   [ 17: 0] ledr_s1_readdata;$/;"	p
ledr_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_readdata;$/;"	n
ledr_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 17: 0] ledr_s1_readdata;$/;"	p
ledr_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_readdata;$/;"	n
ledr_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 17: 0] ledr_s1_readdata_from_sa;$/;"	p
ledr_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 17: 0] ledr_s1_readdata_from_sa;$/;"	p
ledr_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_readdata_from_sa;$/;"	n
ledr_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 17: 0] ledr_s1_readdata_from_sa;$/;"	p
ledr_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 17: 0] ledr_s1_readdata_from_sa;$/;"	p
ledr_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_readdata_from_sa;$/;"	n
ledr_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              ledr_s1_reg_firsttransfer;$/;"	r
ledr_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              ledr_s1_reg_firsttransfer;$/;"	r
ledr_s1_reset_n	DE2_115_SOPC.v	/^  output           ledr_s1_reset_n;$/;"	p
ledr_s1_reset_n	DE2_115_SOPC.v	/^  wire             ledr_s1_reset_n;$/;"	n
ledr_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           ledr_s1_reset_n;$/;"	p
ledr_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_reset_n;$/;"	n
ledr_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              ledr_s1_slavearbiterlockenable;$/;"	r
ledr_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              ledr_s1_slavearbiterlockenable;$/;"	r
ledr_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             ledr_s1_slavearbiterlockenable2;$/;"	n
ledr_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_slavearbiterlockenable2;$/;"	n
ledr_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             ledr_s1_unreg_firsttransfer;$/;"	n
ledr_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_unreg_firsttransfer;$/;"	n
ledr_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             ledr_s1_waits_for_read;$/;"	n
ledr_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_waits_for_read;$/;"	n
ledr_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             ledr_s1_waits_for_write;$/;"	n
ledr_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_waits_for_write;$/;"	n
ledr_s1_write_n	DE2_115_SOPC.v	/^  output           ledr_s1_write_n;$/;"	p
ledr_s1_write_n	DE2_115_SOPC.v	/^  wire             ledr_s1_write_n;$/;"	n
ledr_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           ledr_s1_write_n;$/;"	p
ledr_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             ledr_s1_write_n;$/;"	n
ledr_s1_writedata	DE2_115_SOPC.v	/^  output  [ 17: 0] ledr_s1_writedata;$/;"	p
ledr_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_writedata;$/;"	n
ledr_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 17: 0] ledr_s1_writedata;$/;"	p
ledr_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] ledr_s1_writedata;$/;"	n
locked	altpll.v	/^	output   locked;$/;"	p
locked	pll.v	/^	output   locked;$/;"	p
locked	verilog_copies/altpll.v	/^	output   locked;$/;"	p
locked	verilog_copies/pll.v	/^	output   locked;$/;"	p
locked_from_the_pll	DE2_115_SOPC.v	/^  output           locked_from_the_pll;$/;"	p
locked_from_the_pll	DE2_115_SOPC.v	/^  wire             locked_from_the_pll;$/;"	n
locked_from_the_pll	verilog_copies/DE2_115_SOPC.v	/^  output           locked_from_the_pll;$/;"	p
locked_from_the_pll	verilog_copies/DE2_115_SOPC.v	/^  wire             locked_from_the_pll;$/;"	n
logic_vector_gasket	DE2_115_SOPC.v	/^  wire    [  7: 0] logic_vector_gasket;$/;"	n
logic_vector_gasket	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] logic_vector_gasket;$/;"	n
m_addr	sdram.v	/^  reg     [ 12: 0] m_addr \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_addr	verilog_copies/sdram.v	/^  reg     [ 12: 0] m_addr \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_bank	sdram.v	/^  reg     [  1: 0] m_bank \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_bank	verilog_copies/sdram.v	/^  reg     [  1: 0] m_bank \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_cmd	sdram.v	/^  reg     [  3: 0] m_cmd \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_cmd	verilog_copies/sdram.v	/^  reg     [  3: 0] m_cmd \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_count	sdram.v	/^  reg     [  2: 0] m_count;$/;"	r
m_count	verilog_copies/sdram.v	/^  reg     [  2: 0] m_count;$/;"	r
m_data	sdram.v	/^  reg     [ 31: 0] m_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON ; FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
m_data	verilog_copies/sdram.v	/^  reg     [ 31: 0] m_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON ; FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
m_dqm	sdram.v	/^  reg     [  3: 0] m_dqm \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_dqm	verilog_copies/sdram.v	/^  reg     [  3: 0] m_dqm \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
m_next	sdram.v	/^  reg     [  8: 0] m_next;$/;"	r
m_next	verilog_copies/sdram.v	/^  reg     [  8: 0] m_next;$/;"	r
m_state	sdram.v	/^  reg     [  8: 0] m_state;$/;"	r
m_state	verilog_copies/sdram.v	/^  reg     [  8: 0] m_state;$/;"	r
main	software/DE2_115_NIOS_DEVICE_LED/DE2_70_NIOS_DEVICE_LED.c	/^int main(void)$/;"	f
mask	sdram_test_component.v	/^  wire    [  3: 0] mask;$/;"	n
mask	verilog_copies/sdram_test_component.v	/^  wire    [  3: 0] mask;$/;"	n
master_address	DE2_115_SOPC_clock_0.v	/^  output  [  3: 0] master_address;$/;"	p
master_address	DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] master_address \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_address	clock_crossing_io.v	/^  output  [  8: 0] master_address;$/;"	p
master_address	clock_crossing_io.v	/^  wire    [  8: 0] master_address;$/;"	n
master_address	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output  [  3: 0] master_address;$/;"	p
master_address	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] master_address \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_address	verilog_copies/clock_crossing_io.v	/^  output  [  8: 0] master_address;$/;"	p
master_address	verilog_copies/clock_crossing_io.v	/^  wire    [  8: 0] master_address;$/;"	n
master_byte_address	clock_crossing_io.v	/^  wire    [  8: 0] master_byte_address;$/;"	n
master_byte_address	verilog_copies/clock_crossing_io.v	/^  wire    [  8: 0] master_byte_address;$/;"	n
master_byteenable	DE2_115_SOPC_clock_0.v	/^  output  [  3: 0] master_byteenable;$/;"	p
master_byteenable	DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] master_byteenable \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_byteenable	clock_crossing_io.v	/^  output  [  3: 0] master_byteenable;$/;"	p
master_byteenable	clock_crossing_io.v	/^  wire    [  3: 0] master_byteenable;$/;"	n
master_byteenable	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output  [  3: 0] master_byteenable;$/;"	p
master_byteenable	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] master_byteenable \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_byteenable	verilog_copies/clock_crossing_io.v	/^  output  [  3: 0] master_byteenable;$/;"	p
master_byteenable	verilog_copies/clock_crossing_io.v	/^  wire    [  3: 0] master_byteenable;$/;"	n
master_clk	DE2_115_SOPC_clock_0.v	/^  input            master_clk;$/;"	p
master_clk	clock_crossing_io.v	/^  input            master_clk;$/;"	p
master_clk	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_clk;$/;"	p
master_clk	verilog_copies/clock_crossing_io.v	/^  input            master_clk;$/;"	p
master_endofpacket	DE2_115_SOPC_clock_0.v	/^  input            master_endofpacket;$/;"	p
master_endofpacket	clock_crossing_io.v	/^  input            master_endofpacket;$/;"	p
master_endofpacket	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_endofpacket;$/;"	p
master_endofpacket	verilog_copies/clock_crossing_io.v	/^  input            master_endofpacket;$/;"	p
master_hold_read	clock_crossing_io.v	/^  wire             master_hold_read;$/;"	n
master_hold_read	verilog_copies/clock_crossing_io.v	/^  wire             master_hold_read;$/;"	n
master_hold_write	clock_crossing_io.v	/^  wire             master_hold_write;$/;"	n
master_hold_write	verilog_copies/clock_crossing_io.v	/^  wire             master_hold_write;$/;"	n
master_nativeaddress	DE2_115_SOPC_clock_0.v	/^  output  [  1: 0] master_nativeaddress;$/;"	p
master_nativeaddress	DE2_115_SOPC_clock_0.v	/^  reg     [  1: 0] master_nativeaddress \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_nativeaddress	clock_crossing_io.v	/^  output  [  6: 0] master_nativeaddress;$/;"	p
master_nativeaddress	clock_crossing_io.v	/^  wire    [  6: 0] master_nativeaddress;$/;"	n
master_nativeaddress	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output  [  1: 0] master_nativeaddress;$/;"	p
master_nativeaddress	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  1: 0] master_nativeaddress \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_nativeaddress	verilog_copies/clock_crossing_io.v	/^  output  [  6: 0] master_nativeaddress;$/;"	p
master_nativeaddress	verilog_copies/clock_crossing_io.v	/^  wire    [  6: 0] master_nativeaddress;$/;"	n
master_new_read	clock_crossing_io.v	/^  wire             master_new_read;$/;"	n
master_new_read	verilog_copies/clock_crossing_io.v	/^  wire             master_new_read;$/;"	n
master_new_read_term_one	clock_crossing_io.v	/^  wire             master_new_read_term_one;$/;"	n
master_new_read_term_one	verilog_copies/clock_crossing_io.v	/^  wire             master_new_read_term_one;$/;"	n
master_new_read_term_two	clock_crossing_io.v	/^  wire             master_new_read_term_two;$/;"	n
master_new_read_term_two	verilog_copies/clock_crossing_io.v	/^  wire             master_new_read_term_two;$/;"	n
master_new_write	clock_crossing_io.v	/^  wire             master_new_write;$/;"	n
master_new_write	verilog_copies/clock_crossing_io.v	/^  wire             master_new_write;$/;"	n
master_new_write_term_one	clock_crossing_io.v	/^  wire             master_new_write_term_one;$/;"	n
master_new_write_term_one	verilog_copies/clock_crossing_io.v	/^  wire             master_new_write_term_one;$/;"	n
master_new_write_term_two	clock_crossing_io.v	/^  wire             master_new_write_term_two;$/;"	n
master_new_write_term_two	verilog_copies/clock_crossing_io.v	/^  wire             master_new_write_term_two;$/;"	n
master_read	DE2_115_SOPC_clock_0.v	/^  output           master_read;$/;"	p
master_read	DE2_115_SOPC_clock_0.v	/^  reg              master_read;$/;"	r
master_read	DE2_115_SOPC_clock_0.v	/^  wire             master_read;$/;"	n
master_read	clock_crossing_io.v	/^  output           master_read;$/;"	p
master_read	clock_crossing_io.v	/^  wire             master_read;$/;"	n
master_read	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           master_read;$/;"	p
master_read	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              master_read;$/;"	r
master_read	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_read;$/;"	n
master_read	verilog_copies/clock_crossing_io.v	/^  output           master_read;$/;"	p
master_read	verilog_copies/clock_crossing_io.v	/^  wire             master_read;$/;"	n
master_read_done	DE2_115_SOPC_clock_0.v	/^  output           master_read_done;$/;"	p
master_read_done	DE2_115_SOPC_clock_0.v	/^  reg              master_read_done;$/;"	r
master_read_done	DE2_115_SOPC_clock_0.v	/^  wire             master_read_done;$/;"	n
master_read_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           master_read_done;$/;"	p
master_read_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              master_read_done;$/;"	r
master_read_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_read_done;$/;"	n
master_read_done_sync	DE2_115_SOPC_clock_0.v	/^  wire             master_read_done_sync;$/;"	n
master_read_done_sync	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_read_done_sync;$/;"	n
master_read_done_token	DE2_115_SOPC_clock_0.v	/^  input            master_read_done_token;$/;"	p
master_read_done_token	DE2_115_SOPC_clock_0.v	/^  wire             master_read_done_token;$/;"	n
master_read_done_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_read_done_token;$/;"	p
master_read_done_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_read_done_token;$/;"	n
master_read_write_unchanged_on_wait	clock_crossing_io.v	/^  wire             master_read_write_unchanged_on_wait;$/;"	n
master_read_write_unchanged_on_wait	verilog_copies/clock_crossing_io.v	/^  wire             master_read_write_unchanged_on_wait;$/;"	n
master_readdata	DE2_115_SOPC_clock_0.v	/^  input   [ 31: 0] master_readdata;$/;"	p
master_readdata	clock_crossing_io.v	/^  input   [ 31: 0] master_readdata;$/;"	p
master_readdata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input   [ 31: 0] master_readdata;$/;"	p
master_readdata	verilog_copies/clock_crossing_io.v	/^  input   [ 31: 0] master_readdata;$/;"	p
master_readdatavalid	clock_crossing_io.v	/^  input            master_readdatavalid;$/;"	p
master_readdatavalid	verilog_copies/clock_crossing_io.v	/^  input            master_readdatavalid;$/;"	p
master_reset_n	DE2_115_SOPC_clock_0.v	/^  input            master_reset_n;$/;"	p
master_reset_n	clock_crossing_io.v	/^  input            master_reset_n;$/;"	p
master_reset_n	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_reset_n;$/;"	p
master_reset_n	verilog_copies/clock_crossing_io.v	/^  input            master_reset_n;$/;"	p
master_state	DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] master_state;$/;"	r
master_state	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] master_state;$/;"	r
master_waitrequest	DE2_115_SOPC_clock_0.v	/^  input            master_waitrequest;$/;"	p
master_waitrequest	clock_crossing_io.v	/^  input            master_waitrequest;$/;"	p
master_waitrequest	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_waitrequest;$/;"	p
master_waitrequest	verilog_copies/clock_crossing_io.v	/^  input            master_waitrequest;$/;"	p
master_waitrequest_delayed	clock_crossing_io.v	/^  reg              master_waitrequest_delayed;$/;"	r
master_waitrequest_delayed	verilog_copies/clock_crossing_io.v	/^  reg              master_waitrequest_delayed;$/;"	r
master_write	DE2_115_SOPC_clock_0.v	/^  output           master_write;$/;"	p
master_write	DE2_115_SOPC_clock_0.v	/^  reg              master_write;$/;"	r
master_write	DE2_115_SOPC_clock_0.v	/^  wire             master_write;$/;"	n
master_write	clock_crossing_io.v	/^  output           master_write;$/;"	p
master_write	clock_crossing_io.v	/^  wire             master_write;$/;"	n
master_write	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           master_write;$/;"	p
master_write	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              master_write;$/;"	r
master_write	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_write;$/;"	n
master_write	verilog_copies/clock_crossing_io.v	/^  output           master_write;$/;"	p
master_write	verilog_copies/clock_crossing_io.v	/^  wire             master_write;$/;"	n
master_write_done	DE2_115_SOPC_clock_0.v	/^  output           master_write_done;$/;"	p
master_write_done	DE2_115_SOPC_clock_0.v	/^  reg              master_write_done;$/;"	r
master_write_done	DE2_115_SOPC_clock_0.v	/^  wire             master_write_done;$/;"	n
master_write_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           master_write_done;$/;"	p
master_write_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              master_write_done;$/;"	r
master_write_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_write_done;$/;"	n
master_write_done_sync	DE2_115_SOPC_clock_0.v	/^  wire             master_write_done_sync;$/;"	n
master_write_done_sync	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_write_done_sync;$/;"	n
master_write_done_token	DE2_115_SOPC_clock_0.v	/^  input            master_write_done_token;$/;"	p
master_write_done_token	DE2_115_SOPC_clock_0.v	/^  wire             master_write_done_token;$/;"	n
master_write_done_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            master_write_done_token;$/;"	p
master_write_done_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             master_write_done_token;$/;"	n
master_writedata	DE2_115_SOPC_clock_0.v	/^  output  [ 31: 0] master_writedata;$/;"	p
master_writedata	DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] master_writedata \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_writedata	clock_crossing_io.v	/^  output  [ 31: 0] master_writedata;$/;"	p
master_writedata	clock_crossing_io.v	/^  wire    [ 31: 0] master_writedata;$/;"	n
master_writedata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output  [ 31: 0] master_writedata;$/;"	p
master_writedata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] master_writedata \/* synthesis ALTERA_ATTRIBUTE = "PRESERVE_REGISTER=ON"  *\/;$/;"	r
master_writedata	verilog_copies/clock_crossing_io.v	/^  output  [ 31: 0] master_writedata;$/;"	p
master_writedata	verilog_copies/clock_crossing_io.v	/^  wire    [ 31: 0] master_writedata;$/;"	n
mem_array	DE2_115_SOPC.v	/^  reg     [  7: 0] mem_array [8388607: 0];$/;"	r
mem_array	jtag_uart.v	/^  reg     [  7: 0] mem_array [2047: 0];$/;"	r
mem_array	rs232.v	/^  reg     [  7: 0] mem_array [1023: 0];$/;"	r
mem_array	sdram_test_component.v	/^  reg     [ 31: 0] mem_array [33554431: 0];$/;"	r
mem_array	verilog_copies/DE2_115_SOPC.v	/^  reg     [  7: 0] mem_array [8388607: 0];$/;"	r
mem_array	verilog_copies/jtag_uart.v	/^  reg     [  7: 0] mem_array [2047: 0];$/;"	r
mem_array	verilog_copies/rs232.v	/^  reg     [  7: 0] mem_array [1023: 0];$/;"	r
mem_array	verilog_copies/sdram_test_component.v	/^  reg     [ 31: 0] mem_array [33554431: 0];$/;"	r
mem_bytes	sdram_test_component.v	/^  wire    [ 31: 0] mem_bytes;$/;"	n
mem_bytes	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] mem_bytes;$/;"	n
module_audio	DE2_115_SOPC.html	/^  <a name="module_audio"> <\/a>$/;"	a
module_cfi_flash	DE2_115_SOPC.html	/^  <a name="module_cfi_flash"> <\/a>$/;"	a
module_clk_50	DE2_115_SOPC.html	/^  <a name="module_clk_50"> <\/a>$/;"	a
module_clock_crossing_io	DE2_115_SOPC.html	/^  <a name="module_clock_crossing_io"> <\/a>$/;"	a
module_cpu	DE2_115_SOPC.html	/^  <a name="module_cpu"> <\/a>$/;"	a
module_eep_i2c_scl	DE2_115_SOPC.html	/^  <a name="module_eep_i2c_scl"> <\/a>$/;"	a
module_eep_i2c_sda	DE2_115_SOPC.html	/^  <a name="module_eep_i2c_sda"> <\/a>$/;"	a
module_i2c_scl	DE2_115_SOPC.html	/^  <a name="module_i2c_scl"> <\/a>$/;"	a
module_i2c_sda	DE2_115_SOPC.html	/^  <a name="module_i2c_sda"> <\/a>$/;"	a
module_ir	DE2_115_SOPC.html	/^  <a name="module_ir"> <\/a>$/;"	a
module_jtag_uart	DE2_115_SOPC.html	/^  <a name="module_jtag_uart"> <\/a>$/;"	a
module_key	DE2_115_SOPC.html	/^  <a name="module_key"> <\/a>$/;"	a
module_lcd	DE2_115_SOPC.html	/^  <a name="module_lcd"> <\/a>$/;"	a
module_ledg	DE2_115_SOPC.html	/^  <a name="module_ledg"> <\/a>$/;"	a
module_ledr	DE2_115_SOPC.html	/^  <a name="module_ledr"> <\/a>$/;"	a
module_onchip_memory2	DE2_115_SOPC.html	/^  <a name="module_onchip_memory2"> <\/a>$/;"	a
module_pll	DE2_115_SOPC.html	/^  <a name="module_pll"> <\/a>$/;"	a
module_rs232	DE2_115_SOPC.html	/^  <a name="module_rs232"> <\/a>$/;"	a
module_sd_clk	DE2_115_SOPC.html	/^  <a name="module_sd_clk"> <\/a>$/;"	a
module_sd_cmd	DE2_115_SOPC.html	/^  <a name="module_sd_cmd"> <\/a>$/;"	a
module_sd_dat	DE2_115_SOPC.html	/^  <a name="module_sd_dat"> <\/a>$/;"	a
module_sd_wp_n	DE2_115_SOPC.html	/^  <a name="module_sd_wp_n"> <\/a>$/;"	a
module_sdram	DE2_115_SOPC.html	/^  <a name="module_sdram"> <\/a>$/;"	a
module_seg7	DE2_115_SOPC.html	/^  <a name="module_seg7"> <\/a>$/;"	a
module_sma_in	DE2_115_SOPC.html	/^  <a name="module_sma_in"> <\/a>$/;"	a
module_sma_out	DE2_115_SOPC.html	/^  <a name="module_sma_out"> <\/a>$/;"	a
module_sram	DE2_115_SOPC.html	/^  <a name="module_sram"> <\/a>$/;"	a
module_sw	DE2_115_SOPC.html	/^  <a name="module_sw"> <\/a>$/;"	a
module_sysid	DE2_115_SOPC.html	/^  <a name="module_sysid"> <\/a>$/;"	a
module_timer	DE2_115_SOPC.html	/^  <a name="module_timer"> <\/a>$/;"	a
module_tri_state_bridge_flash	DE2_115_SOPC.html	/^  <a name="module_tri_state_bridge_flash"> <\/a>$/;"	a
module_usb	DE2_115_SOPC.html	/^  <a name="module_usb"> <\/a>$/;"	a
monitor_error	cpu_jtag_debug_module_tck.v	/^  input            monitor_error;$/;"	p
monitor_error	cpu_jtag_debug_module_wrapper.v	/^  input            monitor_error;$/;"	p
monitor_error	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            monitor_error;$/;"	p
monitor_error	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            monitor_error;$/;"	p
monitor_ready	cpu_jtag_debug_module_tck.v	/^  input            monitor_ready;$/;"	p
monitor_ready	cpu_jtag_debug_module_wrapper.v	/^  input            monitor_ready;$/;"	p
monitor_ready	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            monitor_ready;$/;"	p
monitor_ready	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            monitor_ready;$/;"	p
monitor_ready_sync	cpu_jtag_debug_module_tck.v	/^  wire             monitor_ready_sync;$/;"	n
monitor_ready_sync	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             monitor_ready_sync;$/;"	n
msleep	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	25;"	d
mul_clr	cpu_mult_cell.v	/^  wire             mul_clr;$/;"	n
mul_clr	verilog_copies/cpu_mult_cell.v	/^  wire             mul_clr;$/;"	n
mutex	jtag_uart.v	/^  reg     [ 31: 0] mutex [  1: 0];$/;"	r
mutex	rs232.v	/^  reg     [ 31: 0] mutex [  1: 0];$/;"	r
mutex	verilog_copies/jtag_uart.v	/^  reg     [ 31: 0] mutex [  1: 0];$/;"	r
mutex	verilog_copies/rs232.v	/^  reg     [ 31: 0] mutex [  1: 0];$/;"	r
mutex_handle	jtag_uart.v	/^   reg [31:0] mutex_handle;$/;"	r
mutex_handle	rs232.v	/^   reg [31:0] mutex_handle;$/;"	r
mutex_handle	verilog_copies/jtag_uart.v	/^   reg [31:0] mutex_handle;$/;"	r
mutex_handle	verilog_copies/rs232.v	/^   reg [31:0] mutex_handle;$/;"	r
myprintf	software/DE2_115_NIOS_DEVICE_LED/debug.c	/^int myprintf(char *format, ...){$/;"	f
myprintf_dwordarray	software/DE2_115_NIOS_DEVICE_LED/debug.c	/^int  myprintf_dwordarray(unsigned int *pArray, int nElementCount){$/;"	f
myprintf_hexarray	software/DE2_115_NIOS_DEVICE_LED/debug.c	/^int myprintf_hexarray(unsigned char *pHex, int len){$/;"	f
new_rom	jtag_uart.v	/^  output           new_rom;$/;"	p
new_rom	jtag_uart.v	/^  reg              new_rom;$/;"	r
new_rom	jtag_uart.v	/^  wire             new_rom;$/;"	n
new_rom	rs232.v	/^  output           new_rom;$/;"	p
new_rom	rs232.v	/^  reg              new_rom;$/;"	r
new_rom	verilog_copies/jtag_uart.v	/^  output           new_rom;$/;"	p
new_rom	verilog_copies/jtag_uart.v	/^  reg              new_rom;$/;"	r
new_rom	verilog_copies/jtag_uart.v	/^  wire             new_rom;$/;"	n
new_rom	verilog_copies/rs232.v	/^  output           new_rom;$/;"	p
new_rom	verilog_copies/rs232.v	/^  reg              new_rom;$/;"	r
new_rom_pulse	rs232.v	/^  wire             new_rom_pulse;$/;"	n
new_rom_pulse	verilog_copies/rs232.v	/^  wire             new_rom_pulse;$/;"	n
next_dbs_address	DE2_115_SOPC.v	/^  wire    [  1: 0] next_dbs_address;$/;"	n
next_dbs_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] next_dbs_address;$/;"	n
next_master_read	DE2_115_SOPC_clock_0.v	/^  reg              next_master_read;$/;"	r
next_master_read	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_master_read;$/;"	r
next_master_read_done	DE2_115_SOPC_clock_0.v	/^  reg              next_master_read_done;$/;"	r
next_master_read_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_master_read_done;$/;"	r
next_master_state	DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] next_master_state;$/;"	r
next_master_state	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] next_master_state;$/;"	r
next_master_write	DE2_115_SOPC_clock_0.v	/^  reg              next_master_write;$/;"	r
next_master_write	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_master_write;$/;"	r
next_master_write_done	DE2_115_SOPC_clock_0.v	/^  reg              next_master_write_done;$/;"	r
next_master_write_done	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_master_write_done;$/;"	r
next_slave_read_request	DE2_115_SOPC_clock_0.v	/^  reg              next_slave_read_request;$/;"	r
next_slave_read_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_slave_read_request;$/;"	r
next_slave_state	DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] next_slave_state;$/;"	r
next_slave_state	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] next_slave_state;$/;"	r
next_slave_write_request	DE2_115_SOPC_clock_0.v	/^  reg              next_slave_write_request;$/;"	r
next_slave_write_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              next_slave_write_request;$/;"	r
num_bytes	jtag_uart.v	/^  output  [ 31: 0] num_bytes;$/;"	p
num_bytes	jtag_uart.v	/^  wire    [ 31: 0] num_bytes;$/;"	n
num_bytes	verilog_copies/jtag_uart.v	/^  output  [ 31: 0] num_bytes;$/;"	p
num_bytes	verilog_copies/jtag_uart.v	/^  wire    [ 31: 0] num_bytes;$/;"	n
oe	sdram.v	/^  reg              oe \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
oe	verilog_copies/sdram.v	/^  reg              oe \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_ENABLE_REGISTER=ON"  *\/;$/;"	r
onchip_memory2	onchip_memory2.v	/^module onchip_memory2 ($/;"	m
onchip_memory2	verilog_copies/onchip_memory2.v	/^module onchip_memory2 ($/;"	m
onchip_memory2_s1_address	DE2_115_SOPC.v	/^  output  [ 14: 0] onchip_memory2_s1_address;$/;"	p
onchip_memory2_s1_address	DE2_115_SOPC.v	/^  wire    [ 14: 0] onchip_memory2_s1_address;$/;"	n
onchip_memory2_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [ 14: 0] onchip_memory2_s1_address;$/;"	p
onchip_memory2_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 14: 0] onchip_memory2_s1_address;$/;"	n
onchip_memory2_s1_allgrants	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_allgrants;$/;"	n
onchip_memory2_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_allgrants;$/;"	n
onchip_memory2_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_allow_new_arb_cycle;$/;"	n
onchip_memory2_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_allow_new_arb_cycle;$/;"	n
onchip_memory2_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_any_bursting_master_saved_grant;$/;"	n
onchip_memory2_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_any_bursting_master_saved_grant;$/;"	n
onchip_memory2_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_any_continuerequest;$/;"	n
onchip_memory2_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_any_continuerequest;$/;"	n
onchip_memory2_s1_arb_addend	DE2_115_SOPC.v	/^  reg     [  1: 0] onchip_memory2_s1_arb_addend;$/;"	r
onchip_memory2_s1_arb_addend	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] onchip_memory2_s1_arb_addend;$/;"	r
onchip_memory2_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_arb_counter_enable;$/;"	n
onchip_memory2_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_arb_counter_enable;$/;"	n
onchip_memory2_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] onchip_memory2_s1_arb_share_counter;$/;"	r
onchip_memory2_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] onchip_memory2_s1_arb_share_counter;$/;"	r
onchip_memory2_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] onchip_memory2_s1_arb_share_counter_next_value;$/;"	n
onchip_memory2_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] onchip_memory2_s1_arb_share_counter_next_value;$/;"	n
onchip_memory2_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] onchip_memory2_s1_arb_share_set_values;$/;"	n
onchip_memory2_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] onchip_memory2_s1_arb_share_set_values;$/;"	n
onchip_memory2_s1_arb_winner	DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_arb_winner;$/;"	n
onchip_memory2_s1_arb_winner	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_arb_winner;$/;"	n
onchip_memory2_s1_arbitration_holdoff_internal	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_arbitration_holdoff_internal;$/;"	n
onchip_memory2_s1_arbitration_holdoff_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_arbitration_holdoff_internal;$/;"	n
onchip_memory2_s1_arbitrator	DE2_115_SOPC.v	/^module onchip_memory2_s1_arbitrator ($/;"	m
onchip_memory2_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module onchip_memory2_s1_arbitrator ($/;"	m
onchip_memory2_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_beginbursttransfer_internal;$/;"	n
onchip_memory2_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_beginbursttransfer_internal;$/;"	n
onchip_memory2_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_begins_xfer;$/;"	n
onchip_memory2_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_begins_xfer;$/;"	n
onchip_memory2_s1_byteenable	DE2_115_SOPC.v	/^  output  [  3: 0] onchip_memory2_s1_byteenable;$/;"	p
onchip_memory2_s1_byteenable	DE2_115_SOPC.v	/^  wire    [  3: 0] onchip_memory2_s1_byteenable;$/;"	n
onchip_memory2_s1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] onchip_memory2_s1_byteenable;$/;"	p
onchip_memory2_s1_byteenable	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] onchip_memory2_s1_byteenable;$/;"	n
onchip_memory2_s1_chipselect	DE2_115_SOPC.v	/^  output           onchip_memory2_s1_chipselect;$/;"	p
onchip_memory2_s1_chipselect	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_chipselect;$/;"	n
onchip_memory2_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           onchip_memory2_s1_chipselect;$/;"	p
onchip_memory2_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_chipselect;$/;"	n
onchip_memory2_s1_chosen_master_double_vector	DE2_115_SOPC.v	/^  wire    [  3: 0] onchip_memory2_s1_chosen_master_double_vector;$/;"	n
onchip_memory2_s1_chosen_master_double_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] onchip_memory2_s1_chosen_master_double_vector;$/;"	n
onchip_memory2_s1_chosen_master_rot_left	DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_chosen_master_rot_left;$/;"	n
onchip_memory2_s1_chosen_master_rot_left	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_chosen_master_rot_left;$/;"	n
onchip_memory2_s1_clken	DE2_115_SOPC.v	/^  output           onchip_memory2_s1_clken;$/;"	p
onchip_memory2_s1_clken	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_clken;$/;"	n
onchip_memory2_s1_clken	verilog_copies/DE2_115_SOPC.v	/^  output           onchip_memory2_s1_clken;$/;"	p
onchip_memory2_s1_clken	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_clken;$/;"	n
onchip_memory2_s1_end_xfer	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_end_xfer;$/;"	n
onchip_memory2_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_end_xfer;$/;"	n
onchip_memory2_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_firsttransfer;$/;"	n
onchip_memory2_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_firsttransfer;$/;"	n
onchip_memory2_s1_grant_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_grant_vector;$/;"	n
onchip_memory2_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_grant_vector;$/;"	n
onchip_memory2_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_in_a_read_cycle;$/;"	n
onchip_memory2_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_in_a_read_cycle;$/;"	n
onchip_memory2_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_in_a_write_cycle;$/;"	n
onchip_memory2_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_in_a_write_cycle;$/;"	n
onchip_memory2_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_master_qreq_vector;$/;"	n
onchip_memory2_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] onchip_memory2_s1_master_qreq_vector;$/;"	n
onchip_memory2_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_non_bursting_master_requests;$/;"	n
onchip_memory2_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_non_bursting_master_requests;$/;"	n
onchip_memory2_s1_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] onchip_memory2_s1_readdata;$/;"	p
onchip_memory2_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_readdata;$/;"	n
onchip_memory2_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] onchip_memory2_s1_readdata;$/;"	p
onchip_memory2_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_readdata;$/;"	n
onchip_memory2_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	p
onchip_memory2_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	p
onchip_memory2_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	n
onchip_memory2_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	p
onchip_memory2_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	p
onchip_memory2_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_readdata_from_sa;$/;"	n
onchip_memory2_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              onchip_memory2_s1_reg_firsttransfer;$/;"	r
onchip_memory2_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              onchip_memory2_s1_reg_firsttransfer;$/;"	r
onchip_memory2_s1_saved_chosen_master_vector	DE2_115_SOPC.v	/^  reg     [  1: 0] onchip_memory2_s1_saved_chosen_master_vector;$/;"	r
onchip_memory2_s1_saved_chosen_master_vector	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] onchip_memory2_s1_saved_chosen_master_vector;$/;"	r
onchip_memory2_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              onchip_memory2_s1_slavearbiterlockenable;$/;"	r
onchip_memory2_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              onchip_memory2_s1_slavearbiterlockenable;$/;"	r
onchip_memory2_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_slavearbiterlockenable2;$/;"	n
onchip_memory2_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_slavearbiterlockenable2;$/;"	n
onchip_memory2_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_unreg_firsttransfer;$/;"	n
onchip_memory2_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_unreg_firsttransfer;$/;"	n
onchip_memory2_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_waits_for_read;$/;"	n
onchip_memory2_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_waits_for_read;$/;"	n
onchip_memory2_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_waits_for_write;$/;"	n
onchip_memory2_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_waits_for_write;$/;"	n
onchip_memory2_s1_write	DE2_115_SOPC.v	/^  output           onchip_memory2_s1_write;$/;"	p
onchip_memory2_s1_write	DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_write;$/;"	n
onchip_memory2_s1_write	verilog_copies/DE2_115_SOPC.v	/^  output           onchip_memory2_s1_write;$/;"	p
onchip_memory2_s1_write	verilog_copies/DE2_115_SOPC.v	/^  wire             onchip_memory2_s1_write;$/;"	n
onchip_memory2_s1_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] onchip_memory2_s1_writedata;$/;"	p
onchip_memory2_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_writedata;$/;"	n
onchip_memory2_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] onchip_memory2_s1_writedata;$/;"	p
onchip_memory2_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] onchip_memory2_s1_writedata;$/;"	n
one_count_minus_one	DE2_115_SOPC.v	/^  wire    [  3: 0] one_count_minus_one;$/;"	n
one_count_minus_one	DE2_115_SOPC.v	/^  wire    [  7: 0] one_count_minus_one;$/;"	n
one_count_minus_one	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] one_count_minus_one;$/;"	n
one_count_minus_one	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] one_count_minus_one;$/;"	n
one_count_plus_one	DE2_115_SOPC.v	/^  wire    [  3: 0] one_count_plus_one;$/;"	n
one_count_plus_one	DE2_115_SOPC.v	/^  wire    [  7: 0] one_count_plus_one;$/;"	n
one_count_plus_one	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] one_count_plus_one;$/;"	n
one_count_plus_one	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] one_count_plus_one;$/;"	n
out_clk_pll_c0	DE2_115_SOPC.v	/^  wire             out_clk_pll_c0;$/;"	n
out_clk_pll_c0	verilog_copies/DE2_115_SOPC.v	/^  wire             out_clk_pll_c0;$/;"	n
out_clk_pll_c1	DE2_115_SOPC.v	/^  wire             out_clk_pll_c1;$/;"	n
out_clk_pll_c1	verilog_copies/DE2_115_SOPC.v	/^  wire             out_clk_pll_c1;$/;"	n
out_clk_pll_c2	DE2_115_SOPC.v	/^  wire             out_clk_pll_c2;$/;"	n
out_clk_pll_c2	verilog_copies/DE2_115_SOPC.v	/^  wire             out_clk_pll_c2;$/;"	n
out_clk_pll_c3	DE2_115_SOPC.v	/^  wire             out_clk_pll_c3;$/;"	n
out_clk_pll_c3	verilog_copies/DE2_115_SOPC.v	/^  wire             out_clk_pll_c3;$/;"	n
out_port	eep_i2c_scl.v	/^  output           out_port;$/;"	p
out_port	eep_i2c_scl.v	/^  wire             out_port;$/;"	n
out_port	i2c_scl.v	/^  output           out_port;$/;"	p
out_port	i2c_scl.v	/^  wire             out_port;$/;"	n
out_port	ledg.v	/^  output  [  8: 0] out_port;$/;"	p
out_port	ledg.v	/^  wire    [  8: 0] out_port;$/;"	n
out_port	ledr.v	/^  output  [ 17: 0] out_port;$/;"	p
out_port	ledr.v	/^  wire    [ 17: 0] out_port;$/;"	n
out_port	sd_clk.v	/^  output           out_port;$/;"	p
out_port	sd_clk.v	/^  wire             out_port;$/;"	n
out_port	sma_out.v	/^  output           out_port;$/;"	p
out_port	sma_out.v	/^  wire             out_port;$/;"	n
out_port	verilog_copies/eep_i2c_scl.v	/^  output           out_port;$/;"	p
out_port	verilog_copies/eep_i2c_scl.v	/^  wire             out_port;$/;"	n
out_port	verilog_copies/i2c_scl.v	/^  output           out_port;$/;"	p
out_port	verilog_copies/i2c_scl.v	/^  wire             out_port;$/;"	n
out_port	verilog_copies/ledg.v	/^  output  [  8: 0] out_port;$/;"	p
out_port	verilog_copies/ledg.v	/^  wire    [  8: 0] out_port;$/;"	n
out_port	verilog_copies/ledr.v	/^  output  [ 17: 0] out_port;$/;"	p
out_port	verilog_copies/ledr.v	/^  wire    [ 17: 0] out_port;$/;"	n
out_port	verilog_copies/sd_clk.v	/^  output           out_port;$/;"	p
out_port	verilog_copies/sd_clk.v	/^  wire             out_port;$/;"	n
out_port	verilog_copies/sma_out.v	/^  output           out_port;$/;"	p
out_port	verilog_copies/sma_out.v	/^  wire             out_port;$/;"	n
out_port_from_the_eep_i2c_scl	DE2_115_SOPC.v	/^  output           out_port_from_the_eep_i2c_scl;$/;"	p
out_port_from_the_eep_i2c_scl	DE2_115_SOPC.v	/^  wire             out_port_from_the_eep_i2c_scl;$/;"	n
out_port_from_the_eep_i2c_scl	verilog_copies/DE2_115_SOPC.v	/^  output           out_port_from_the_eep_i2c_scl;$/;"	p
out_port_from_the_eep_i2c_scl	verilog_copies/DE2_115_SOPC.v	/^  wire             out_port_from_the_eep_i2c_scl;$/;"	n
out_port_from_the_i2c_scl	DE2_115_SOPC.v	/^  output           out_port_from_the_i2c_scl;$/;"	p
out_port_from_the_i2c_scl	DE2_115_SOPC.v	/^  wire             out_port_from_the_i2c_scl;$/;"	n
out_port_from_the_i2c_scl	verilog_copies/DE2_115_SOPC.v	/^  output           out_port_from_the_i2c_scl;$/;"	p
out_port_from_the_i2c_scl	verilog_copies/DE2_115_SOPC.v	/^  wire             out_port_from_the_i2c_scl;$/;"	n
out_port_from_the_ledg	DE2_115_SOPC.v	/^  output  [  8: 0] out_port_from_the_ledg;$/;"	p
out_port_from_the_ledg	DE2_115_SOPC.v	/^  wire    [  8: 0] out_port_from_the_ledg;$/;"	n
out_port_from_the_ledg	verilog_copies/DE2_115_SOPC.v	/^  output  [  8: 0] out_port_from_the_ledg;$/;"	p
out_port_from_the_ledg	verilog_copies/DE2_115_SOPC.v	/^  wire    [  8: 0] out_port_from_the_ledg;$/;"	n
out_port_from_the_ledr	DE2_115_SOPC.v	/^  output  [ 17: 0] out_port_from_the_ledr;$/;"	p
out_port_from_the_ledr	DE2_115_SOPC.v	/^  wire    [ 17: 0] out_port_from_the_ledr;$/;"	n
out_port_from_the_ledr	verilog_copies/DE2_115_SOPC.v	/^  output  [ 17: 0] out_port_from_the_ledr;$/;"	p
out_port_from_the_ledr	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] out_port_from_the_ledr;$/;"	n
out_port_from_the_sd_clk	DE2_115_SOPC.v	/^  output           out_port_from_the_sd_clk;$/;"	p
out_port_from_the_sd_clk	DE2_115_SOPC.v	/^  wire             out_port_from_the_sd_clk;$/;"	n
out_port_from_the_sd_clk	verilog_copies/DE2_115_SOPC.v	/^  output           out_port_from_the_sd_clk;$/;"	p
out_port_from_the_sd_clk	verilog_copies/DE2_115_SOPC.v	/^  wire             out_port_from_the_sd_clk;$/;"	n
out_port_from_the_sma_out	DE2_115_SOPC.v	/^  output           out_port_from_the_sma_out;$/;"	p
out_port_from_the_sma_out	DE2_115_SOPC.v	/^  wire             out_port_from_the_sma_out;$/;"	n
out_port_from_the_sma_out	verilog_copies/DE2_115_SOPC.v	/^  output           out_port_from_the_sma_out;$/;"	p
out_port_from_the_sma_out	verilog_copies/DE2_115_SOPC.v	/^  wire             out_port_from_the_sma_out;$/;"	n
outgoing_tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  wire    [  7: 0] outgoing_tri_state_bridge_flash_data;$/;"	n
outgoing_tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] outgoing_tri_state_bridge_flash_data;$/;"	n
outport	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	13;"	d
p0_full_0	DE2_115_SOPC.v	/^  wire             p0_full_0;$/;"	n
p0_full_0	verilog_copies/DE2_115_SOPC.v	/^  wire             p0_full_0;$/;"	n
p0_stage_0	DE2_115_SOPC.v	/^  wire             p0_stage_0;$/;"	n
p0_stage_0	verilog_copies/DE2_115_SOPC.v	/^  wire             p0_stage_0;$/;"	n
p10_full_10	DE2_115_SOPC.v	/^  wire             p10_full_10;$/;"	n
p10_full_10	verilog_copies/DE2_115_SOPC.v	/^  wire             p10_full_10;$/;"	n
p10_stage_10	DE2_115_SOPC.v	/^  wire             p10_stage_10;$/;"	n
p10_stage_10	verilog_copies/DE2_115_SOPC.v	/^  wire             p10_stage_10;$/;"	n
p11_full_11	DE2_115_SOPC.v	/^  wire             p11_full_11;$/;"	n
p11_full_11	verilog_copies/DE2_115_SOPC.v	/^  wire             p11_full_11;$/;"	n
p11_stage_11	DE2_115_SOPC.v	/^  wire             p11_stage_11;$/;"	n
p11_stage_11	verilog_copies/DE2_115_SOPC.v	/^  wire             p11_stage_11;$/;"	n
p12_full_12	DE2_115_SOPC.v	/^  wire             p12_full_12;$/;"	n
p12_full_12	verilog_copies/DE2_115_SOPC.v	/^  wire             p12_full_12;$/;"	n
p12_stage_12	DE2_115_SOPC.v	/^  wire             p12_stage_12;$/;"	n
p12_stage_12	verilog_copies/DE2_115_SOPC.v	/^  wire             p12_stage_12;$/;"	n
p13_full_13	DE2_115_SOPC.v	/^  wire             p13_full_13;$/;"	n
p13_full_13	verilog_copies/DE2_115_SOPC.v	/^  wire             p13_full_13;$/;"	n
p13_stage_13	DE2_115_SOPC.v	/^  wire             p13_stage_13;$/;"	n
p13_stage_13	verilog_copies/DE2_115_SOPC.v	/^  wire             p13_stage_13;$/;"	n
p14_full_14	DE2_115_SOPC.v	/^  wire             p14_full_14;$/;"	n
p14_full_14	verilog_copies/DE2_115_SOPC.v	/^  wire             p14_full_14;$/;"	n
p14_stage_14	DE2_115_SOPC.v	/^  wire             p14_stage_14;$/;"	n
p14_stage_14	verilog_copies/DE2_115_SOPC.v	/^  wire             p14_stage_14;$/;"	n
p15_full_15	DE2_115_SOPC.v	/^  wire             p15_full_15;$/;"	n
p15_full_15	verilog_copies/DE2_115_SOPC.v	/^  wire             p15_full_15;$/;"	n
p15_stage_15	DE2_115_SOPC.v	/^  wire             p15_stage_15;$/;"	n
p15_stage_15	verilog_copies/DE2_115_SOPC.v	/^  wire             p15_stage_15;$/;"	n
p16_full_16	DE2_115_SOPC.v	/^  wire             p16_full_16;$/;"	n
p16_full_16	verilog_copies/DE2_115_SOPC.v	/^  wire             p16_full_16;$/;"	n
p16_stage_16	DE2_115_SOPC.v	/^  wire             p16_stage_16;$/;"	n
p16_stage_16	verilog_copies/DE2_115_SOPC.v	/^  wire             p16_stage_16;$/;"	n
p17_full_17	DE2_115_SOPC.v	/^  wire             p17_full_17;$/;"	n
p17_full_17	verilog_copies/DE2_115_SOPC.v	/^  wire             p17_full_17;$/;"	n
p17_stage_17	DE2_115_SOPC.v	/^  wire             p17_stage_17;$/;"	n
p17_stage_17	verilog_copies/DE2_115_SOPC.v	/^  wire             p17_stage_17;$/;"	n
p18_full_18	DE2_115_SOPC.v	/^  wire             p18_full_18;$/;"	n
p18_full_18	verilog_copies/DE2_115_SOPC.v	/^  wire             p18_full_18;$/;"	n
p18_stage_18	DE2_115_SOPC.v	/^  wire             p18_stage_18;$/;"	n
p18_stage_18	verilog_copies/DE2_115_SOPC.v	/^  wire             p18_stage_18;$/;"	n
p19_full_19	DE2_115_SOPC.v	/^  wire             p19_full_19;$/;"	n
p19_full_19	verilog_copies/DE2_115_SOPC.v	/^  wire             p19_full_19;$/;"	n
p19_stage_19	DE2_115_SOPC.v	/^  wire             p19_stage_19;$/;"	n
p19_stage_19	verilog_copies/DE2_115_SOPC.v	/^  wire             p19_stage_19;$/;"	n
p1_address_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire    [ 22: 0] p1_address_to_the_cfi_flash;$/;"	n
p1_address_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 22: 0] p1_address_to_the_cfi_flash;$/;"	n
p1_clock_crossing_io_m1_latency_counter	DE2_115_SOPC.v	/^  wire             p1_clock_crossing_io_m1_latency_counter;$/;"	n
p1_clock_crossing_io_m1_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_clock_crossing_io_m1_latency_counter;$/;"	n
p1_cpu_data_master_latency_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_data_master_latency_counter;$/;"	n
p1_cpu_data_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_data_master_latency_counter;$/;"	n
p1_cpu_data_master_read_data_valid_cfi_flash_s1_shift_register	DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_data_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	n
p1_cpu_data_master_read_data_valid_cfi_flash_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_data_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	n
p1_cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register	DE2_115_SOPC.v	/^  wire             p1_cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	n
p1_cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	n
p1_cpu_instruction_master_latency_counter	DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_instruction_master_latency_counter;$/;"	n
p1_cpu_instruction_master_latency_counter	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_instruction_master_latency_counter;$/;"	n
p1_cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register	DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	n
p1_cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] p1_cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register;$/;"	n
p1_cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register	DE2_115_SOPC.v	/^  wire             p1_cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	n
p1_cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register;$/;"	n
p1_dbs_16_reg_segment_0	DE2_115_SOPC.v	/^  wire    [ 15: 0] p1_dbs_16_reg_segment_0;$/;"	n
p1_dbs_16_reg_segment_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] p1_dbs_16_reg_segment_0;$/;"	n
p1_dbs_latent_8_reg_segment_0	DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_0;$/;"	n
p1_dbs_latent_8_reg_segment_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_0;$/;"	n
p1_dbs_latent_8_reg_segment_1	DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_1;$/;"	n
p1_dbs_latent_8_reg_segment_1	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_1;$/;"	n
p1_dbs_latent_8_reg_segment_2	DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_2;$/;"	n
p1_dbs_latent_8_reg_segment_2	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] p1_dbs_latent_8_reg_segment_2;$/;"	n
p1_full_1	DE2_115_SOPC.v	/^  wire             p1_full_1;$/;"	n
p1_full_1	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_full_1;$/;"	n
p1_read_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             p1_read_n_to_the_cfi_flash;$/;"	n
p1_read_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_read_n_to_the_cfi_flash;$/;"	n
p1_select_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             p1_select_n_to_the_cfi_flash;$/;"	n
p1_select_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_select_n_to_the_cfi_flash;$/;"	n
p1_stage_1	DE2_115_SOPC.v	/^  wire             p1_stage_1;$/;"	n
p1_stage_1	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_stage_1;$/;"	n
p1_write_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             p1_write_n_to_the_cfi_flash;$/;"	n
p1_write_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             p1_write_n_to_the_cfi_flash;$/;"	n
p20_full_20	DE2_115_SOPC.v	/^  wire             p20_full_20;$/;"	n
p20_full_20	verilog_copies/DE2_115_SOPC.v	/^  wire             p20_full_20;$/;"	n
p20_stage_20	DE2_115_SOPC.v	/^  wire             p20_stage_20;$/;"	n
p20_stage_20	verilog_copies/DE2_115_SOPC.v	/^  wire             p20_stage_20;$/;"	n
p21_full_21	DE2_115_SOPC.v	/^  wire             p21_full_21;$/;"	n
p21_full_21	verilog_copies/DE2_115_SOPC.v	/^  wire             p21_full_21;$/;"	n
p21_stage_21	DE2_115_SOPC.v	/^  wire             p21_stage_21;$/;"	n
p21_stage_21	verilog_copies/DE2_115_SOPC.v	/^  wire             p21_stage_21;$/;"	n
p22_full_22	DE2_115_SOPC.v	/^  wire             p22_full_22;$/;"	n
p22_full_22	verilog_copies/DE2_115_SOPC.v	/^  wire             p22_full_22;$/;"	n
p22_stage_22	DE2_115_SOPC.v	/^  wire             p22_stage_22;$/;"	n
p22_stage_22	verilog_copies/DE2_115_SOPC.v	/^  wire             p22_stage_22;$/;"	n
p23_full_23	DE2_115_SOPC.v	/^  wire             p23_full_23;$/;"	n
p23_full_23	verilog_copies/DE2_115_SOPC.v	/^  wire             p23_full_23;$/;"	n
p23_stage_23	DE2_115_SOPC.v	/^  wire             p23_stage_23;$/;"	n
p23_stage_23	verilog_copies/DE2_115_SOPC.v	/^  wire             p23_stage_23;$/;"	n
p24_full_24	DE2_115_SOPC.v	/^  wire             p24_full_24;$/;"	n
p24_full_24	verilog_copies/DE2_115_SOPC.v	/^  wire             p24_full_24;$/;"	n
p24_stage_24	DE2_115_SOPC.v	/^  wire             p24_stage_24;$/;"	n
p24_stage_24	verilog_copies/DE2_115_SOPC.v	/^  wire             p24_stage_24;$/;"	n
p25_full_25	DE2_115_SOPC.v	/^  wire             p25_full_25;$/;"	n
p25_full_25	verilog_copies/DE2_115_SOPC.v	/^  wire             p25_full_25;$/;"	n
p25_stage_25	DE2_115_SOPC.v	/^  wire             p25_stage_25;$/;"	n
p25_stage_25	verilog_copies/DE2_115_SOPC.v	/^  wire             p25_stage_25;$/;"	n
p26_full_26	DE2_115_SOPC.v	/^  wire             p26_full_26;$/;"	n
p26_full_26	verilog_copies/DE2_115_SOPC.v	/^  wire             p26_full_26;$/;"	n
p26_stage_26	DE2_115_SOPC.v	/^  wire             p26_stage_26;$/;"	n
p26_stage_26	verilog_copies/DE2_115_SOPC.v	/^  wire             p26_stage_26;$/;"	n
p27_full_27	DE2_115_SOPC.v	/^  wire             p27_full_27;$/;"	n
p27_full_27	verilog_copies/DE2_115_SOPC.v	/^  wire             p27_full_27;$/;"	n
p27_stage_27	DE2_115_SOPC.v	/^  wire             p27_stage_27;$/;"	n
p27_stage_27	verilog_copies/DE2_115_SOPC.v	/^  wire             p27_stage_27;$/;"	n
p28_full_28	DE2_115_SOPC.v	/^  wire             p28_full_28;$/;"	n
p28_full_28	verilog_copies/DE2_115_SOPC.v	/^  wire             p28_full_28;$/;"	n
p28_stage_28	DE2_115_SOPC.v	/^  wire             p28_stage_28;$/;"	n
p28_stage_28	verilog_copies/DE2_115_SOPC.v	/^  wire             p28_stage_28;$/;"	n
p29_full_29	DE2_115_SOPC.v	/^  wire             p29_full_29;$/;"	n
p29_full_29	verilog_copies/DE2_115_SOPC.v	/^  wire             p29_full_29;$/;"	n
p29_stage_29	DE2_115_SOPC.v	/^  wire             p29_stage_29;$/;"	n
p29_stage_29	verilog_copies/DE2_115_SOPC.v	/^  wire             p29_stage_29;$/;"	n
p2_full_2	DE2_115_SOPC.v	/^  wire             p2_full_2;$/;"	n
p2_full_2	verilog_copies/DE2_115_SOPC.v	/^  wire             p2_full_2;$/;"	n
p2_stage_2	DE2_115_SOPC.v	/^  wire             p2_stage_2;$/;"	n
p2_stage_2	verilog_copies/DE2_115_SOPC.v	/^  wire             p2_stage_2;$/;"	n
p30_full_30	DE2_115_SOPC.v	/^  wire             p30_full_30;$/;"	n
p30_full_30	verilog_copies/DE2_115_SOPC.v	/^  wire             p30_full_30;$/;"	n
p30_stage_30	DE2_115_SOPC.v	/^  wire             p30_stage_30;$/;"	n
p30_stage_30	verilog_copies/DE2_115_SOPC.v	/^  wire             p30_stage_30;$/;"	n
p31_full_31	DE2_115_SOPC.v	/^  wire             p31_full_31;$/;"	n
p31_full_31	verilog_copies/DE2_115_SOPC.v	/^  wire             p31_full_31;$/;"	n
p31_stage_31	DE2_115_SOPC.v	/^  wire             p31_stage_31;$/;"	n
p31_stage_31	verilog_copies/DE2_115_SOPC.v	/^  wire             p31_stage_31;$/;"	n
p32_full_32	DE2_115_SOPC.v	/^  wire             p32_full_32;$/;"	n
p32_full_32	verilog_copies/DE2_115_SOPC.v	/^  wire             p32_full_32;$/;"	n
p32_stage_32	DE2_115_SOPC.v	/^  wire             p32_stage_32;$/;"	n
p32_stage_32	verilog_copies/DE2_115_SOPC.v	/^  wire             p32_stage_32;$/;"	n
p33_full_33	DE2_115_SOPC.v	/^  wire             p33_full_33;$/;"	n
p33_full_33	verilog_copies/DE2_115_SOPC.v	/^  wire             p33_full_33;$/;"	n
p33_stage_33	DE2_115_SOPC.v	/^  wire             p33_stage_33;$/;"	n
p33_stage_33	verilog_copies/DE2_115_SOPC.v	/^  wire             p33_stage_33;$/;"	n
p34_full_34	DE2_115_SOPC.v	/^  wire             p34_full_34;$/;"	n
p34_full_34	verilog_copies/DE2_115_SOPC.v	/^  wire             p34_full_34;$/;"	n
p34_stage_34	DE2_115_SOPC.v	/^  wire             p34_stage_34;$/;"	n
p34_stage_34	verilog_copies/DE2_115_SOPC.v	/^  wire             p34_stage_34;$/;"	n
p35_full_35	DE2_115_SOPC.v	/^  wire             p35_full_35;$/;"	n
p35_full_35	verilog_copies/DE2_115_SOPC.v	/^  wire             p35_full_35;$/;"	n
p35_stage_35	DE2_115_SOPC.v	/^  wire             p35_stage_35;$/;"	n
p35_stage_35	verilog_copies/DE2_115_SOPC.v	/^  wire             p35_stage_35;$/;"	n
p36_full_36	DE2_115_SOPC.v	/^  wire             p36_full_36;$/;"	n
p36_full_36	verilog_copies/DE2_115_SOPC.v	/^  wire             p36_full_36;$/;"	n
p36_stage_36	DE2_115_SOPC.v	/^  wire             p36_stage_36;$/;"	n
p36_stage_36	verilog_copies/DE2_115_SOPC.v	/^  wire             p36_stage_36;$/;"	n
p37_full_37	DE2_115_SOPC.v	/^  wire             p37_full_37;$/;"	n
p37_full_37	verilog_copies/DE2_115_SOPC.v	/^  wire             p37_full_37;$/;"	n
p37_stage_37	DE2_115_SOPC.v	/^  wire             p37_stage_37;$/;"	n
p37_stage_37	verilog_copies/DE2_115_SOPC.v	/^  wire             p37_stage_37;$/;"	n
p38_full_38	DE2_115_SOPC.v	/^  wire             p38_full_38;$/;"	n
p38_full_38	verilog_copies/DE2_115_SOPC.v	/^  wire             p38_full_38;$/;"	n
p38_stage_38	DE2_115_SOPC.v	/^  wire             p38_stage_38;$/;"	n
p38_stage_38	verilog_copies/DE2_115_SOPC.v	/^  wire             p38_stage_38;$/;"	n
p39_full_39	DE2_115_SOPC.v	/^  wire             p39_full_39;$/;"	n
p39_full_39	verilog_copies/DE2_115_SOPC.v	/^  wire             p39_full_39;$/;"	n
p39_stage_39	DE2_115_SOPC.v	/^  wire             p39_stage_39;$/;"	n
p39_stage_39	verilog_copies/DE2_115_SOPC.v	/^  wire             p39_stage_39;$/;"	n
p3_full_3	DE2_115_SOPC.v	/^  wire             p3_full_3;$/;"	n
p3_full_3	verilog_copies/DE2_115_SOPC.v	/^  wire             p3_full_3;$/;"	n
p3_stage_3	DE2_115_SOPC.v	/^  wire             p3_stage_3;$/;"	n
p3_stage_3	verilog_copies/DE2_115_SOPC.v	/^  wire             p3_stage_3;$/;"	n
p40_full_40	DE2_115_SOPC.v	/^  wire             p40_full_40;$/;"	n
p40_full_40	verilog_copies/DE2_115_SOPC.v	/^  wire             p40_full_40;$/;"	n
p40_stage_40	DE2_115_SOPC.v	/^  wire             p40_stage_40;$/;"	n
p40_stage_40	verilog_copies/DE2_115_SOPC.v	/^  wire             p40_stage_40;$/;"	n
p41_full_41	DE2_115_SOPC.v	/^  wire             p41_full_41;$/;"	n
p41_full_41	verilog_copies/DE2_115_SOPC.v	/^  wire             p41_full_41;$/;"	n
p41_stage_41	DE2_115_SOPC.v	/^  wire             p41_stage_41;$/;"	n
p41_stage_41	verilog_copies/DE2_115_SOPC.v	/^  wire             p41_stage_41;$/;"	n
p42_full_42	DE2_115_SOPC.v	/^  wire             p42_full_42;$/;"	n
p42_full_42	verilog_copies/DE2_115_SOPC.v	/^  wire             p42_full_42;$/;"	n
p42_stage_42	DE2_115_SOPC.v	/^  wire             p42_stage_42;$/;"	n
p42_stage_42	verilog_copies/DE2_115_SOPC.v	/^  wire             p42_stage_42;$/;"	n
p43_full_43	DE2_115_SOPC.v	/^  wire             p43_full_43;$/;"	n
p43_full_43	verilog_copies/DE2_115_SOPC.v	/^  wire             p43_full_43;$/;"	n
p43_stage_43	DE2_115_SOPC.v	/^  wire             p43_stage_43;$/;"	n
p43_stage_43	verilog_copies/DE2_115_SOPC.v	/^  wire             p43_stage_43;$/;"	n
p44_full_44	DE2_115_SOPC.v	/^  wire             p44_full_44;$/;"	n
p44_full_44	verilog_copies/DE2_115_SOPC.v	/^  wire             p44_full_44;$/;"	n
p44_stage_44	DE2_115_SOPC.v	/^  wire             p44_stage_44;$/;"	n
p44_stage_44	verilog_copies/DE2_115_SOPC.v	/^  wire             p44_stage_44;$/;"	n
p45_full_45	DE2_115_SOPC.v	/^  wire             p45_full_45;$/;"	n
p45_full_45	verilog_copies/DE2_115_SOPC.v	/^  wire             p45_full_45;$/;"	n
p45_stage_45	DE2_115_SOPC.v	/^  wire             p45_stage_45;$/;"	n
p45_stage_45	verilog_copies/DE2_115_SOPC.v	/^  wire             p45_stage_45;$/;"	n
p46_full_46	DE2_115_SOPC.v	/^  wire             p46_full_46;$/;"	n
p46_full_46	verilog_copies/DE2_115_SOPC.v	/^  wire             p46_full_46;$/;"	n
p46_stage_46	DE2_115_SOPC.v	/^  wire             p46_stage_46;$/;"	n
p46_stage_46	verilog_copies/DE2_115_SOPC.v	/^  wire             p46_stage_46;$/;"	n
p47_full_47	DE2_115_SOPC.v	/^  wire             p47_full_47;$/;"	n
p47_full_47	verilog_copies/DE2_115_SOPC.v	/^  wire             p47_full_47;$/;"	n
p47_stage_47	DE2_115_SOPC.v	/^  wire             p47_stage_47;$/;"	n
p47_stage_47	verilog_copies/DE2_115_SOPC.v	/^  wire             p47_stage_47;$/;"	n
p48_full_48	DE2_115_SOPC.v	/^  wire             p48_full_48;$/;"	n
p48_full_48	verilog_copies/DE2_115_SOPC.v	/^  wire             p48_full_48;$/;"	n
p48_stage_48	DE2_115_SOPC.v	/^  wire             p48_stage_48;$/;"	n
p48_stage_48	verilog_copies/DE2_115_SOPC.v	/^  wire             p48_stage_48;$/;"	n
p49_full_49	DE2_115_SOPC.v	/^  wire             p49_full_49;$/;"	n
p49_full_49	verilog_copies/DE2_115_SOPC.v	/^  wire             p49_full_49;$/;"	n
p49_stage_49	DE2_115_SOPC.v	/^  wire             p49_stage_49;$/;"	n
p49_stage_49	verilog_copies/DE2_115_SOPC.v	/^  wire             p49_stage_49;$/;"	n
p4_full_4	DE2_115_SOPC.v	/^  wire             p4_full_4;$/;"	n
p4_full_4	verilog_copies/DE2_115_SOPC.v	/^  wire             p4_full_4;$/;"	n
p4_stage_4	DE2_115_SOPC.v	/^  wire             p4_stage_4;$/;"	n
p4_stage_4	verilog_copies/DE2_115_SOPC.v	/^  wire             p4_stage_4;$/;"	n
p50_full_50	DE2_115_SOPC.v	/^  wire             p50_full_50;$/;"	n
p50_full_50	verilog_copies/DE2_115_SOPC.v	/^  wire             p50_full_50;$/;"	n
p50_stage_50	DE2_115_SOPC.v	/^  wire             p50_stage_50;$/;"	n
p50_stage_50	verilog_copies/DE2_115_SOPC.v	/^  wire             p50_stage_50;$/;"	n
p51_full_51	DE2_115_SOPC.v	/^  wire             p51_full_51;$/;"	n
p51_full_51	verilog_copies/DE2_115_SOPC.v	/^  wire             p51_full_51;$/;"	n
p51_stage_51	DE2_115_SOPC.v	/^  wire             p51_stage_51;$/;"	n
p51_stage_51	verilog_copies/DE2_115_SOPC.v	/^  wire             p51_stage_51;$/;"	n
p52_full_52	DE2_115_SOPC.v	/^  wire             p52_full_52;$/;"	n
p52_full_52	verilog_copies/DE2_115_SOPC.v	/^  wire             p52_full_52;$/;"	n
p52_stage_52	DE2_115_SOPC.v	/^  wire             p52_stage_52;$/;"	n
p52_stage_52	verilog_copies/DE2_115_SOPC.v	/^  wire             p52_stage_52;$/;"	n
p53_full_53	DE2_115_SOPC.v	/^  wire             p53_full_53;$/;"	n
p53_full_53	verilog_copies/DE2_115_SOPC.v	/^  wire             p53_full_53;$/;"	n
p53_stage_53	DE2_115_SOPC.v	/^  wire             p53_stage_53;$/;"	n
p53_stage_53	verilog_copies/DE2_115_SOPC.v	/^  wire             p53_stage_53;$/;"	n
p54_full_54	DE2_115_SOPC.v	/^  wire             p54_full_54;$/;"	n
p54_full_54	verilog_copies/DE2_115_SOPC.v	/^  wire             p54_full_54;$/;"	n
p54_stage_54	DE2_115_SOPC.v	/^  wire             p54_stage_54;$/;"	n
p54_stage_54	verilog_copies/DE2_115_SOPC.v	/^  wire             p54_stage_54;$/;"	n
p55_full_55	DE2_115_SOPC.v	/^  wire             p55_full_55;$/;"	n
p55_full_55	verilog_copies/DE2_115_SOPC.v	/^  wire             p55_full_55;$/;"	n
p55_stage_55	DE2_115_SOPC.v	/^  wire             p55_stage_55;$/;"	n
p55_stage_55	verilog_copies/DE2_115_SOPC.v	/^  wire             p55_stage_55;$/;"	n
p56_full_56	DE2_115_SOPC.v	/^  wire             p56_full_56;$/;"	n
p56_full_56	verilog_copies/DE2_115_SOPC.v	/^  wire             p56_full_56;$/;"	n
p56_stage_56	DE2_115_SOPC.v	/^  wire             p56_stage_56;$/;"	n
p56_stage_56	verilog_copies/DE2_115_SOPC.v	/^  wire             p56_stage_56;$/;"	n
p57_full_57	DE2_115_SOPC.v	/^  wire             p57_full_57;$/;"	n
p57_full_57	verilog_copies/DE2_115_SOPC.v	/^  wire             p57_full_57;$/;"	n
p57_stage_57	DE2_115_SOPC.v	/^  wire             p57_stage_57;$/;"	n
p57_stage_57	verilog_copies/DE2_115_SOPC.v	/^  wire             p57_stage_57;$/;"	n
p58_full_58	DE2_115_SOPC.v	/^  wire             p58_full_58;$/;"	n
p58_full_58	verilog_copies/DE2_115_SOPC.v	/^  wire             p58_full_58;$/;"	n
p58_stage_58	DE2_115_SOPC.v	/^  wire             p58_stage_58;$/;"	n
p58_stage_58	verilog_copies/DE2_115_SOPC.v	/^  wire             p58_stage_58;$/;"	n
p59_full_59	DE2_115_SOPC.v	/^  wire             p59_full_59;$/;"	n
p59_full_59	verilog_copies/DE2_115_SOPC.v	/^  wire             p59_full_59;$/;"	n
p59_stage_59	DE2_115_SOPC.v	/^  wire             p59_stage_59;$/;"	n
p59_stage_59	verilog_copies/DE2_115_SOPC.v	/^  wire             p59_stage_59;$/;"	n
p5_full_5	DE2_115_SOPC.v	/^  wire             p5_full_5;$/;"	n
p5_full_5	verilog_copies/DE2_115_SOPC.v	/^  wire             p5_full_5;$/;"	n
p5_stage_5	DE2_115_SOPC.v	/^  wire             p5_stage_5;$/;"	n
p5_stage_5	verilog_copies/DE2_115_SOPC.v	/^  wire             p5_stage_5;$/;"	n
p60_full_60	DE2_115_SOPC.v	/^  wire             p60_full_60;$/;"	n
p60_full_60	verilog_copies/DE2_115_SOPC.v	/^  wire             p60_full_60;$/;"	n
p60_stage_60	DE2_115_SOPC.v	/^  wire             p60_stage_60;$/;"	n
p60_stage_60	verilog_copies/DE2_115_SOPC.v	/^  wire             p60_stage_60;$/;"	n
p61_full_61	DE2_115_SOPC.v	/^  wire             p61_full_61;$/;"	n
p61_full_61	verilog_copies/DE2_115_SOPC.v	/^  wire             p61_full_61;$/;"	n
p61_stage_61	DE2_115_SOPC.v	/^  wire             p61_stage_61;$/;"	n
p61_stage_61	verilog_copies/DE2_115_SOPC.v	/^  wire             p61_stage_61;$/;"	n
p62_full_62	DE2_115_SOPC.v	/^  wire             p62_full_62;$/;"	n
p62_full_62	verilog_copies/DE2_115_SOPC.v	/^  wire             p62_full_62;$/;"	n
p62_stage_62	DE2_115_SOPC.v	/^  wire             p62_stage_62;$/;"	n
p62_stage_62	verilog_copies/DE2_115_SOPC.v	/^  wire             p62_stage_62;$/;"	n
p63_full_63	DE2_115_SOPC.v	/^  wire             p63_full_63;$/;"	n
p63_full_63	verilog_copies/DE2_115_SOPC.v	/^  wire             p63_full_63;$/;"	n
p63_stage_63	DE2_115_SOPC.v	/^  wire             p63_stage_63;$/;"	n
p63_stage_63	verilog_copies/DE2_115_SOPC.v	/^  wire             p63_stage_63;$/;"	n
p6_full_6	DE2_115_SOPC.v	/^  wire             p6_full_6;$/;"	n
p6_full_6	verilog_copies/DE2_115_SOPC.v	/^  wire             p6_full_6;$/;"	n
p6_stage_6	DE2_115_SOPC.v	/^  wire             p6_stage_6;$/;"	n
p6_stage_6	verilog_copies/DE2_115_SOPC.v	/^  wire             p6_stage_6;$/;"	n
p7_full_7	DE2_115_SOPC.v	/^  wire             p7_full_7;$/;"	n
p7_full_7	verilog_copies/DE2_115_SOPC.v	/^  wire             p7_full_7;$/;"	n
p7_stage_7	DE2_115_SOPC.v	/^  wire             p7_stage_7;$/;"	n
p7_stage_7	verilog_copies/DE2_115_SOPC.v	/^  wire             p7_stage_7;$/;"	n
p8_full_8	DE2_115_SOPC.v	/^  wire             p8_full_8;$/;"	n
p8_full_8	verilog_copies/DE2_115_SOPC.v	/^  wire             p8_full_8;$/;"	n
p8_stage_8	DE2_115_SOPC.v	/^  wire             p8_stage_8;$/;"	n
p8_stage_8	verilog_copies/DE2_115_SOPC.v	/^  wire             p8_stage_8;$/;"	n
p9_full_9	DE2_115_SOPC.v	/^  wire             p9_full_9;$/;"	n
p9_full_9	verilog_copies/DE2_115_SOPC.v	/^  wire             p9_full_9;$/;"	n
p9_stage_9	DE2_115_SOPC.v	/^  wire             p9_stage_9;$/;"	n
p9_stage_9	verilog_copies/DE2_115_SOPC.v	/^  wire             p9_stage_9;$/;"	n
pData	software/DE2_115_NIOS_DEVICE_LED/BASICTYP.h	/^	UCHAR * pData;      \/* Memory Address *\/$/;"	m	union:_Address
parity_error	rs232.v	/^  input            parity_error;$/;"	p
parity_error	rs232.v	/^  output           parity_error;$/;"	p
parity_error	rs232.v	/^  wire             parity_error;$/;"	n
parity_error	verilog_copies/rs232.v	/^  input            parity_error;$/;"	p
parity_error	verilog_copies/rs232.v	/^  output           parity_error;$/;"	p
parity_error	verilog_copies/rs232.v	/^  wire             parity_error;$/;"	n
pause_irq	jtag_uart.v	/^  reg              pause_irq;$/;"	r
pause_irq	verilog_copies/jtag_uart.v	/^  reg              pause_irq;$/;"	r
pending	sdram.v	/^  wire             pending;$/;"	n
pending	verilog_copies/sdram.v	/^  wire             pending;$/;"	n
period_h_register	timer.v	/^  reg     [ 15: 0] period_h_register;$/;"	r
period_h_register	verilog_copies/timer.v	/^  reg     [ 15: 0] period_h_register;$/;"	r
period_h_wr_strobe	timer.v	/^  wire             period_h_wr_strobe;$/;"	n
period_h_wr_strobe	verilog_copies/timer.v	/^  wire             period_h_wr_strobe;$/;"	n
period_l_register	timer.v	/^  reg     [ 15: 0] period_l_register;$/;"	r
period_l_register	verilog_copies/timer.v	/^  reg     [ 15: 0] period_l_register;$/;"	r
period_l_wr_strobe	timer.v	/^  wire             period_l_wr_strobe;$/;"	n
period_l_wr_strobe	verilog_copies/timer.v	/^  wire             period_l_wr_strobe;$/;"	n
pfdena_reg	altpll.v	/^	reg	pfdena_reg;$/;"	r
pfdena_reg	pll.v	/^	reg	pfdena_reg;$/;"	r
pfdena_reg	verilog_copies/altpll.v	/^	reg	pfdena_reg;$/;"	r
pfdena_reg	verilog_copies/pll.v	/^	reg	pfdena_reg;$/;"	r
phasedone	altpll.v	/^	output   phasedone;$/;"	p
phasedone	pll.v	/^	output   phasedone;$/;"	p
phasedone	verilog_copies/altpll.v	/^	output   phasedone;$/;"	p
phasedone	verilog_copies/pll.v	/^	output   phasedone;$/;"	p
phasedone_from_the_pll	DE2_115_SOPC.v	/^  output           phasedone_from_the_pll;$/;"	p
phasedone_from_the_pll	DE2_115_SOPC.v	/^  wire             phasedone_from_the_pll;$/;"	n
phasedone_from_the_pll	verilog_copies/DE2_115_SOPC.v	/^  output           phasedone_from_the_pll;$/;"	p
phasedone_from_the_pll	verilog_copies/DE2_115_SOPC.v	/^  wire             phasedone_from_the_pll;$/;"	n
pickup_pulse	rs232.v	/^  wire             pickup_pulse;$/;"	n
pickup_pulse	verilog_copies/rs232.v	/^  wire             pickup_pulse;$/;"	n
pix_de	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire			pix_de;$/;"	n
pix_hs	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire			pix_hs;$/;"	n
pix_vs	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire			pix_vs;$/;"	n
pix_x	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire	[11:0]	pix_x;$/;"	n
pix_y	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire	[11:0]	pix_y;$/;"	n
pll	pll.v	/^module  pll$/;"	m
pll	verilog_copies/pll.v	/^module  pll$/;"	m
pll_altpll_ktn2	pll.v	/^module  pll_altpll_ktn2$/;"	m
pll_altpll_ktn2	verilog_copies/pll.v	/^module  pll_altpll_ktn2$/;"	m
pll_dffpipe_l2c	pll.v	/^module  pll_dffpipe_l2c$/;"	m
pll_dffpipe_l2c	verilog_copies/pll.v	/^module  pll_dffpipe_l2c$/;"	m
pll_lock_sync	altpll.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	pll.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	verilog_copies/altpll.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	verilog_copies/pll.v	/^	reg	pll_lock_sync;$/;"	r
pll_pll_slave_address	DE2_115_SOPC.v	/^  output  [  1: 0] pll_pll_slave_address;$/;"	p
pll_pll_slave_address	DE2_115_SOPC.v	/^  wire    [  1: 0] pll_pll_slave_address;$/;"	n
pll_pll_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] pll_pll_slave_address;$/;"	p
pll_pll_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] pll_pll_slave_address;$/;"	n
pll_pll_slave_allgrants	DE2_115_SOPC.v	/^  wire             pll_pll_slave_allgrants;$/;"	n
pll_pll_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_allgrants;$/;"	n
pll_pll_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             pll_pll_slave_allow_new_arb_cycle;$/;"	n
pll_pll_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_allow_new_arb_cycle;$/;"	n
pll_pll_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             pll_pll_slave_any_bursting_master_saved_grant;$/;"	n
pll_pll_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_any_bursting_master_saved_grant;$/;"	n
pll_pll_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             pll_pll_slave_any_continuerequest;$/;"	n
pll_pll_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_any_continuerequest;$/;"	n
pll_pll_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_counter_enable;$/;"	n
pll_pll_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_counter_enable;$/;"	n
pll_pll_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg              pll_pll_slave_arb_share_counter;$/;"	r
pll_pll_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              pll_pll_slave_arb_share_counter;$/;"	r
pll_pll_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_share_counter_next_value;$/;"	n
pll_pll_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_share_counter_next_value;$/;"	n
pll_pll_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_share_set_values;$/;"	n
pll_pll_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_arb_share_set_values;$/;"	n
pll_pll_slave_arbitrator	DE2_115_SOPC.v	/^module pll_pll_slave_arbitrator ($/;"	m
pll_pll_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module pll_pll_slave_arbitrator ($/;"	m
pll_pll_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             pll_pll_slave_beginbursttransfer_internal;$/;"	n
pll_pll_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_beginbursttransfer_internal;$/;"	n
pll_pll_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             pll_pll_slave_begins_xfer;$/;"	n
pll_pll_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_begins_xfer;$/;"	n
pll_pll_slave_end_xfer	DE2_115_SOPC.v	/^  wire             pll_pll_slave_end_xfer;$/;"	n
pll_pll_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_end_xfer;$/;"	n
pll_pll_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             pll_pll_slave_firsttransfer;$/;"	n
pll_pll_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_firsttransfer;$/;"	n
pll_pll_slave_grant_vector	DE2_115_SOPC.v	/^  wire             pll_pll_slave_grant_vector;$/;"	n
pll_pll_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_grant_vector;$/;"	n
pll_pll_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             pll_pll_slave_in_a_read_cycle;$/;"	n
pll_pll_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_in_a_read_cycle;$/;"	n
pll_pll_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             pll_pll_slave_in_a_write_cycle;$/;"	n
pll_pll_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_in_a_write_cycle;$/;"	n
pll_pll_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             pll_pll_slave_master_qreq_vector;$/;"	n
pll_pll_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_master_qreq_vector;$/;"	n
pll_pll_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             pll_pll_slave_non_bursting_master_requests;$/;"	n
pll_pll_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_non_bursting_master_requests;$/;"	n
pll_pll_slave_read	DE2_115_SOPC.v	/^  output           pll_pll_slave_read;$/;"	p
pll_pll_slave_read	DE2_115_SOPC.v	/^  wire             pll_pll_slave_read;$/;"	n
pll_pll_slave_read	verilog_copies/DE2_115_SOPC.v	/^  output           pll_pll_slave_read;$/;"	p
pll_pll_slave_read	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_read;$/;"	n
pll_pll_slave_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] pll_pll_slave_readdata;$/;"	p
pll_pll_slave_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_readdata;$/;"	n
pll_pll_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] pll_pll_slave_readdata;$/;"	p
pll_pll_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_readdata;$/;"	n
pll_pll_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	p
pll_pll_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	p
pll_pll_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	n
pll_pll_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	p
pll_pll_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	p
pll_pll_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_readdata_from_sa;$/;"	n
pll_pll_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              pll_pll_slave_reg_firsttransfer;$/;"	r
pll_pll_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              pll_pll_slave_reg_firsttransfer;$/;"	r
pll_pll_slave_reset	DE2_115_SOPC.v	/^  output           pll_pll_slave_reset;$/;"	p
pll_pll_slave_reset	DE2_115_SOPC.v	/^  wire             pll_pll_slave_reset;$/;"	n
pll_pll_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  output           pll_pll_slave_reset;$/;"	p
pll_pll_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_reset;$/;"	n
pll_pll_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              pll_pll_slave_slavearbiterlockenable;$/;"	r
pll_pll_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              pll_pll_slave_slavearbiterlockenable;$/;"	r
pll_pll_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             pll_pll_slave_slavearbiterlockenable2;$/;"	n
pll_pll_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_slavearbiterlockenable2;$/;"	n
pll_pll_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             pll_pll_slave_unreg_firsttransfer;$/;"	n
pll_pll_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_unreg_firsttransfer;$/;"	n
pll_pll_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             pll_pll_slave_waits_for_read;$/;"	n
pll_pll_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_waits_for_read;$/;"	n
pll_pll_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             pll_pll_slave_waits_for_write;$/;"	n
pll_pll_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_waits_for_write;$/;"	n
pll_pll_slave_write	DE2_115_SOPC.v	/^  output           pll_pll_slave_write;$/;"	p
pll_pll_slave_write	DE2_115_SOPC.v	/^  wire             pll_pll_slave_write;$/;"	n
pll_pll_slave_write	verilog_copies/DE2_115_SOPC.v	/^  output           pll_pll_slave_write;$/;"	p
pll_pll_slave_write	verilog_copies/DE2_115_SOPC.v	/^  wire             pll_pll_slave_write;$/;"	n
pll_pll_slave_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] pll_pll_slave_writedata;$/;"	p
pll_pll_slave_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_writedata;$/;"	n
pll_pll_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] pll_pll_slave_writedata;$/;"	p
pll_pll_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] pll_pll_slave_writedata;$/;"	n
pll_stdsync_sv6	pll.v	/^module  pll_stdsync_sv6$/;"	m
pll_stdsync_sv6	verilog_copies/pll.v	/^module  pll_stdsync_sv6$/;"	m
poll_count	jtag_uart.v	/^   reg [31:0] poll_count;$/;"	r
poll_count	rs232.v	/^   reg [31:0] poll_count;$/;"	r
poll_count	verilog_copies/jtag_uart.v	/^   reg [31:0] poll_count;$/;"	r
poll_count	verilog_copies/rs232.v	/^   reg [31:0] poll_count;$/;"	r
pre	jtag_uart.v	/^  reg              pre;$/;"	r
pre	rs232.v	/^  reg              pre;$/;"	r
pre	verilog_copies/jtag_uart.v	/^  reg              pre;$/;"	r
pre	verilog_copies/rs232.v	/^  reg              pre;$/;"	r
pre_dbs_count_enable	DE2_115_SOPC.v	/^  wire             pre_dbs_count_enable;$/;"	n
pre_dbs_count_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             pre_dbs_count_enable;$/;"	n
pre_flush_clock_crossing_io_m1_readdatavalid	DE2_115_SOPC.v	/^  wire             pre_flush_clock_crossing_io_m1_readdatavalid;$/;"	n
pre_flush_clock_crossing_io_m1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             pre_flush_clock_crossing_io_m1_readdatavalid;$/;"	n
pre_flush_cpu_data_master_readdatavalid	DE2_115_SOPC.v	/^  wire             pre_flush_cpu_data_master_readdatavalid;$/;"	n
pre_flush_cpu_data_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             pre_flush_cpu_data_master_readdatavalid;$/;"	n
pre_flush_cpu_instruction_master_readdatavalid	DE2_115_SOPC.v	/^  wire             pre_flush_cpu_instruction_master_readdatavalid;$/;"	n
pre_flush_cpu_instruction_master_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             pre_flush_cpu_instruction_master_readdatavalid;$/;"	n
pre_txd	rs232.v	/^  reg              pre_txd;$/;"	r
pre_txd	verilog_copies/rs232.v	/^  reg              pre_txd;$/;"	r
prev_reset	altpll.v	/^	reg	prev_reset;$/;"	r
prev_reset	pll.v	/^	reg	prev_reset;$/;"	r
prev_reset	verilog_copies/altpll.v	/^	reg	prev_reset;$/;"	r
prev_reset	verilog_copies/pll.v	/^	reg	prev_reset;$/;"	r
prn	altpll.v	/^	wire prn;$/;"	n
prn	pll.v	/^	wire prn;$/;"	n
prn	verilog_copies/altpll.v	/^	wire prn;$/;"	n
prn	verilog_copies/pll.v	/^	wire prn;$/;"	n
q	DE2_115_SOPC.v	/^  output  [  7: 0] q;$/;"	p
q	DE2_115_SOPC.v	/^  wire    [  7: 0] q;$/;"	n
q	altpll.v	/^	output   [0:0]  q;$/;"	p
q	clock_crossing_io.v	/^  output  [ 32: 0] q;$/;"	p
q	clock_crossing_io.v	/^  output  [ 51: 0] q;$/;"	p
q	clock_crossing_io.v	/^  wire    [ 32: 0] q;$/;"	n
q	clock_crossing_io.v	/^  wire    [ 51: 0] q;$/;"	n
q	ip/TERASIC_AUDIO/audio_fifo.v	/^	output	[31:0]  q;$/;"	p
q	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire [31:0] q = sub_wire2[31:0];$/;"	n
q	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	output	[31:0]  q;$/;"	p
q	jtag_uart.v	/^  output  [  7: 0] q;$/;"	p
q	jtag_uart.v	/^  wire    [  7: 0] q;$/;"	n
q	pll.v	/^	output   [0:0]  q;$/;"	p
q	rs232.v	/^  output  [  7: 0] q;$/;"	p
q	rs232.v	/^  wire    [  7: 0] q;$/;"	n
q	sdram_test_component.v	/^  output  [ 31: 0] q;$/;"	p
q	sdram_test_component.v	/^  wire    [ 31: 0] q;$/;"	n
q	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] q;$/;"	p
q	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] q;$/;"	n
q	verilog_copies/altpll.v	/^	output   [0:0]  q;$/;"	p
q	verilog_copies/clock_crossing_io.v	/^  output  [ 32: 0] q;$/;"	p
q	verilog_copies/clock_crossing_io.v	/^  output  [ 51: 0] q;$/;"	p
q	verilog_copies/clock_crossing_io.v	/^  wire    [ 32: 0] q;$/;"	n
q	verilog_copies/clock_crossing_io.v	/^  wire    [ 51: 0] q;$/;"	n
q	verilog_copies/jtag_uart.v	/^  output  [  7: 0] q;$/;"	p
q	verilog_copies/jtag_uart.v	/^  wire    [  7: 0] q;$/;"	n
q	verilog_copies/pll.v	/^	output   [0:0]  q;$/;"	p
q	verilog_copies/rs232.v	/^  output  [  7: 0] q;$/;"	p
q	verilog_copies/rs232.v	/^  wire    [  7: 0] q;$/;"	n
q	verilog_copies/sdram_test_component.v	/^  output  [ 31: 0] q;$/;"	p
q	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] q;$/;"	n
q_0	DE2_115_SOPC.v	/^  wire    [  7: 0] q_0;$/;"	n
q_0	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] q_0;$/;"	n
qualified_irq	rs232.v	/^  wire             qualified_irq;$/;"	n
qualified_irq	verilog_copies/rs232.v	/^  wire             qualified_irq;$/;"	n
quit	DE2_115_SOPC_sim/atail-f.pl	/^sub quit {			# interrupt handler for exit$/;"	s
r_0	DE2_115_SOPC.v	/^  wire             r_0;$/;"	n
r_0	verilog_copies/DE2_115_SOPC.v	/^  wire             r_0;$/;"	n
r_1	DE2_115_SOPC.v	/^  wire             r_1;$/;"	n
r_1	verilog_copies/DE2_115_SOPC.v	/^  wire             r_1;$/;"	n
r_2	DE2_115_SOPC.v	/^  wire             r_2;$/;"	n
r_2	verilog_copies/DE2_115_SOPC.v	/^  wire             r_2;$/;"	n
r_3	DE2_115_SOPC.v	/^  wire             r_3;$/;"	n
r_3	verilog_copies/DE2_115_SOPC.v	/^  wire             r_3;$/;"	n
r_4	DE2_115_SOPC.v	/^  wire             r_4;$/;"	n
r_4	verilog_copies/DE2_115_SOPC.v	/^  wire             r_4;$/;"	n
r_dat	jtag_uart.v	/^  output  [  7: 0] r_dat;$/;"	p
r_dat	jtag_uart.v	/^  wire    [  7: 0] r_dat;$/;"	n
r_dat	verilog_copies/jtag_uart.v	/^  output  [  7: 0] r_dat;$/;"	p
r_dat	verilog_copies/jtag_uart.v	/^  wire    [  7: 0] r_dat;$/;"	n
r_ena	jtag_uart.v	/^  wire             r_ena;$/;"	n
r_ena	verilog_copies/jtag_uart.v	/^  wire             r_ena;$/;"	n
r_val	jtag_uart.v	/^  reg              r_val;$/;"	r
r_val	verilog_copies/jtag_uart.v	/^  reg              r_val;$/;"	r
ram_size	software/DE2_115_NIOS_DEVICE_LED/HAL4D13.h	8;"	d
ras_n	sdram_test_component.v	/^  wire             ras_n;$/;"	n
ras_n	verilog_copies/sdram_test_component.v	/^  wire             ras_n;$/;"	n
raw_data_in	rs232.v	/^  wire    [  7: 0] raw_data_in;$/;"	n
raw_data_in	verilog_copies/rs232.v	/^  wire    [  7: 0] raw_data_in;$/;"	n
rd	sdram.v	/^  input            rd;$/;"	p
rd	verilog_copies/sdram.v	/^  input            rd;$/;"	p
rd_addr_pipe_0	sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_0;$/;"	r
rd_addr_pipe_0	verilog_copies/sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_0;$/;"	r
rd_addr_pipe_1	sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_1;$/;"	r
rd_addr_pipe_1	verilog_copies/sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_1;$/;"	r
rd_addr_pipe_2	sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_2;$/;"	r
rd_addr_pipe_2	verilog_copies/sdram_test_component.v	/^  reg     [ 24: 0] rd_addr_pipe_2;$/;"	r
rd_address	sdram.v	/^  reg              rd_address;$/;"	r
rd_address	verilog_copies/sdram.v	/^  reg              rd_address;$/;"	r
rd_data	sdram.v	/^  output  [ 61: 0] rd_data;$/;"	p
rd_data	sdram.v	/^  reg     [ 61: 0] rd_data;$/;"	r
rd_data	verilog_copies/sdram.v	/^  output  [ 61: 0] rd_data;$/;"	p
rd_data	verilog_copies/sdram.v	/^  reg     [ 61: 0] rd_data;$/;"	r
rd_mask_pipe_0	sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_0;$/;"	r
rd_mask_pipe_0	verilog_copies/sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_0;$/;"	r
rd_mask_pipe_1	sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_1;$/;"	r
rd_mask_pipe_1	verilog_copies/sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_1;$/;"	r
rd_mask_pipe_2	sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_2;$/;"	r
rd_mask_pipe_2	verilog_copies/sdram_test_component.v	/^  reg     [  3: 0] rd_mask_pipe_2;$/;"	r
rd_strobe	sdram.v	/^  wire             rd_strobe;$/;"	n
rd_strobe	verilog_copies/sdram.v	/^  wire             rd_strobe;$/;"	n
rd_valid	sdram.v	/^  reg     [  2: 0] rd_valid;$/;"	r
rd_valid	verilog_copies/sdram.v	/^  reg     [  2: 0] rd_valid;$/;"	r
rd_valid_pipe	sdram_test_component.v	/^  reg     [  2: 0] rd_valid_pipe;$/;"	r
rd_valid_pipe	verilog_copies/sdram_test_component.v	/^  reg     [  2: 0] rd_valid_pipe;$/;"	r
rd_wfifo	jtag_uart.v	/^  input            rd_wfifo;$/;"	p
rd_wfifo	jtag_uart.v	/^  wire             rd_wfifo;$/;"	n
rd_wfifo	verilog_copies/jtag_uart.v	/^  input            rd_wfifo;$/;"	p
rd_wfifo	verilog_copies/jtag_uart.v	/^  wire             rd_wfifo;$/;"	n
rdaddress	DE2_115_SOPC.v	/^  input   [ 22: 0] rdaddress;$/;"	p
rdaddress	sdram_test_component.v	/^  input   [ 24: 0] rdaddress;$/;"	p
rdaddress	verilog_copies/DE2_115_SOPC.v	/^  input   [ 22: 0] rdaddress;$/;"	p
rdaddress	verilog_copies/sdram_test_component.v	/^  input   [ 24: 0] rdaddress;$/;"	p
rdclk	clock_crossing_io.v	/^  input            rdclk;$/;"	p
rdclk	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	  rdclk;$/;"	p
rdclk	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	  rdclk;$/;"	p
rdclk	verilog_copies/clock_crossing_io.v	/^  input            rdclk;$/;"	p
rdclken	DE2_115_SOPC.v	/^  input            rdclken;$/;"	p
rdclken	sdram_test_component.v	/^  input            rdclken;$/;"	p
rdclken	verilog_copies/DE2_115_SOPC.v	/^  input            rdclken;$/;"	p
rdclken	verilog_copies/sdram_test_component.v	/^  input            rdclken;$/;"	p
rdempty	clock_crossing_io.v	/^  output           rdempty;$/;"	p
rdempty	clock_crossing_io.v	/^  wire             rdempty;$/;"	n
rdempty	ip/TERASIC_AUDIO/audio_fifo.v	/^	output	  rdempty;$/;"	p
rdempty	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire  rdempty = sub_wire0;$/;"	n
rdempty	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	output	  rdempty;$/;"	p
rdempty	verilog_copies/clock_crossing_io.v	/^  output           rdempty;$/;"	p
rdempty	verilog_copies/clock_crossing_io.v	/^  wire             rdempty;$/;"	n
rdreq	clock_crossing_io.v	/^  input            rdreq;$/;"	p
rdreq	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	  rdreq;$/;"	p
rdreq	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	  rdreq;$/;"	p
rdreq	verilog_copies/clock_crossing_io.v	/^  input            rdreq;$/;"	p
rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module	DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module ($/;"	m
rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module	verilog_copies/DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module ($/;"	m
rdv_fifo_for_cpu_data_master_to_sdram_s1_module	DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_data_master_to_sdram_s1_module ($/;"	m
rdv_fifo_for_cpu_data_master_to_sdram_s1_module	verilog_copies/DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_data_master_to_sdram_s1_module ($/;"	m
rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module	DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module ($/;"	m
rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module	verilog_copies/DE2_115_SOPC.v	/^module rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module ($/;"	m
rdwr	sdram.v	/^  wire    [  1: 0] rdwr;$/;"	n
rdwr	verilog_copies/sdram.v	/^  wire    [  1: 0] rdwr;$/;"	n
read	DE2_115_SOPC.v	/^  input            read;$/;"	p
read	altpll.v	/^	input   read;$/;"	p
read	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							read;$/;"	p
read	lcd.v	/^  input            read;$/;"	p
read	pll.v	/^	input   read;$/;"	p
read	verilog_copies/DE2_115_SOPC.v	/^  input            read;$/;"	p
read	verilog_copies/altpll.v	/^	input   read;$/;"	p
read	verilog_copies/lcd.v	/^  input            read;$/;"	p
read	verilog_copies/pll.v	/^	input   read;$/;"	p
read_0	jtag_uart.v	/^  reg              read_0;$/;"	r
read_0	verilog_copies/jtag_uart.v	/^  reg              read_0;$/;"	r
read_addr	sdram_test_component.v	/^  wire    [ 24: 0] read_addr;$/;"	n
read_addr	verilog_copies/sdram_test_component.v	/^  wire    [ 24: 0] read_addr;$/;"	n
read_address	DE2_115_SOPC.v	/^  reg     [ 22: 0] read_address;$/;"	r
read_address	sdram_test_component.v	/^  reg     [ 24: 0] read_address;$/;"	r
read_address	verilog_copies/DE2_115_SOPC.v	/^  reg     [ 22: 0] read_address;$/;"	r
read_address	verilog_copies/sdram_test_component.v	/^  reg     [ 24: 0] read_address;$/;"	r
read_data	ip/TERASIC_SEG7/SEG7_IF.v	/^reg		[7:0]				read_data;$/;"	r
read_data	sdram_test_component.v	/^  wire    [ 31: 0] read_data;$/;"	n
read_data	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] read_data;$/;"	n
read_mask	sdram_test_component.v	/^  wire    [  3: 0] read_mask;$/;"	n
read_mask	verilog_copies/sdram_test_component.v	/^  wire    [  3: 0] read_mask;$/;"	n
read_mux_out	eep_i2c_scl.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	eep_i2c_sda.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	i2c_scl.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	i2c_sda.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	ir.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	key.v	/^  wire    [  3: 0] read_mux_out;$/;"	n
read_mux_out	ledg.v	/^  wire    [  8: 0] read_mux_out;$/;"	n
read_mux_out	ledr.v	/^  wire    [ 17: 0] read_mux_out;$/;"	n
read_mux_out	sd_clk.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	sd_cmd.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	sd_dat.v	/^  wire    [  3: 0] read_mux_out;$/;"	n
read_mux_out	sd_wp_n.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	sma_in.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	sma_out.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	sw.v	/^  wire    [ 17: 0] read_mux_out;$/;"	n
read_mux_out	timer.v	/^  wire    [ 15: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/eep_i2c_scl.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/eep_i2c_sda.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/i2c_scl.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/i2c_sda.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/ir.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/key.v	/^  wire    [  3: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/ledg.v	/^  wire    [  8: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/ledr.v	/^  wire    [ 17: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/sd_clk.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/sd_cmd.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/sd_dat.v	/^  wire    [  3: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/sd_wp_n.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/sma_in.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/sma_out.v	/^  wire             read_mux_out;$/;"	n
read_mux_out	verilog_copies/sw.v	/^  wire    [ 17: 0] read_mux_out;$/;"	n
read_mux_out	verilog_copies/timer.v	/^  wire    [ 15: 0] read_mux_out;$/;"	n
read_n	DE2_115_SOPC.v	/^  input            read_n;$/;"	p
read_n	rs232.v	/^  input            read_n;$/;"	p
read_n	verilog_copies/DE2_115_SOPC.v	/^  input            read_n;$/;"	p
read_n	verilog_copies/rs232.v	/^  input            read_n;$/;"	p
read_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  output           read_n_to_the_cfi_flash;$/;"	p
read_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  reg              read_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
read_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             read_n_to_the_cfi_flash;$/;"	n
read_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  output           read_n_to_the_cfi_flash;$/;"	p
read_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  reg              read_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
read_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             read_n_to_the_cfi_flash;$/;"	n
read_temp	sdram_test_component.v	/^  wire    [ 31: 0] read_temp;$/;"	n
read_temp	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] read_temp;$/;"	n
read_valid	sdram_test_component.v	/^  wire             read_valid;$/;"	n
read_valid	verilog_copies/sdram_test_component.v	/^  wire             read_valid;$/;"	n
read_write_register	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void read_write_register(void)$/;"	f
readdata	altpll.v	/^	output   [31:0]  readdata;$/;"	p
readdata	eep_i2c_scl.v	/^  output           readdata;$/;"	p
readdata	eep_i2c_scl.v	/^  wire             readdata;$/;"	n
readdata	eep_i2c_sda.v	/^  output           readdata;$/;"	p
readdata	eep_i2c_sda.v	/^  reg              readdata;$/;"	r
readdata	i2c_scl.v	/^  output           readdata;$/;"	p
readdata	i2c_scl.v	/^  wire             readdata;$/;"	n
readdata	i2c_sda.v	/^  output           readdata;$/;"	p
readdata	i2c_sda.v	/^  reg              readdata;$/;"	r
readdata	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^output	[(DATA_WIDTH-1):0]		readdata;$/;"	p
readdata	ir.v	/^  output           readdata;$/;"	p
readdata	ir.v	/^  reg              readdata;$/;"	r
readdata	key.v	/^  output  [  3: 0] readdata;$/;"	p
readdata	key.v	/^  reg     [  3: 0] readdata;$/;"	r
readdata	lcd.v	/^  output  [  7: 0] readdata;$/;"	p
readdata	lcd.v	/^  wire    [  7: 0] readdata;$/;"	n
readdata	ledg.v	/^  output  [  8: 0] readdata;$/;"	p
readdata	ledg.v	/^  wire    [  8: 0] readdata;$/;"	n
readdata	ledr.v	/^  output  [ 17: 0] readdata;$/;"	p
readdata	ledr.v	/^  wire    [ 17: 0] readdata;$/;"	n
readdata	onchip_memory2.v	/^  output  [ 31: 0] readdata;$/;"	p
readdata	onchip_memory2.v	/^  wire    [ 31: 0] readdata;$/;"	n
readdata	pll.v	/^	output   [31:0]  readdata;$/;"	p
readdata	rs232.v	/^  output  [ 15: 0] readdata;$/;"	p
readdata	rs232.v	/^  reg     [ 15: 0] readdata;$/;"	r
readdata	rs232.v	/^  wire    [ 15: 0] readdata;$/;"	n
readdata	sd_clk.v	/^  output           readdata;$/;"	p
readdata	sd_clk.v	/^  wire             readdata;$/;"	n
readdata	sd_cmd.v	/^  output           readdata;$/;"	p
readdata	sd_cmd.v	/^  reg              readdata;$/;"	r
readdata	sd_dat.v	/^  output  [  3: 0] readdata;$/;"	p
readdata	sd_dat.v	/^  reg     [  3: 0] readdata;$/;"	r
readdata	sd_wp_n.v	/^  output           readdata;$/;"	p
readdata	sd_wp_n.v	/^  reg              readdata;$/;"	r
readdata	sma_in.v	/^  output           readdata;$/;"	p
readdata	sma_in.v	/^  reg              readdata;$/;"	r
readdata	sma_out.v	/^  output           readdata;$/;"	p
readdata	sma_out.v	/^  wire             readdata;$/;"	n
readdata	sw.v	/^  output  [ 17: 0] readdata;$/;"	p
readdata	sw.v	/^  reg     [ 17: 0] readdata;$/;"	r
readdata	sysid.v	/^  output  [ 31: 0] readdata;$/;"	p
readdata	sysid.v	/^  wire    [ 31: 0] readdata;$/;"	n
readdata	timer.v	/^  output  [ 15: 0] readdata;$/;"	p
readdata	timer.v	/^  reg     [ 15: 0] readdata;$/;"	r
readdata	verilog_copies/altpll.v	/^	output   [31:0]  readdata;$/;"	p
readdata	verilog_copies/eep_i2c_scl.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/eep_i2c_scl.v	/^  wire             readdata;$/;"	n
readdata	verilog_copies/eep_i2c_sda.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/eep_i2c_sda.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/i2c_scl.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/i2c_scl.v	/^  wire             readdata;$/;"	n
readdata	verilog_copies/i2c_sda.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/i2c_sda.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/ir.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/ir.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/key.v	/^  output  [  3: 0] readdata;$/;"	p
readdata	verilog_copies/key.v	/^  reg     [  3: 0] readdata;$/;"	r
readdata	verilog_copies/lcd.v	/^  output  [  7: 0] readdata;$/;"	p
readdata	verilog_copies/lcd.v	/^  wire    [  7: 0] readdata;$/;"	n
readdata	verilog_copies/ledg.v	/^  output  [  8: 0] readdata;$/;"	p
readdata	verilog_copies/ledg.v	/^  wire    [  8: 0] readdata;$/;"	n
readdata	verilog_copies/ledr.v	/^  output  [ 17: 0] readdata;$/;"	p
readdata	verilog_copies/ledr.v	/^  wire    [ 17: 0] readdata;$/;"	n
readdata	verilog_copies/onchip_memory2.v	/^  output  [ 31: 0] readdata;$/;"	p
readdata	verilog_copies/onchip_memory2.v	/^  wire    [ 31: 0] readdata;$/;"	n
readdata	verilog_copies/pll.v	/^	output   [31:0]  readdata;$/;"	p
readdata	verilog_copies/rs232.v	/^  output  [ 15: 0] readdata;$/;"	p
readdata	verilog_copies/rs232.v	/^  reg     [ 15: 0] readdata;$/;"	r
readdata	verilog_copies/rs232.v	/^  wire    [ 15: 0] readdata;$/;"	n
readdata	verilog_copies/sd_clk.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/sd_clk.v	/^  wire             readdata;$/;"	n
readdata	verilog_copies/sd_cmd.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/sd_cmd.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/sd_dat.v	/^  output  [  3: 0] readdata;$/;"	p
readdata	verilog_copies/sd_dat.v	/^  reg     [  3: 0] readdata;$/;"	r
readdata	verilog_copies/sd_wp_n.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/sd_wp_n.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/sma_in.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/sma_in.v	/^  reg              readdata;$/;"	r
readdata	verilog_copies/sma_out.v	/^  output           readdata;$/;"	p
readdata	verilog_copies/sma_out.v	/^  wire             readdata;$/;"	n
readdata	verilog_copies/sw.v	/^  output  [ 17: 0] readdata;$/;"	p
readdata	verilog_copies/sw.v	/^  reg     [ 17: 0] readdata;$/;"	r
readdata	verilog_copies/sysid.v	/^  output  [ 31: 0] readdata;$/;"	p
readdata	verilog_copies/sysid.v	/^  wire    [ 31: 0] readdata;$/;"	n
readdata	verilog_copies/timer.v	/^  output  [ 15: 0] readdata;$/;"	p
readdata	verilog_copies/timer.v	/^  reg     [ 15: 0] readdata;$/;"	r
readyfordata	jtag_uart.v	/^  output           readyfordata;$/;"	p
readyfordata	jtag_uart.v	/^  reg              readyfordata;$/;"	r
readyfordata	rs232.v	/^  output           readyfordata;$/;"	p
readyfordata	rs232.v	/^  wire             readyfordata;$/;"	n
readyfordata	verilog_copies/jtag_uart.v	/^  output           readyfordata;$/;"	p
readyfordata	verilog_copies/jtag_uart.v	/^  reg              readyfordata;$/;"	r
readyfordata	verilog_copies/rs232.v	/^  output           readyfordata;$/;"	p
readyfordata	verilog_copies/rs232.v	/^  wire             readyfordata;$/;"	n
reconnect_USB	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void reconnect_USB(void)$/;"	f
refresh_counter	sdram.v	/^  reg     [ 13: 0] refresh_counter;$/;"	r
refresh_counter	verilog_copies/sdram.v	/^  reg     [ 13: 0] refresh_counter;$/;"	r
refresh_request	sdram.v	/^  reg              refresh_request;$/;"	r
refresh_request	verilog_copies/sdram.v	/^  reg              refresh_request;$/;"	r
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg			vga_de;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg			vga_hs;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg			vga_vs;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg	[7:0]		s_readdata;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg	[7:0]	vga_b;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg	[7:0]	vga_g;$/;"	p
reg	ip/TERASIC_VPG/TERASIC_VPG.v	/^output	reg	[7:0]	vga_r;$/;"	p
reg	ip/TERASIC_VPG/vga_time_generator.v	/^output	reg		pixel_i_odd_frame;$/;"	p
reg	ip/TERASIC_VPG/vga_time_generator.v	/^output  reg		vga_hs;$/;"	p
reg	ip/TERASIC_VPG/vga_time_generator.v	/^output  reg	[11:0]	pixel_x;$/;"	p
reg	ip/TERASIC_VPG/vga_time_generator.v	/^output  reg	[11:0]	pixel_y;$/;"	p
reg	ip/TERASIC_VPG/vga_time_generator.v	/^output  reg    	vga_vs;$/;"	p
reg_adc_left	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg								reg_adc_left;$/;"	r
reg_adc_serial_data	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg		[(DATA_WIDTH-1):0]		reg_adc_serial_data;$/;"	r
reg_file	ip/TERASIC_SEG7/SEG7_IF.v	/^reg		[(SEG7_NUM*8-1):0]  reg_file;$/;"	r
reg_readdata	ip/TERASIC_AUDIO/AUDIO_IF.v	/^reg		[15:0]					reg_readdata;$/;"	r
remote_wakeup	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_0 UCHAR    remote_wakeup		    : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
request_bit	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg							request_bit;$/;"	r
reserved	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void reserved(void)$/;"	f
reset	altpll.v	/^	input   reset;$/;"	p
reset	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^input							reset;$/;"	p
reset	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						reset;$/;"	p
reset	pll.v	/^	input   reset;$/;"	p
reset	verilog_copies/altpll.v	/^	input   reset;$/;"	p
reset	verilog_copies/pll.v	/^	input   reset;$/;"	p
reset_clk1_n	DE2_115_SOPC_clock_0.v	/^  input            reset_clk1_n;$/;"	p
reset_clk1_n	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            reset_clk1_n;$/;"	p
reset_clk2_n	DE2_115_SOPC_clock_0.v	/^  input            reset_clk2_n;$/;"	p
reset_clk2_n	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            reset_clk2_n;$/;"	p
reset_n	DE2_115_NIOS_DEVICE_LED.v	/^wire reset_n;$/;"	n
reset_n	DE2_115_SOPC.v	/^  input            reset_n;$/;"	p
reset_n	DE2_115_SOPC.v	/^  reg              reset_n;$/;"	r
reset_n	DE2_115_SOPC_clock_0.v	/^  input            reset_n;$/;"	p
reset_n	altpll.v	/^	input   reset_n;$/;"	p
reset_n	cpu_jtag_debug_module_tck.v	/^  input            reset_n;$/;"	p
reset_n	cpu_jtag_debug_module_wrapper.v	/^  input            reset_n;$/;"	p
reset_n	cpu_mult_cell.v	/^  input            reset_n;$/;"	p
reset_n	cpu_test_bench.v	/^  input            reset_n;$/;"	p
reset_n	eep_i2c_scl.v	/^  input            reset_n;$/;"	p
reset_n	eep_i2c_sda.v	/^  input            reset_n;$/;"	p
reset_n	i2c_scl.v	/^  input            reset_n;$/;"	p
reset_n	i2c_sda.v	/^  input            reset_n;$/;"	p
reset_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input						reset_n;$/;"	p
reset_n	ip/TERASIC_VPG/TERASIC_VPG.v	/^input							reset_n;$/;"	p
reset_n	ip/TERASIC_VPG/vga_time_generator.v	/^input       	reset_n;$/;"	p
reset_n	ir.v	/^  input            reset_n;$/;"	p
reset_n	jtag_uart.v	/^  input            reset_n;$/;"	p
reset_n	key.v	/^  input            reset_n;$/;"	p
reset_n	ledg.v	/^  input            reset_n;$/;"	p
reset_n	ledr.v	/^  input            reset_n;$/;"	p
reset_n	pll.v	/^	input   reset_n;$/;"	p
reset_n	rs232.v	/^  input            reset_n;$/;"	p
reset_n	sd_clk.v	/^  input            reset_n;$/;"	p
reset_n	sd_cmd.v	/^  input            reset_n;$/;"	p
reset_n	sd_dat.v	/^  input            reset_n;$/;"	p
reset_n	sd_wp_n.v	/^  input            reset_n;$/;"	p
reset_n	sdram.v	/^  input            reset_n;$/;"	p
reset_n	sma_in.v	/^  input            reset_n;$/;"	p
reset_n	sma_out.v	/^  input            reset_n;$/;"	p
reset_n	sw.v	/^  input            reset_n;$/;"	p
reset_n	sysid.v	/^  input            reset_n;$/;"	p
reset_n	timer.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/DE2_115_NIOS_DEVICE_LED.v	/^wire reset_n;$/;"	n
reset_n	verilog_copies/DE2_115_SOPC.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/DE2_115_SOPC.v	/^  reg              reset_n;$/;"	r
reset_n	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/altpll.v	/^	input   reset_n;$/;"	p
reset_n	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/cpu_mult_cell.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/cpu_test_bench.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/eep_i2c_scl.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/eep_i2c_sda.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/i2c_scl.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/i2c_sda.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/ir.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/jtag_uart.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/key.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/ledg.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/ledr.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/pll.v	/^	input   reset_n;$/;"	p
reset_n	verilog_copies/rs232.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sd_clk.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sd_cmd.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sd_dat.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sd_wp_n.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sdram.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sma_in.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sma_out.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sw.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/sysid.v	/^  input            reset_n;$/;"	p
reset_n	verilog_copies/timer.v	/^  input            reset_n;$/;"	p
reset_n_sources	DE2_115_SOPC.v	/^  wire             reset_n_sources;$/;"	n
reset_n_sources	verilog_copies/DE2_115_SOPC.v	/^  wire             reset_n_sources;$/;"	n
resetlatch	cpu_jtag_debug_module_tck.v	/^  input            resetlatch;$/;"	p
resetlatch	cpu_jtag_debug_module_wrapper.v	/^  input            resetlatch;$/;"	p
resetlatch	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            resetlatch;$/;"	p
resetlatch	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            resetlatch;$/;"	p
rfifo_entries	jtag_uart.v	/^  wire    [  6: 0] rfifo_entries;$/;"	n
rfifo_entries	verilog_copies/jtag_uart.v	/^  wire    [  6: 0] rfifo_entries;$/;"	n
rfifo_full	jtag_uart.v	/^  output           rfifo_full;$/;"	p
rfifo_full	jtag_uart.v	/^  wire             rfifo_full;$/;"	n
rfifo_full	verilog_copies/jtag_uart.v	/^  output           rfifo_full;$/;"	p
rfifo_full	verilog_copies/jtag_uart.v	/^  wire             rfifo_full;$/;"	n
rfifo_used	jtag_uart.v	/^  output  [  5: 0] rfifo_used;$/;"	p
rfifo_used	jtag_uart.v	/^  wire    [  5: 0] rfifo_used;$/;"	n
rfifo_used	verilog_copies/jtag_uart.v	/^  output  [  5: 0] rfifo_used;$/;"	p
rfifo_used	verilog_copies/jtag_uart.v	/^  wire    [  5: 0] rfifo_used;$/;"	n
rmw_temp	sdram_test_component.v	/^  wire    [ 31: 0] rmw_temp;$/;"	n
rmw_temp	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] rmw_temp;$/;"	n
rnw_match	sdram.v	/^  wire             rnw_match;$/;"	n
rnw_match	verilog_copies/sdram.v	/^  wire             rnw_match;$/;"	n
row_match	sdram.v	/^  wire             row_match;$/;"	n
row_match	verilog_copies/sdram.v	/^  wire             row_match;$/;"	n
rs232	rs232.v	/^module rs232 ($/;"	m
rs232	verilog_copies/rs232.v	/^module rs232 ($/;"	m
rs232_log_module	rs232.v	/^module rs232_log_module ($/;"	m
rs232_log_module	verilog_copies/rs232.v	/^module rs232_log_module ($/;"	m
rs232_regs	rs232.v	/^module rs232_regs ($/;"	m
rs232_regs	verilog_copies/rs232.v	/^module rs232_regs ($/;"	m
rs232_rx	rs232.v	/^module rs232_rx ($/;"	m
rs232_rx	verilog_copies/rs232.v	/^module rs232_rx ($/;"	m
rs232_rx_stimulus_source	rs232.v	/^module rs232_rx_stimulus_source ($/;"	m
rs232_rx_stimulus_source	verilog_copies/rs232.v	/^module rs232_rx_stimulus_source ($/;"	m
rs232_rx_stimulus_source_character_source_rom_module	rs232.v	/^module rs232_rx_stimulus_source_character_source_rom_module ($/;"	m
rs232_rx_stimulus_source_character_source_rom_module	verilog_copies/rs232.v	/^module rs232_rx_stimulus_source_character_source_rom_module ($/;"	m
rs232_s1_address	DE2_115_SOPC.v	/^  output  [  2: 0] rs232_s1_address;$/;"	p
rs232_s1_address	DE2_115_SOPC.v	/^  wire    [  2: 0] rs232_s1_address;$/;"	n
rs232_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  2: 0] rs232_s1_address;$/;"	p
rs232_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] rs232_s1_address;$/;"	n
rs232_s1_allgrants	DE2_115_SOPC.v	/^  wire             rs232_s1_allgrants;$/;"	n
rs232_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_allgrants;$/;"	n
rs232_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             rs232_s1_allow_new_arb_cycle;$/;"	n
rs232_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_allow_new_arb_cycle;$/;"	n
rs232_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             rs232_s1_any_bursting_master_saved_grant;$/;"	n
rs232_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_any_bursting_master_saved_grant;$/;"	n
rs232_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             rs232_s1_any_continuerequest;$/;"	n
rs232_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_any_continuerequest;$/;"	n
rs232_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             rs232_s1_arb_counter_enable;$/;"	n
rs232_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_arb_counter_enable;$/;"	n
rs232_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              rs232_s1_arb_share_counter;$/;"	r
rs232_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              rs232_s1_arb_share_counter;$/;"	r
rs232_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             rs232_s1_arb_share_counter_next_value;$/;"	n
rs232_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_arb_share_counter_next_value;$/;"	n
rs232_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             rs232_s1_arb_share_set_values;$/;"	n
rs232_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_arb_share_set_values;$/;"	n
rs232_s1_arbitrator	DE2_115_SOPC.v	/^module rs232_s1_arbitrator ($/;"	m
rs232_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module rs232_s1_arbitrator ($/;"	m
rs232_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             rs232_s1_beginbursttransfer_internal;$/;"	n
rs232_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_beginbursttransfer_internal;$/;"	n
rs232_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             rs232_s1_begins_xfer;$/;"	n
rs232_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_begins_xfer;$/;"	n
rs232_s1_begintransfer	DE2_115_SOPC.v	/^  output           rs232_s1_begintransfer;$/;"	p
rs232_s1_begintransfer	DE2_115_SOPC.v	/^  wire             rs232_s1_begintransfer;$/;"	n
rs232_s1_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_begintransfer;$/;"	p
rs232_s1_begintransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_begintransfer;$/;"	n
rs232_s1_chipselect	DE2_115_SOPC.v	/^  output           rs232_s1_chipselect;$/;"	p
rs232_s1_chipselect	DE2_115_SOPC.v	/^  wire             rs232_s1_chipselect;$/;"	n
rs232_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_chipselect;$/;"	p
rs232_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_chipselect;$/;"	n
rs232_s1_dataavailable	DE2_115_SOPC.v	/^  input            rs232_s1_dataavailable;$/;"	p
rs232_s1_dataavailable	DE2_115_SOPC.v	/^  wire             rs232_s1_dataavailable;$/;"	n
rs232_s1_dataavailable	verilog_copies/DE2_115_SOPC.v	/^  input            rs232_s1_dataavailable;$/;"	p
rs232_s1_dataavailable	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_dataavailable;$/;"	n
rs232_s1_dataavailable_from_sa	DE2_115_SOPC.v	/^  output           rs232_s1_dataavailable_from_sa;$/;"	p
rs232_s1_dataavailable_from_sa	DE2_115_SOPC.v	/^  wire             rs232_s1_dataavailable_from_sa;$/;"	n
rs232_s1_dataavailable_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_dataavailable_from_sa;$/;"	p
rs232_s1_dataavailable_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_dataavailable_from_sa;$/;"	n
rs232_s1_end_xfer	DE2_115_SOPC.v	/^  wire             rs232_s1_end_xfer;$/;"	n
rs232_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_end_xfer;$/;"	n
rs232_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             rs232_s1_firsttransfer;$/;"	n
rs232_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_firsttransfer;$/;"	n
rs232_s1_grant_vector	DE2_115_SOPC.v	/^  wire             rs232_s1_grant_vector;$/;"	n
rs232_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_grant_vector;$/;"	n
rs232_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             rs232_s1_in_a_read_cycle;$/;"	n
rs232_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_in_a_read_cycle;$/;"	n
rs232_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             rs232_s1_in_a_write_cycle;$/;"	n
rs232_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_in_a_write_cycle;$/;"	n
rs232_s1_irq	DE2_115_SOPC.v	/^  input            rs232_s1_irq;$/;"	p
rs232_s1_irq	DE2_115_SOPC.v	/^  wire             rs232_s1_irq;$/;"	n
rs232_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  input            rs232_s1_irq;$/;"	p
rs232_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_irq;$/;"	n
rs232_s1_irq_from_sa	DE2_115_SOPC.v	/^  input            rs232_s1_irq_from_sa;$/;"	p
rs232_s1_irq_from_sa	DE2_115_SOPC.v	/^  output           rs232_s1_irq_from_sa;$/;"	p
rs232_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             rs232_s1_irq_from_sa;$/;"	n
rs232_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            rs232_s1_irq_from_sa;$/;"	p
rs232_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_irq_from_sa;$/;"	p
rs232_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_irq_from_sa;$/;"	n
rs232_s1_irq_from_sa_clock_crossing_cpu_data_master_module	DE2_115_SOPC.v	/^module rs232_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
rs232_s1_irq_from_sa_clock_crossing_cpu_data_master_module	verilog_copies/DE2_115_SOPC.v	/^module rs232_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
rs232_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             rs232_s1_master_qreq_vector;$/;"	n
rs232_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_master_qreq_vector;$/;"	n
rs232_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             rs232_s1_non_bursting_master_requests;$/;"	n
rs232_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_non_bursting_master_requests;$/;"	n
rs232_s1_read_n	DE2_115_SOPC.v	/^  output           rs232_s1_read_n;$/;"	p
rs232_s1_read_n	DE2_115_SOPC.v	/^  wire             rs232_s1_read_n;$/;"	n
rs232_s1_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_read_n;$/;"	p
rs232_s1_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_read_n;$/;"	n
rs232_s1_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] rs232_s1_readdata;$/;"	p
rs232_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_readdata;$/;"	n
rs232_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] rs232_s1_readdata;$/;"	p
rs232_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_readdata;$/;"	n
rs232_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] rs232_s1_readdata_from_sa;$/;"	p
rs232_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] rs232_s1_readdata_from_sa;$/;"	p
rs232_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_readdata_from_sa;$/;"	n
rs232_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] rs232_s1_readdata_from_sa;$/;"	p
rs232_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] rs232_s1_readdata_from_sa;$/;"	p
rs232_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_readdata_from_sa;$/;"	n
rs232_s1_readyfordata	DE2_115_SOPC.v	/^  input            rs232_s1_readyfordata;$/;"	p
rs232_s1_readyfordata	DE2_115_SOPC.v	/^  wire             rs232_s1_readyfordata;$/;"	n
rs232_s1_readyfordata	verilog_copies/DE2_115_SOPC.v	/^  input            rs232_s1_readyfordata;$/;"	p
rs232_s1_readyfordata	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_readyfordata;$/;"	n
rs232_s1_readyfordata_from_sa	DE2_115_SOPC.v	/^  output           rs232_s1_readyfordata_from_sa;$/;"	p
rs232_s1_readyfordata_from_sa	DE2_115_SOPC.v	/^  wire             rs232_s1_readyfordata_from_sa;$/;"	n
rs232_s1_readyfordata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_readyfordata_from_sa;$/;"	p
rs232_s1_readyfordata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_readyfordata_from_sa;$/;"	n
rs232_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              rs232_s1_reg_firsttransfer;$/;"	r
rs232_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              rs232_s1_reg_firsttransfer;$/;"	r
rs232_s1_reset_n	DE2_115_SOPC.v	/^  output           rs232_s1_reset_n;$/;"	p
rs232_s1_reset_n	DE2_115_SOPC.v	/^  wire             rs232_s1_reset_n;$/;"	n
rs232_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_reset_n;$/;"	p
rs232_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_reset_n;$/;"	n
rs232_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              rs232_s1_slavearbiterlockenable;$/;"	r
rs232_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              rs232_s1_slavearbiterlockenable;$/;"	r
rs232_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             rs232_s1_slavearbiterlockenable2;$/;"	n
rs232_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_slavearbiterlockenable2;$/;"	n
rs232_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             rs232_s1_unreg_firsttransfer;$/;"	n
rs232_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_unreg_firsttransfer;$/;"	n
rs232_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             rs232_s1_waits_for_read;$/;"	n
rs232_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_waits_for_read;$/;"	n
rs232_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             rs232_s1_waits_for_write;$/;"	n
rs232_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_waits_for_write;$/;"	n
rs232_s1_write_n	DE2_115_SOPC.v	/^  output           rs232_s1_write_n;$/;"	p
rs232_s1_write_n	DE2_115_SOPC.v	/^  wire             rs232_s1_write_n;$/;"	n
rs232_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           rs232_s1_write_n;$/;"	p
rs232_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             rs232_s1_write_n;$/;"	n
rs232_s1_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] rs232_s1_writedata;$/;"	p
rs232_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_writedata;$/;"	n
rs232_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] rs232_s1_writedata;$/;"	p
rs232_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] rs232_s1_writedata;$/;"	n
rs232_tx	rs232.v	/^module rs232_tx ($/;"	m
rs232_tx	verilog_copies/rs232.v	/^module rs232_tx ($/;"	m
rst_n	jtag_uart.v	/^  input            rst_n;$/;"	p
rst_n	verilog_copies/jtag_uart.v	/^  input            rst_n;$/;"	p
rts_control_bit	rs232.v	/^  wire             rts_control_bit;$/;"	n
rts_control_bit	verilog_copies/rs232.v	/^  wire             rts_control_bit;$/;"	n
rts_n	rs232.v	/^  output           rts_n;$/;"	p
rts_n	rs232.v	/^  wire             rts_n;$/;"	n
rts_n	verilog_copies/rs232.v	/^  output           rts_n;$/;"	p
rts_n	verilog_copies/rs232.v	/^  wire             rts_n;$/;"	n
rts_n_from_the_rs232	DE2_115_SOPC.v	/^  output           rts_n_from_the_rs232;$/;"	p
rts_n_from_the_rs232	DE2_115_SOPC.v	/^  wire             rts_n_from_the_rs232;$/;"	n
rts_n_from_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  output           rts_n_from_the_rs232;$/;"	p
rts_n_from_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  wire             rts_n_from_the_rs232;$/;"	n
rvalid	jtag_uart.v	/^  reg              rvalid;$/;"	r
rvalid	verilog_copies/jtag_uart.v	/^  reg              rvalid;$/;"	r
rx_char_ready	rs232.v	/^  input            rx_char_ready;$/;"	p
rx_char_ready	rs232.v	/^  output           rx_char_ready;$/;"	p
rx_char_ready	rs232.v	/^  reg              rx_char_ready;$/;"	r
rx_char_ready	rs232.v	/^  wire             rx_char_ready;$/;"	n
rx_char_ready	verilog_copies/rs232.v	/^  input            rx_char_ready;$/;"	p
rx_char_ready	verilog_copies/rs232.v	/^  output           rx_char_ready;$/;"	p
rx_char_ready	verilog_copies/rs232.v	/^  reg              rx_char_ready;$/;"	r
rx_char_ready	verilog_copies/rs232.v	/^  wire             rx_char_ready;$/;"	n
rx_data	rs232.v	/^  input   [  7: 0] rx_data;$/;"	p
rx_data	rs232.v	/^  output  [  7: 0] rx_data;$/;"	p
rx_data	rs232.v	/^  reg     [  7: 0] rx_data;$/;"	r
rx_data	rs232.v	/^  wire    [  7: 0] rx_data;$/;"	n
rx_data	verilog_copies/rs232.v	/^  input   [  7: 0] rx_data;$/;"	p
rx_data	verilog_copies/rs232.v	/^  output  [  7: 0] rx_data;$/;"	p
rx_data	verilog_copies/rs232.v	/^  reg     [  7: 0] rx_data;$/;"	r
rx_data	verilog_copies/rs232.v	/^  wire    [  7: 0] rx_data;$/;"	n
rx_in_process	rs232.v	/^  wire             rx_in_process;$/;"	n
rx_in_process	verilog_copies/rs232.v	/^  wire             rx_in_process;$/;"	n
rx_overrun	rs232.v	/^  input            rx_overrun;$/;"	p
rx_overrun	rs232.v	/^  output           rx_overrun;$/;"	p
rx_overrun	rs232.v	/^  reg              rx_overrun;$/;"	r
rx_overrun	rs232.v	/^  wire             rx_overrun;$/;"	n
rx_overrun	verilog_copies/rs232.v	/^  input            rx_overrun;$/;"	p
rx_overrun	verilog_copies/rs232.v	/^  output           rx_overrun;$/;"	p
rx_overrun	verilog_copies/rs232.v	/^  reg              rx_overrun;$/;"	r
rx_overrun	verilog_copies/rs232.v	/^  wire             rx_overrun;$/;"	n
rx_rd_strobe	rs232.v	/^  input            rx_rd_strobe;$/;"	p
rx_rd_strobe	rs232.v	/^  output           rx_rd_strobe;$/;"	p
rx_rd_strobe	rs232.v	/^  wire             rx_rd_strobe;$/;"	n
rx_rd_strobe	verilog_copies/rs232.v	/^  input            rx_rd_strobe;$/;"	p
rx_rd_strobe	verilog_copies/rs232.v	/^  output           rx_rd_strobe;$/;"	p
rx_rd_strobe	verilog_copies/rs232.v	/^  wire             rx_rd_strobe;$/;"	n
rx_rd_strobe_onset	rs232.v	/^  wire             rx_rd_strobe_onset;$/;"	n
rx_rd_strobe_onset	verilog_copies/rs232.v	/^  wire             rx_rd_strobe_onset;$/;"	n
rxd	rs232.v	/^  input            rxd;$/;"	p
rxd	verilog_copies/rs232.v	/^  input            rxd;$/;"	p
rxd_edge	rs232.v	/^  wire             rxd_edge;$/;"	n
rxd_edge	verilog_copies/rs232.v	/^  wire             rxd_edge;$/;"	n
rxd_falling	rs232.v	/^  wire             rxd_falling;$/;"	n
rxd_falling	verilog_copies/rs232.v	/^  wire             rxd_falling;$/;"	n
rxd_shift_reg	rs232.v	/^  wire    [  9: 0] rxd_shift_reg;$/;"	n
rxd_shift_reg	verilog_copies/rs232.v	/^  wire    [  9: 0] rxd_shift_reg;$/;"	n
rxd_to_the_rs232	DE2_115_SOPC.v	/^  input            rxd_to_the_rs232;$/;"	p
rxd_to_the_rs232	DE2_115_SOPC.v	/^  wire             rxd_to_the_rs232;$/;"	n
rxd_to_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  input            rxd_to_the_rs232;$/;"	p
rxd_to_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  wire             rxd_to_the_rs232;$/;"	n
s_address	ip/TERASIC_SEG7/SEG7_IF.v	/^input	[(ADDR_WIDTH-1):0]	s_address;$/;"	p
s_address	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input	[(ADDR_BITS-1):0]	s_address;$/;"	p
s_address_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input	[1:0]	s_address_in;$/;"	p
s_byteenable_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input	[(DATA_BITS\/8-1):0]	s_byteenable_n;$/;"	p
s_chipselect_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input						s_chipselect_n;$/;"	p
s_clk	ip/TERASIC_SEG7/SEG7_IF.v	/^input						s_clk;$/;"	p
s_clk_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			s_clk_in;$/;"	p
s_cs_n	ip/TERASIC_VPG/TERASIC_VPG.v	/^input					s_cs_n;$/;"	p
s_read	ip/TERASIC_SEG7/SEG7_IF.v	/^input						s_read;$/;"	p
s_read	ip/TERASIC_VPG/TERASIC_VPG.v	/^input					s_read;$/;"	p
s_read_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			s_read_in;$/;"	p
s_read_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input						s_read_n;$/;"	p
s_readdata	ip/TERASIC_SEG7/SEG7_IF.v	/^output	[7:0]				s_readdata;$/;"	p
s_readdata	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^output	[(DATA_BITS-1):0]	s_readdata;$/;"	p
s_readdata_out	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^output	[31:0]	s_readdata_out;$/;"	p
s_readdata_out	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^reg		[31:0]	s_readdata_out;$/;"	r
s_reset	ip/TERASIC_SEG7/SEG7_IF.v	/^input						s_reset;$/;"	p
s_reset_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			s_reset_in;$/;"	p
s_write	ip/TERASIC_SEG7/SEG7_IF.v	/^input						s_write;$/;"	p
s_write	ip/TERASIC_VPG/TERASIC_VPG.v	/^input					s_write;$/;"	p
s_write_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input			s_write_in;$/;"	p
s_write_n	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input						s_write_n;$/;"	p
s_writedata	ip/TERASIC_SEG7/SEG7_IF.v	/^input	[7:0]				s_writedata;$/;"	p
s_writedata	ip/TERASIC_SRAM/TERASIC_SRAM.v	/^input	[(DATA_BITS-1):0]	s_writedata;$/;"	p
s_writedata	ip/TERASIC_VPG/TERASIC_VPG.v	/^input		[7:0]		s_writedata;$/;"	p
s_writedata_in	ip/TERASIC_CLOCK/TERASIC_CLOCK_COUNT.v	/^input	[31:0]	s_writedata_in;$/;"	p
safe	jtag_uart.v	/^  output           safe;$/;"	p
safe	jtag_uart.v	/^  wire             safe;$/;"	n
safe	rs232.v	/^  output           safe;$/;"	p
safe	rs232.v	/^  wire             safe;$/;"	n
safe	verilog_copies/jtag_uart.v	/^  output           safe;$/;"	p
safe	verilog_copies/jtag_uart.v	/^  wire             safe;$/;"	n
safe	verilog_copies/rs232.v	/^  output           safe;$/;"	p
safe	verilog_copies/rs232.v	/^  wire             safe;$/;"	n
safe_delay	jtag_uart.v	/^                   reg        safe_delay;$/;"	r
safe_delay	rs232.v	/^   reg        safe_delay;$/;"	r
safe_delay	verilog_copies/jtag_uart.v	/^                   reg        safe_delay;$/;"	r
safe_delay	verilog_copies/rs232.v	/^   reg        safe_delay;$/;"	r
sample_enable	rs232.v	/^  wire             sample_enable;$/;"	n
sample_enable	verilog_copies/rs232.v	/^  wire             sample_enable;$/;"	n
sclr	altpll.v	/^	wire sclr;$/;"	n
sclr	pll.v	/^	wire sclr;$/;"	n
sclr	verilog_copies/altpll.v	/^	wire sclr;$/;"	n
sclr	verilog_copies/pll.v	/^	wire sclr;$/;"	n
sd_clk	sd_clk.v	/^module sd_clk ($/;"	m
sd_clk	verilog_copies/sd_clk.v	/^module sd_clk ($/;"	m
sd_clk_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sd_clk_s1_address;$/;"	p
sd_clk_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sd_clk_s1_address;$/;"	n
sd_clk_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sd_clk_s1_address;$/;"	p
sd_clk_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sd_clk_s1_address;$/;"	n
sd_clk_s1_allgrants	DE2_115_SOPC.v	/^  wire             sd_clk_s1_allgrants;$/;"	n
sd_clk_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_allgrants;$/;"	n
sd_clk_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sd_clk_s1_allow_new_arb_cycle;$/;"	n
sd_clk_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_allow_new_arb_cycle;$/;"	n
sd_clk_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sd_clk_s1_any_bursting_master_saved_grant;$/;"	n
sd_clk_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_any_bursting_master_saved_grant;$/;"	n
sd_clk_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sd_clk_s1_any_continuerequest;$/;"	n
sd_clk_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_any_continuerequest;$/;"	n
sd_clk_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_counter_enable;$/;"	n
sd_clk_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_counter_enable;$/;"	n
sd_clk_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              sd_clk_s1_arb_share_counter;$/;"	r
sd_clk_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_clk_s1_arb_share_counter;$/;"	r
sd_clk_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_share_counter_next_value;$/;"	n
sd_clk_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_share_counter_next_value;$/;"	n
sd_clk_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_share_set_values;$/;"	n
sd_clk_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_arb_share_set_values;$/;"	n
sd_clk_s1_arbitrator	DE2_115_SOPC.v	/^module sd_clk_s1_arbitrator ($/;"	m
sd_clk_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sd_clk_s1_arbitrator ($/;"	m
sd_clk_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sd_clk_s1_beginbursttransfer_internal;$/;"	n
sd_clk_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_beginbursttransfer_internal;$/;"	n
sd_clk_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sd_clk_s1_begins_xfer;$/;"	n
sd_clk_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_begins_xfer;$/;"	n
sd_clk_s1_chipselect	DE2_115_SOPC.v	/^  output           sd_clk_s1_chipselect;$/;"	p
sd_clk_s1_chipselect	DE2_115_SOPC.v	/^  wire             sd_clk_s1_chipselect;$/;"	n
sd_clk_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sd_clk_s1_chipselect;$/;"	p
sd_clk_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_chipselect;$/;"	n
sd_clk_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sd_clk_s1_end_xfer;$/;"	n
sd_clk_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_end_xfer;$/;"	n
sd_clk_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_clk_s1_firsttransfer;$/;"	n
sd_clk_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_firsttransfer;$/;"	n
sd_clk_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sd_clk_s1_grant_vector;$/;"	n
sd_clk_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_grant_vector;$/;"	n
sd_clk_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sd_clk_s1_in_a_read_cycle;$/;"	n
sd_clk_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_in_a_read_cycle;$/;"	n
sd_clk_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sd_clk_s1_in_a_write_cycle;$/;"	n
sd_clk_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_in_a_write_cycle;$/;"	n
sd_clk_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sd_clk_s1_master_qreq_vector;$/;"	n
sd_clk_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_master_qreq_vector;$/;"	n
sd_clk_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sd_clk_s1_non_bursting_master_requests;$/;"	n
sd_clk_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_non_bursting_master_requests;$/;"	n
sd_clk_s1_readdata	DE2_115_SOPC.v	/^  input            sd_clk_s1_readdata;$/;"	p
sd_clk_s1_readdata	DE2_115_SOPC.v	/^  wire             sd_clk_s1_readdata;$/;"	n
sd_clk_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            sd_clk_s1_readdata;$/;"	p
sd_clk_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_readdata;$/;"	n
sd_clk_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            sd_clk_s1_readdata_from_sa;$/;"	p
sd_clk_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           sd_clk_s1_readdata_from_sa;$/;"	p
sd_clk_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             sd_clk_s1_readdata_from_sa;$/;"	n
sd_clk_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sd_clk_s1_readdata_from_sa;$/;"	p
sd_clk_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sd_clk_s1_readdata_from_sa;$/;"	p
sd_clk_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_readdata_from_sa;$/;"	n
sd_clk_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sd_clk_s1_reg_firsttransfer;$/;"	r
sd_clk_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_clk_s1_reg_firsttransfer;$/;"	r
sd_clk_s1_reset_n	DE2_115_SOPC.v	/^  output           sd_clk_s1_reset_n;$/;"	p
sd_clk_s1_reset_n	DE2_115_SOPC.v	/^  wire             sd_clk_s1_reset_n;$/;"	n
sd_clk_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_clk_s1_reset_n;$/;"	p
sd_clk_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_reset_n;$/;"	n
sd_clk_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sd_clk_s1_slavearbiterlockenable;$/;"	r
sd_clk_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_clk_s1_slavearbiterlockenable;$/;"	r
sd_clk_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sd_clk_s1_slavearbiterlockenable2;$/;"	n
sd_clk_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_slavearbiterlockenable2;$/;"	n
sd_clk_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_clk_s1_unreg_firsttransfer;$/;"	n
sd_clk_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_unreg_firsttransfer;$/;"	n
sd_clk_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sd_clk_s1_waits_for_read;$/;"	n
sd_clk_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_waits_for_read;$/;"	n
sd_clk_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sd_clk_s1_waits_for_write;$/;"	n
sd_clk_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_waits_for_write;$/;"	n
sd_clk_s1_write_n	DE2_115_SOPC.v	/^  output           sd_clk_s1_write_n;$/;"	p
sd_clk_s1_write_n	DE2_115_SOPC.v	/^  wire             sd_clk_s1_write_n;$/;"	n
sd_clk_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_clk_s1_write_n;$/;"	p
sd_clk_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_write_n;$/;"	n
sd_clk_s1_writedata	DE2_115_SOPC.v	/^  output           sd_clk_s1_writedata;$/;"	p
sd_clk_s1_writedata	DE2_115_SOPC.v	/^  wire             sd_clk_s1_writedata;$/;"	n
sd_clk_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           sd_clk_s1_writedata;$/;"	p
sd_clk_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_clk_s1_writedata;$/;"	n
sd_cmd	sd_cmd.v	/^module sd_cmd ($/;"	m
sd_cmd	verilog_copies/sd_cmd.v	/^module sd_cmd ($/;"	m
sd_cmd_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sd_cmd_s1_address;$/;"	p
sd_cmd_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sd_cmd_s1_address;$/;"	n
sd_cmd_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sd_cmd_s1_address;$/;"	p
sd_cmd_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sd_cmd_s1_address;$/;"	n
sd_cmd_s1_allgrants	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_allgrants;$/;"	n
sd_cmd_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_allgrants;$/;"	n
sd_cmd_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_allow_new_arb_cycle;$/;"	n
sd_cmd_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_allow_new_arb_cycle;$/;"	n
sd_cmd_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_any_bursting_master_saved_grant;$/;"	n
sd_cmd_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_any_bursting_master_saved_grant;$/;"	n
sd_cmd_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_any_continuerequest;$/;"	n
sd_cmd_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_any_continuerequest;$/;"	n
sd_cmd_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_counter_enable;$/;"	n
sd_cmd_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_counter_enable;$/;"	n
sd_cmd_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              sd_cmd_s1_arb_share_counter;$/;"	r
sd_cmd_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_cmd_s1_arb_share_counter;$/;"	r
sd_cmd_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_share_counter_next_value;$/;"	n
sd_cmd_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_share_counter_next_value;$/;"	n
sd_cmd_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_share_set_values;$/;"	n
sd_cmd_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_arb_share_set_values;$/;"	n
sd_cmd_s1_arbitrator	DE2_115_SOPC.v	/^module sd_cmd_s1_arbitrator ($/;"	m
sd_cmd_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sd_cmd_s1_arbitrator ($/;"	m
sd_cmd_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_beginbursttransfer_internal;$/;"	n
sd_cmd_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_beginbursttransfer_internal;$/;"	n
sd_cmd_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_begins_xfer;$/;"	n
sd_cmd_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_begins_xfer;$/;"	n
sd_cmd_s1_chipselect	DE2_115_SOPC.v	/^  output           sd_cmd_s1_chipselect;$/;"	p
sd_cmd_s1_chipselect	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_chipselect;$/;"	n
sd_cmd_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sd_cmd_s1_chipselect;$/;"	p
sd_cmd_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_chipselect;$/;"	n
sd_cmd_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_end_xfer;$/;"	n
sd_cmd_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_end_xfer;$/;"	n
sd_cmd_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_firsttransfer;$/;"	n
sd_cmd_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_firsttransfer;$/;"	n
sd_cmd_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_grant_vector;$/;"	n
sd_cmd_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_grant_vector;$/;"	n
sd_cmd_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_in_a_read_cycle;$/;"	n
sd_cmd_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_in_a_read_cycle;$/;"	n
sd_cmd_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_in_a_write_cycle;$/;"	n
sd_cmd_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_in_a_write_cycle;$/;"	n
sd_cmd_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_master_qreq_vector;$/;"	n
sd_cmd_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_master_qreq_vector;$/;"	n
sd_cmd_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_non_bursting_master_requests;$/;"	n
sd_cmd_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_non_bursting_master_requests;$/;"	n
sd_cmd_s1_readdata	DE2_115_SOPC.v	/^  input            sd_cmd_s1_readdata;$/;"	p
sd_cmd_s1_readdata	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_readdata;$/;"	n
sd_cmd_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            sd_cmd_s1_readdata;$/;"	p
sd_cmd_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_readdata;$/;"	n
sd_cmd_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            sd_cmd_s1_readdata_from_sa;$/;"	p
sd_cmd_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           sd_cmd_s1_readdata_from_sa;$/;"	p
sd_cmd_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_readdata_from_sa;$/;"	n
sd_cmd_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sd_cmd_s1_readdata_from_sa;$/;"	p
sd_cmd_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sd_cmd_s1_readdata_from_sa;$/;"	p
sd_cmd_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_readdata_from_sa;$/;"	n
sd_cmd_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sd_cmd_s1_reg_firsttransfer;$/;"	r
sd_cmd_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_cmd_s1_reg_firsttransfer;$/;"	r
sd_cmd_s1_reset_n	DE2_115_SOPC.v	/^  output           sd_cmd_s1_reset_n;$/;"	p
sd_cmd_s1_reset_n	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_reset_n;$/;"	n
sd_cmd_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_cmd_s1_reset_n;$/;"	p
sd_cmd_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_reset_n;$/;"	n
sd_cmd_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sd_cmd_s1_slavearbiterlockenable;$/;"	r
sd_cmd_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_cmd_s1_slavearbiterlockenable;$/;"	r
sd_cmd_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_slavearbiterlockenable2;$/;"	n
sd_cmd_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_slavearbiterlockenable2;$/;"	n
sd_cmd_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_unreg_firsttransfer;$/;"	n
sd_cmd_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_unreg_firsttransfer;$/;"	n
sd_cmd_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_waits_for_read;$/;"	n
sd_cmd_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_waits_for_read;$/;"	n
sd_cmd_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_waits_for_write;$/;"	n
sd_cmd_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_waits_for_write;$/;"	n
sd_cmd_s1_write_n	DE2_115_SOPC.v	/^  output           sd_cmd_s1_write_n;$/;"	p
sd_cmd_s1_write_n	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_write_n;$/;"	n
sd_cmd_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_cmd_s1_write_n;$/;"	p
sd_cmd_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_write_n;$/;"	n
sd_cmd_s1_writedata	DE2_115_SOPC.v	/^  output           sd_cmd_s1_writedata;$/;"	p
sd_cmd_s1_writedata	DE2_115_SOPC.v	/^  wire             sd_cmd_s1_writedata;$/;"	n
sd_cmd_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           sd_cmd_s1_writedata;$/;"	p
sd_cmd_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_cmd_s1_writedata;$/;"	n
sd_dat	sd_dat.v	/^module sd_dat ($/;"	m
sd_dat	verilog_copies/sd_dat.v	/^module sd_dat ($/;"	m
sd_dat_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sd_dat_s1_address;$/;"	p
sd_dat_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sd_dat_s1_address;$/;"	n
sd_dat_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sd_dat_s1_address;$/;"	p
sd_dat_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sd_dat_s1_address;$/;"	n
sd_dat_s1_allgrants	DE2_115_SOPC.v	/^  wire             sd_dat_s1_allgrants;$/;"	n
sd_dat_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_allgrants;$/;"	n
sd_dat_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sd_dat_s1_allow_new_arb_cycle;$/;"	n
sd_dat_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_allow_new_arb_cycle;$/;"	n
sd_dat_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sd_dat_s1_any_bursting_master_saved_grant;$/;"	n
sd_dat_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_any_bursting_master_saved_grant;$/;"	n
sd_dat_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sd_dat_s1_any_continuerequest;$/;"	n
sd_dat_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_any_continuerequest;$/;"	n
sd_dat_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_counter_enable;$/;"	n
sd_dat_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_counter_enable;$/;"	n
sd_dat_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              sd_dat_s1_arb_share_counter;$/;"	r
sd_dat_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_dat_s1_arb_share_counter;$/;"	r
sd_dat_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_share_counter_next_value;$/;"	n
sd_dat_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_share_counter_next_value;$/;"	n
sd_dat_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_share_set_values;$/;"	n
sd_dat_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_arb_share_set_values;$/;"	n
sd_dat_s1_arbitrator	DE2_115_SOPC.v	/^module sd_dat_s1_arbitrator ($/;"	m
sd_dat_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sd_dat_s1_arbitrator ($/;"	m
sd_dat_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sd_dat_s1_beginbursttransfer_internal;$/;"	n
sd_dat_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_beginbursttransfer_internal;$/;"	n
sd_dat_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sd_dat_s1_begins_xfer;$/;"	n
sd_dat_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_begins_xfer;$/;"	n
sd_dat_s1_chipselect	DE2_115_SOPC.v	/^  output           sd_dat_s1_chipselect;$/;"	p
sd_dat_s1_chipselect	DE2_115_SOPC.v	/^  wire             sd_dat_s1_chipselect;$/;"	n
sd_dat_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sd_dat_s1_chipselect;$/;"	p
sd_dat_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_chipselect;$/;"	n
sd_dat_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sd_dat_s1_end_xfer;$/;"	n
sd_dat_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_end_xfer;$/;"	n
sd_dat_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_dat_s1_firsttransfer;$/;"	n
sd_dat_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_firsttransfer;$/;"	n
sd_dat_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sd_dat_s1_grant_vector;$/;"	n
sd_dat_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_grant_vector;$/;"	n
sd_dat_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sd_dat_s1_in_a_read_cycle;$/;"	n
sd_dat_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_in_a_read_cycle;$/;"	n
sd_dat_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sd_dat_s1_in_a_write_cycle;$/;"	n
sd_dat_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_in_a_write_cycle;$/;"	n
sd_dat_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sd_dat_s1_master_qreq_vector;$/;"	n
sd_dat_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_master_qreq_vector;$/;"	n
sd_dat_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sd_dat_s1_non_bursting_master_requests;$/;"	n
sd_dat_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_non_bursting_master_requests;$/;"	n
sd_dat_s1_readdata	DE2_115_SOPC.v	/^  input   [  3: 0] sd_dat_s1_readdata;$/;"	p
sd_dat_s1_readdata	DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_readdata;$/;"	n
sd_dat_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] sd_dat_s1_readdata;$/;"	p
sd_dat_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_readdata;$/;"	n
sd_dat_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	p
sd_dat_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	p
sd_dat_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	n
sd_dat_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	p
sd_dat_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	p
sd_dat_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_readdata_from_sa;$/;"	n
sd_dat_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sd_dat_s1_reg_firsttransfer;$/;"	r
sd_dat_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_dat_s1_reg_firsttransfer;$/;"	r
sd_dat_s1_reset_n	DE2_115_SOPC.v	/^  output           sd_dat_s1_reset_n;$/;"	p
sd_dat_s1_reset_n	DE2_115_SOPC.v	/^  wire             sd_dat_s1_reset_n;$/;"	n
sd_dat_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_dat_s1_reset_n;$/;"	p
sd_dat_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_reset_n;$/;"	n
sd_dat_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sd_dat_s1_slavearbiterlockenable;$/;"	r
sd_dat_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_dat_s1_slavearbiterlockenable;$/;"	r
sd_dat_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sd_dat_s1_slavearbiterlockenable2;$/;"	n
sd_dat_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_slavearbiterlockenable2;$/;"	n
sd_dat_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_dat_s1_unreg_firsttransfer;$/;"	n
sd_dat_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_unreg_firsttransfer;$/;"	n
sd_dat_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sd_dat_s1_waits_for_read;$/;"	n
sd_dat_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_waits_for_read;$/;"	n
sd_dat_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sd_dat_s1_waits_for_write;$/;"	n
sd_dat_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_waits_for_write;$/;"	n
sd_dat_s1_write_n	DE2_115_SOPC.v	/^  output           sd_dat_s1_write_n;$/;"	p
sd_dat_s1_write_n	DE2_115_SOPC.v	/^  wire             sd_dat_s1_write_n;$/;"	n
sd_dat_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_dat_s1_write_n;$/;"	p
sd_dat_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_dat_s1_write_n;$/;"	n
sd_dat_s1_writedata	DE2_115_SOPC.v	/^  output  [  3: 0] sd_dat_s1_writedata;$/;"	p
sd_dat_s1_writedata	DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_writedata;$/;"	n
sd_dat_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] sd_dat_s1_writedata;$/;"	p
sd_dat_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sd_dat_s1_writedata;$/;"	n
sd_wp_n	sd_wp_n.v	/^module sd_wp_n ($/;"	m
sd_wp_n	verilog_copies/sd_wp_n.v	/^module sd_wp_n ($/;"	m
sd_wp_n_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sd_wp_n_s1_address;$/;"	p
sd_wp_n_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sd_wp_n_s1_address;$/;"	n
sd_wp_n_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sd_wp_n_s1_address;$/;"	p
sd_wp_n_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sd_wp_n_s1_address;$/;"	n
sd_wp_n_s1_allgrants	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_allgrants;$/;"	n
sd_wp_n_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_allgrants;$/;"	n
sd_wp_n_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_allow_new_arb_cycle;$/;"	n
sd_wp_n_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_allow_new_arb_cycle;$/;"	n
sd_wp_n_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_any_bursting_master_saved_grant;$/;"	n
sd_wp_n_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_any_bursting_master_saved_grant;$/;"	n
sd_wp_n_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_any_continuerequest;$/;"	n
sd_wp_n_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_any_continuerequest;$/;"	n
sd_wp_n_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_counter_enable;$/;"	n
sd_wp_n_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_counter_enable;$/;"	n
sd_wp_n_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_arb_share_counter;$/;"	r
sd_wp_n_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_arb_share_counter;$/;"	r
sd_wp_n_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_share_counter_next_value;$/;"	n
sd_wp_n_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_share_counter_next_value;$/;"	n
sd_wp_n_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_share_set_values;$/;"	n
sd_wp_n_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_arb_share_set_values;$/;"	n
sd_wp_n_s1_arbitrator	DE2_115_SOPC.v	/^module sd_wp_n_s1_arbitrator ($/;"	m
sd_wp_n_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sd_wp_n_s1_arbitrator ($/;"	m
sd_wp_n_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_beginbursttransfer_internal;$/;"	n
sd_wp_n_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_beginbursttransfer_internal;$/;"	n
sd_wp_n_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_begins_xfer;$/;"	n
sd_wp_n_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_begins_xfer;$/;"	n
sd_wp_n_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_end_xfer;$/;"	n
sd_wp_n_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_end_xfer;$/;"	n
sd_wp_n_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_firsttransfer;$/;"	n
sd_wp_n_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_firsttransfer;$/;"	n
sd_wp_n_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_grant_vector;$/;"	n
sd_wp_n_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_grant_vector;$/;"	n
sd_wp_n_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_in_a_read_cycle;$/;"	n
sd_wp_n_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_in_a_read_cycle;$/;"	n
sd_wp_n_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_in_a_write_cycle;$/;"	n
sd_wp_n_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_in_a_write_cycle;$/;"	n
sd_wp_n_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_master_qreq_vector;$/;"	n
sd_wp_n_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_master_qreq_vector;$/;"	n
sd_wp_n_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_non_bursting_master_requests;$/;"	n
sd_wp_n_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_non_bursting_master_requests;$/;"	n
sd_wp_n_s1_readdata	DE2_115_SOPC.v	/^  input            sd_wp_n_s1_readdata;$/;"	p
sd_wp_n_s1_readdata	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_readdata;$/;"	n
sd_wp_n_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            sd_wp_n_s1_readdata;$/;"	p
sd_wp_n_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_readdata;$/;"	n
sd_wp_n_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            sd_wp_n_s1_readdata_from_sa;$/;"	p
sd_wp_n_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           sd_wp_n_s1_readdata_from_sa;$/;"	p
sd_wp_n_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_readdata_from_sa;$/;"	n
sd_wp_n_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sd_wp_n_s1_readdata_from_sa;$/;"	p
sd_wp_n_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sd_wp_n_s1_readdata_from_sa;$/;"	p
sd_wp_n_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_readdata_from_sa;$/;"	n
sd_wp_n_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_reg_firsttransfer;$/;"	r
sd_wp_n_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_reg_firsttransfer;$/;"	r
sd_wp_n_s1_reset_n	DE2_115_SOPC.v	/^  output           sd_wp_n_s1_reset_n;$/;"	p
sd_wp_n_s1_reset_n	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_reset_n;$/;"	n
sd_wp_n_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sd_wp_n_s1_reset_n;$/;"	p
sd_wp_n_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_reset_n;$/;"	n
sd_wp_n_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_slavearbiterlockenable;$/;"	r
sd_wp_n_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sd_wp_n_s1_slavearbiterlockenable;$/;"	r
sd_wp_n_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_slavearbiterlockenable2;$/;"	n
sd_wp_n_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_slavearbiterlockenable2;$/;"	n
sd_wp_n_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_unreg_firsttransfer;$/;"	n
sd_wp_n_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_unreg_firsttransfer;$/;"	n
sd_wp_n_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_waits_for_read;$/;"	n
sd_wp_n_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_waits_for_read;$/;"	n
sd_wp_n_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_waits_for_write;$/;"	n
sd_wp_n_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sd_wp_n_s1_waits_for_write;$/;"	n
sdram	sdram.v	/^module sdram ($/;"	m
sdram	verilog_copies/sdram.v	/^module sdram ($/;"	m
sdram_input_efifo_module	sdram.v	/^module sdram_input_efifo_module ($/;"	m
sdram_input_efifo_module	verilog_copies/sdram.v	/^module sdram_input_efifo_module ($/;"	m
sdram_s1_address	DE2_115_SOPC.v	/^  output  [ 24: 0] sdram_s1_address;$/;"	p
sdram_s1_address	DE2_115_SOPC.v	/^  wire    [ 24: 0] sdram_s1_address;$/;"	n
sdram_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [ 24: 0] sdram_s1_address;$/;"	p
sdram_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 24: 0] sdram_s1_address;$/;"	n
sdram_s1_allgrants	DE2_115_SOPC.v	/^  wire             sdram_s1_allgrants;$/;"	n
sdram_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_allgrants;$/;"	n
sdram_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sdram_s1_allow_new_arb_cycle;$/;"	n
sdram_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_allow_new_arb_cycle;$/;"	n
sdram_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sdram_s1_any_bursting_master_saved_grant;$/;"	n
sdram_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_any_bursting_master_saved_grant;$/;"	n
sdram_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sdram_s1_any_continuerequest;$/;"	n
sdram_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_any_continuerequest;$/;"	n
sdram_s1_arb_addend	DE2_115_SOPC.v	/^  reg     [  1: 0] sdram_s1_arb_addend;$/;"	r
sdram_s1_arb_addend	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] sdram_s1_arb_addend;$/;"	r
sdram_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sdram_s1_arb_counter_enable;$/;"	n
sdram_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_arb_counter_enable;$/;"	n
sdram_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] sdram_s1_arb_share_counter;$/;"	r
sdram_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] sdram_s1_arb_share_counter;$/;"	r
sdram_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] sdram_s1_arb_share_counter_next_value;$/;"	n
sdram_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sdram_s1_arb_share_counter_next_value;$/;"	n
sdram_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] sdram_s1_arb_share_set_values;$/;"	n
sdram_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sdram_s1_arb_share_set_values;$/;"	n
sdram_s1_arb_winner	DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_arb_winner;$/;"	n
sdram_s1_arb_winner	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_arb_winner;$/;"	n
sdram_s1_arbitration_holdoff_internal	DE2_115_SOPC.v	/^  wire             sdram_s1_arbitration_holdoff_internal;$/;"	n
sdram_s1_arbitration_holdoff_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_arbitration_holdoff_internal;$/;"	n
sdram_s1_arbitrator	DE2_115_SOPC.v	/^module sdram_s1_arbitrator ($/;"	m
sdram_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sdram_s1_arbitrator ($/;"	m
sdram_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sdram_s1_beginbursttransfer_internal;$/;"	n
sdram_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_beginbursttransfer_internal;$/;"	n
sdram_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sdram_s1_begins_xfer;$/;"	n
sdram_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_begins_xfer;$/;"	n
sdram_s1_byteenable_n	DE2_115_SOPC.v	/^  output  [  3: 0] sdram_s1_byteenable_n;$/;"	p
sdram_s1_byteenable_n	DE2_115_SOPC.v	/^  wire    [  3: 0] sdram_s1_byteenable_n;$/;"	n
sdram_s1_byteenable_n	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] sdram_s1_byteenable_n;$/;"	p
sdram_s1_byteenable_n	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sdram_s1_byteenable_n;$/;"	n
sdram_s1_chipselect	DE2_115_SOPC.v	/^  output           sdram_s1_chipselect;$/;"	p
sdram_s1_chipselect	DE2_115_SOPC.v	/^  wire             sdram_s1_chipselect;$/;"	n
sdram_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sdram_s1_chipselect;$/;"	p
sdram_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_chipselect;$/;"	n
sdram_s1_chosen_master_double_vector	DE2_115_SOPC.v	/^  wire    [  3: 0] sdram_s1_chosen_master_double_vector;$/;"	n
sdram_s1_chosen_master_double_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sdram_s1_chosen_master_double_vector;$/;"	n
sdram_s1_chosen_master_rot_left	DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_chosen_master_rot_left;$/;"	n
sdram_s1_chosen_master_rot_left	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_chosen_master_rot_left;$/;"	n
sdram_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sdram_s1_end_xfer;$/;"	n
sdram_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_end_xfer;$/;"	n
sdram_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sdram_s1_firsttransfer;$/;"	n
sdram_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_firsttransfer;$/;"	n
sdram_s1_grant_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_grant_vector;$/;"	n
sdram_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_grant_vector;$/;"	n
sdram_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sdram_s1_in_a_read_cycle;$/;"	n
sdram_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_in_a_read_cycle;$/;"	n
sdram_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sdram_s1_in_a_write_cycle;$/;"	n
sdram_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_in_a_write_cycle;$/;"	n
sdram_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_master_qreq_vector;$/;"	n
sdram_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sdram_s1_master_qreq_vector;$/;"	n
sdram_s1_move_on_to_next_transaction	DE2_115_SOPC.v	/^  wire             sdram_s1_move_on_to_next_transaction;$/;"	n
sdram_s1_move_on_to_next_transaction	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_move_on_to_next_transaction;$/;"	n
sdram_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sdram_s1_non_bursting_master_requests;$/;"	n
sdram_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_non_bursting_master_requests;$/;"	n
sdram_s1_read_n	DE2_115_SOPC.v	/^  output           sdram_s1_read_n;$/;"	p
sdram_s1_read_n	DE2_115_SOPC.v	/^  wire             sdram_s1_read_n;$/;"	n
sdram_s1_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           sdram_s1_read_n;$/;"	p
sdram_s1_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_read_n;$/;"	n
sdram_s1_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] sdram_s1_readdata;$/;"	p
sdram_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_readdata;$/;"	n
sdram_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] sdram_s1_readdata;$/;"	p
sdram_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_readdata;$/;"	n
sdram_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] sdram_s1_readdata_from_sa;$/;"	p
sdram_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] sdram_s1_readdata_from_sa;$/;"	p
sdram_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_readdata_from_sa;$/;"	n
sdram_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] sdram_s1_readdata_from_sa;$/;"	p
sdram_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] sdram_s1_readdata_from_sa;$/;"	p
sdram_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_readdata_from_sa;$/;"	n
sdram_s1_readdatavalid	DE2_115_SOPC.v	/^  input            sdram_s1_readdatavalid;$/;"	p
sdram_s1_readdatavalid	DE2_115_SOPC.v	/^  wire             sdram_s1_readdatavalid;$/;"	n
sdram_s1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  input            sdram_s1_readdatavalid;$/;"	p
sdram_s1_readdatavalid	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_readdatavalid;$/;"	n
sdram_s1_readdatavalid_from_sa	DE2_115_SOPC.v	/^  wire             sdram_s1_readdatavalid_from_sa;$/;"	n
sdram_s1_readdatavalid_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_readdatavalid_from_sa;$/;"	n
sdram_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sdram_s1_reg_firsttransfer;$/;"	r
sdram_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sdram_s1_reg_firsttransfer;$/;"	r
sdram_s1_reset_n	DE2_115_SOPC.v	/^  output           sdram_s1_reset_n;$/;"	p
sdram_s1_reset_n	DE2_115_SOPC.v	/^  wire             sdram_s1_reset_n;$/;"	n
sdram_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sdram_s1_reset_n;$/;"	p
sdram_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_reset_n;$/;"	n
sdram_s1_saved_chosen_master_vector	DE2_115_SOPC.v	/^  reg     [  1: 0] sdram_s1_saved_chosen_master_vector;$/;"	r
sdram_s1_saved_chosen_master_vector	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] sdram_s1_saved_chosen_master_vector;$/;"	r
sdram_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sdram_s1_slavearbiterlockenable;$/;"	r
sdram_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sdram_s1_slavearbiterlockenable;$/;"	r
sdram_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sdram_s1_slavearbiterlockenable2;$/;"	n
sdram_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_slavearbiterlockenable2;$/;"	n
sdram_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sdram_s1_unreg_firsttransfer;$/;"	n
sdram_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_unreg_firsttransfer;$/;"	n
sdram_s1_waitrequest	DE2_115_SOPC.v	/^  input            sdram_s1_waitrequest;$/;"	p
sdram_s1_waitrequest	DE2_115_SOPC.v	/^  wire             sdram_s1_waitrequest;$/;"	n
sdram_s1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  input            sdram_s1_waitrequest;$/;"	p
sdram_s1_waitrequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_waitrequest;$/;"	n
sdram_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  input            sdram_s1_waitrequest_from_sa;$/;"	p
sdram_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  output           sdram_s1_waitrequest_from_sa;$/;"	p
sdram_s1_waitrequest_from_sa	DE2_115_SOPC.v	/^  wire             sdram_s1_waitrequest_from_sa;$/;"	n
sdram_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sdram_s1_waitrequest_from_sa;$/;"	p
sdram_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sdram_s1_waitrequest_from_sa;$/;"	p
sdram_s1_waitrequest_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_waitrequest_from_sa;$/;"	n
sdram_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sdram_s1_waits_for_read;$/;"	n
sdram_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_waits_for_read;$/;"	n
sdram_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sdram_s1_waits_for_write;$/;"	n
sdram_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_waits_for_write;$/;"	n
sdram_s1_write_n	DE2_115_SOPC.v	/^  output           sdram_s1_write_n;$/;"	p
sdram_s1_write_n	DE2_115_SOPC.v	/^  wire             sdram_s1_write_n;$/;"	n
sdram_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sdram_s1_write_n;$/;"	p
sdram_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sdram_s1_write_n;$/;"	n
sdram_s1_writedata	DE2_115_SOPC.v	/^  output  [ 31: 0] sdram_s1_writedata;$/;"	p
sdram_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_writedata;$/;"	n
sdram_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] sdram_s1_writedata;$/;"	p
sdram_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] sdram_s1_writedata;$/;"	n
sdram_test_component	sdram_test_component.v	/^module sdram_test_component ($/;"	m
sdram_test_component	verilog_copies/sdram_test_component.v	/^module sdram_test_component ($/;"	m
sdram_test_component_ram_module	sdram_test_component.v	/^module sdram_test_component_ram_module ($/;"	m
sdram_test_component_ram_module	verilog_copies/sdram_test_component.v	/^module sdram_test_component_ram_module ($/;"	m
seg7	seg7.v	/^module seg7 ($/;"	m
seg7	verilog_copies/seg7.v	/^module seg7 ($/;"	m
seg7_avalon_slave_address	DE2_115_SOPC.v	/^  output  [  2: 0] seg7_avalon_slave_address;$/;"	p
seg7_avalon_slave_address	DE2_115_SOPC.v	/^  wire    [  2: 0] seg7_avalon_slave_address;$/;"	n
seg7_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  2: 0] seg7_avalon_slave_address;$/;"	p
seg7_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] seg7_avalon_slave_address;$/;"	n
seg7_avalon_slave_allgrants	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_allgrants;$/;"	n
seg7_avalon_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_allgrants;$/;"	n
seg7_avalon_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_allow_new_arb_cycle;$/;"	n
seg7_avalon_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_allow_new_arb_cycle;$/;"	n
seg7_avalon_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_any_bursting_master_saved_grant;$/;"	n
seg7_avalon_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_any_bursting_master_saved_grant;$/;"	n
seg7_avalon_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_any_continuerequest;$/;"	n
seg7_avalon_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_any_continuerequest;$/;"	n
seg7_avalon_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_counter_enable;$/;"	n
seg7_avalon_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_counter_enable;$/;"	n
seg7_avalon_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_arb_share_counter;$/;"	r
seg7_avalon_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_arb_share_counter;$/;"	r
seg7_avalon_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_share_counter_next_value;$/;"	n
seg7_avalon_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_share_counter_next_value;$/;"	n
seg7_avalon_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_share_set_values;$/;"	n
seg7_avalon_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_arb_share_set_values;$/;"	n
seg7_avalon_slave_arbitrator	DE2_115_SOPC.v	/^module seg7_avalon_slave_arbitrator ($/;"	m
seg7_avalon_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module seg7_avalon_slave_arbitrator ($/;"	m
seg7_avalon_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_beginbursttransfer_internal;$/;"	n
seg7_avalon_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_beginbursttransfer_internal;$/;"	n
seg7_avalon_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_begins_xfer;$/;"	n
seg7_avalon_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_begins_xfer;$/;"	n
seg7_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_end_xfer;$/;"	n
seg7_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_end_xfer;$/;"	n
seg7_avalon_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_firsttransfer;$/;"	n
seg7_avalon_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_firsttransfer;$/;"	n
seg7_avalon_slave_grant_vector	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_grant_vector;$/;"	n
seg7_avalon_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_grant_vector;$/;"	n
seg7_avalon_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_in_a_read_cycle;$/;"	n
seg7_avalon_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_in_a_read_cycle;$/;"	n
seg7_avalon_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_in_a_write_cycle;$/;"	n
seg7_avalon_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_in_a_write_cycle;$/;"	n
seg7_avalon_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_master_qreq_vector;$/;"	n
seg7_avalon_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_master_qreq_vector;$/;"	n
seg7_avalon_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_non_bursting_master_requests;$/;"	n
seg7_avalon_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_non_bursting_master_requests;$/;"	n
seg7_avalon_slave_pretend_byte_enable	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_pretend_byte_enable;$/;"	n
seg7_avalon_slave_pretend_byte_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_pretend_byte_enable;$/;"	n
seg7_avalon_slave_read	DE2_115_SOPC.v	/^  output           seg7_avalon_slave_read;$/;"	p
seg7_avalon_slave_read	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_read;$/;"	n
seg7_avalon_slave_read	verilog_copies/DE2_115_SOPC.v	/^  output           seg7_avalon_slave_read;$/;"	p
seg7_avalon_slave_read	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_read;$/;"	n
seg7_avalon_slave_readdata	DE2_115_SOPC.v	/^  input   [  7: 0] seg7_avalon_slave_readdata;$/;"	p
seg7_avalon_slave_readdata	DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_readdata;$/;"	n
seg7_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] seg7_avalon_slave_readdata;$/;"	p
seg7_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_readdata;$/;"	n
seg7_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	p
seg7_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	p
seg7_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	n
seg7_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	p
seg7_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	p
seg7_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_readdata_from_sa;$/;"	n
seg7_avalon_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_reg_firsttransfer;$/;"	r
seg7_avalon_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_reg_firsttransfer;$/;"	r
seg7_avalon_slave_reset	DE2_115_SOPC.v	/^  output           seg7_avalon_slave_reset;$/;"	p
seg7_avalon_slave_reset	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_reset;$/;"	n
seg7_avalon_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  output           seg7_avalon_slave_reset;$/;"	p
seg7_avalon_slave_reset	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_reset;$/;"	n
seg7_avalon_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_slavearbiterlockenable;$/;"	r
seg7_avalon_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              seg7_avalon_slave_slavearbiterlockenable;$/;"	r
seg7_avalon_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_slavearbiterlockenable2;$/;"	n
seg7_avalon_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_slavearbiterlockenable2;$/;"	n
seg7_avalon_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_unreg_firsttransfer;$/;"	n
seg7_avalon_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_unreg_firsttransfer;$/;"	n
seg7_avalon_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_waits_for_read;$/;"	n
seg7_avalon_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_waits_for_read;$/;"	n
seg7_avalon_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_waits_for_write;$/;"	n
seg7_avalon_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_waits_for_write;$/;"	n
seg7_avalon_slave_write	DE2_115_SOPC.v	/^  output           seg7_avalon_slave_write;$/;"	p
seg7_avalon_slave_write	DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_write;$/;"	n
seg7_avalon_slave_write	verilog_copies/DE2_115_SOPC.v	/^  output           seg7_avalon_slave_write;$/;"	p
seg7_avalon_slave_write	verilog_copies/DE2_115_SOPC.v	/^  wire             seg7_avalon_slave_write;$/;"	n
seg7_avalon_slave_writedata	DE2_115_SOPC.v	/^  output  [  7: 0] seg7_avalon_slave_writedata;$/;"	p
seg7_avalon_slave_writedata	DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_writedata;$/;"	n
seg7_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [  7: 0] seg7_avalon_slave_writedata;$/;"	p
seg7_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] seg7_avalon_slave_writedata;$/;"	n
seg7_show	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	22;"	d
select_n	DE2_115_SOPC.v	/^  input            select_n;$/;"	p
select_n	verilog_copies/DE2_115_SOPC.v	/^  input            select_n;$/;"	p
select_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  output           select_n_to_the_cfi_flash;$/;"	p
select_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  reg              select_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
select_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             select_n_to_the_cfi_flash;$/;"	n
select_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  output           select_n_to_the_cfi_flash;$/;"	p
select_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  reg              select_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
select_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             select_n_to_the_cfi_flash;$/;"	n
selected_read_data	rs232.v	/^  wire    [ 15: 0] selected_read_data;$/;"	n
selected_read_data	verilog_copies/rs232.v	/^  wire    [ 15: 0] selected_read_data;$/;"	n
set_pio_dir	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	15;"	d
set_pio_edge_cap	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	19;"	d
set_pio_irq_mask	software/DE2_115_NIOS_DEVICE_LED/basic_io.h	17;"	d
setup_dma	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR	  setup_dma				        : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
setup_dma_request	software/DE2_115_NIOS_DEVICE_LED/D13BUS.c	/^void setup_dma_request()$/;"	f
shift_data_to_dac	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^reg		[(DATA_WIDTH-1):0]	shift_data_to_dac;	$/;"	r
shift_done	rs232.v	/^  wire             shift_done;$/;"	n
shift_done	verilog_copies/rs232.v	/^  wire             shift_done;$/;"	n
shift_reg_start_bit_n	rs232.v	/^  wire             shift_reg_start_bit_n;$/;"	n
shift_reg_start_bit_n	verilog_copies/rs232.v	/^  wire             shift_reg_start_bit_n;$/;"	n
shifted_address_to_audio_avalon_slave_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_audio_avalon_slave_from_cpu_data_master;$/;"	n
shifted_address_to_audio_avalon_slave_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_audio_avalon_slave_from_cpu_data_master;$/;"	n
shifted_address_to_clock_crossing_io_s1_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_clock_crossing_io_s1_from_cpu_data_master;$/;"	n
shifted_address_to_clock_crossing_io_s1_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_clock_crossing_io_s1_from_cpu_data_master;$/;"	n
shifted_address_to_cpu_jtag_debug_module_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_cpu_jtag_debug_module_from_cpu_data_master;$/;"	n
shifted_address_to_cpu_jtag_debug_module_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_cpu_jtag_debug_module_from_cpu_data_master;$/;"	n
shifted_address_to_cpu_jtag_debug_module_from_cpu_instruction_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_cpu_jtag_debug_module_from_cpu_instruction_master;$/;"	n
shifted_address_to_cpu_jtag_debug_module_from_cpu_instruction_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_cpu_jtag_debug_module_from_cpu_instruction_master;$/;"	n
shifted_address_to_jtag_uart_avalon_jtag_slave_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_jtag_uart_avalon_jtag_slave_from_cpu_data_master;$/;"	n
shifted_address_to_jtag_uart_avalon_jtag_slave_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_jtag_uart_avalon_jtag_slave_from_cpu_data_master;$/;"	n
shifted_address_to_onchip_memory2_s1_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_onchip_memory2_s1_from_cpu_data_master;$/;"	n
shifted_address_to_onchip_memory2_s1_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_onchip_memory2_s1_from_cpu_data_master;$/;"	n
shifted_address_to_onchip_memory2_s1_from_cpu_instruction_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_onchip_memory2_s1_from_cpu_instruction_master;$/;"	n
shifted_address_to_onchip_memory2_s1_from_cpu_instruction_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_onchip_memory2_s1_from_cpu_instruction_master;$/;"	n
shifted_address_to_pll_pll_slave_from_DE2_115_SOPC_clock_0_out	DE2_115_SOPC.v	/^  wire    [  3: 0] shifted_address_to_pll_pll_slave_from_DE2_115_SOPC_clock_0_out;$/;"	n
shifted_address_to_pll_pll_slave_from_DE2_115_SOPC_clock_0_out	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] shifted_address_to_pll_pll_slave_from_DE2_115_SOPC_clock_0_out;$/;"	n
shifted_address_to_sdram_s1_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sdram_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sdram_s1_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sdram_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sdram_s1_from_cpu_instruction_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sdram_s1_from_cpu_instruction_master;$/;"	n
shifted_address_to_sdram_s1_from_cpu_instruction_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sdram_s1_from_cpu_instruction_master;$/;"	n
shifted_address_to_sma_in_s1_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sma_in_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sma_in_s1_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sma_in_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sma_out_s1_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sma_out_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sma_out_s1_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sma_out_s1_from_cpu_data_master;$/;"	n
shifted_address_to_sram_avalon_slave_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sram_avalon_slave_from_cpu_data_master;$/;"	n
shifted_address_to_sram_avalon_slave_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sram_avalon_slave_from_cpu_data_master;$/;"	n
shifted_address_to_sram_avalon_slave_from_cpu_instruction_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sram_avalon_slave_from_cpu_instruction_master;$/;"	n
shifted_address_to_sram_avalon_slave_from_cpu_instruction_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_sram_avalon_slave_from_cpu_instruction_master;$/;"	n
shifted_address_to_usb_dc_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_usb_dc_from_cpu_data_master;$/;"	n
shifted_address_to_usb_dc_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_usb_dc_from_cpu_data_master;$/;"	n
shifted_address_to_usb_hc_from_cpu_data_master	DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_usb_hc_from_cpu_data_master;$/;"	n
shifted_address_to_usb_hc_from_cpu_data_master	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 27: 0] shifted_address_to_usb_hc_from_cpu_data_master;$/;"	n
sim_r_ena	jtag_uart.v	/^  reg              sim_r_ena;$/;"	r
sim_r_ena	verilog_copies/jtag_uart.v	/^  reg              sim_r_ena;$/;"	r
sim_t_dat	jtag_uart.v	/^  reg              sim_t_dat;$/;"	r
sim_t_dat	verilog_copies/jtag_uart.v	/^  reg              sim_t_dat;$/;"	r
sim_t_ena	jtag_uart.v	/^  reg              sim_t_ena;$/;"	r
sim_t_ena	verilog_copies/jtag_uart.v	/^  reg              sim_t_ena;$/;"	r
sim_t_pause	jtag_uart.v	/^  reg              sim_t_pause;$/;"	r
sim_t_pause	verilog_copies/jtag_uart.v	/^  reg              sim_t_pause;$/;"	r
slave_address	DE2_115_SOPC_clock_0.v	/^  input   [  3: 0] slave_address;$/;"	p
slave_address	clock_crossing_io.v	/^  input   [  6: 0] slave_address;$/;"	p
slave_address	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input   [  3: 0] slave_address;$/;"	p
slave_address	verilog_copies/clock_crossing_io.v	/^  input   [  6: 0] slave_address;$/;"	p
slave_address_d1	DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] slave_address_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_address_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] slave_address_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_byteenable	DE2_115_SOPC_clock_0.v	/^  input   [  3: 0] slave_byteenable;$/;"	p
slave_byteenable	clock_crossing_io.v	/^  input   [  3: 0] slave_byteenable;$/;"	p
slave_byteenable	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input   [  3: 0] slave_byteenable;$/;"	p
slave_byteenable	verilog_copies/clock_crossing_io.v	/^  input   [  3: 0] slave_byteenable;$/;"	p
slave_byteenable_d1	DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] slave_byteenable_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_byteenable_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  3: 0] slave_byteenable_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_clk	DE2_115_SOPC_clock_0.v	/^  input            slave_clk;$/;"	p
slave_clk	clock_crossing_io.v	/^  input            slave_clk;$/;"	p
slave_clk	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_clk;$/;"	p
slave_clk	verilog_copies/clock_crossing_io.v	/^  input            slave_clk;$/;"	p
slave_endofpacket	DE2_115_SOPC_clock_0.v	/^  output           slave_endofpacket;$/;"	p
slave_endofpacket	DE2_115_SOPC_clock_0.v	/^  wire             slave_endofpacket;$/;"	n
slave_endofpacket	clock_crossing_io.v	/^  output           slave_endofpacket;$/;"	p
slave_endofpacket	clock_crossing_io.v	/^  wire             slave_endofpacket;$/;"	n
slave_endofpacket	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           slave_endofpacket;$/;"	p
slave_endofpacket	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_endofpacket;$/;"	n
slave_endofpacket	verilog_copies/clock_crossing_io.v	/^  output           slave_endofpacket;$/;"	p
slave_endofpacket	verilog_copies/clock_crossing_io.v	/^  wire             slave_endofpacket;$/;"	n
slave_nativeaddress	DE2_115_SOPC_clock_0.v	/^  input   [  1: 0] slave_nativeaddress;$/;"	p
slave_nativeaddress	clock_crossing_io.v	/^  input   [  6: 0] slave_nativeaddress;$/;"	p
slave_nativeaddress	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input   [  1: 0] slave_nativeaddress;$/;"	p
slave_nativeaddress	verilog_copies/clock_crossing_io.v	/^  input   [  6: 0] slave_nativeaddress;$/;"	p
slave_nativeaddress_d1	DE2_115_SOPC_clock_0.v	/^  reg     [  1: 0] slave_nativeaddress_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_nativeaddress_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  1: 0] slave_nativeaddress_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_read	DE2_115_SOPC_clock_0.v	/^  input            slave_read;$/;"	p
slave_read	clock_crossing_io.v	/^  input            slave_read;$/;"	p
slave_read	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_read;$/;"	p
slave_read	verilog_copies/clock_crossing_io.v	/^  input            slave_read;$/;"	p
slave_read_request	DE2_115_SOPC_clock_0.v	/^  output           slave_read_request;$/;"	p
slave_read_request	DE2_115_SOPC_clock_0.v	/^  reg              slave_read_request;$/;"	r
slave_read_request	DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request;$/;"	n
slave_read_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           slave_read_request;$/;"	p
slave_read_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              slave_read_request;$/;"	r
slave_read_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request;$/;"	n
slave_read_request_sync	DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request_sync;$/;"	n
slave_read_request_sync	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request_sync;$/;"	n
slave_read_request_token	DE2_115_SOPC_clock_0.v	/^  input            slave_read_request_token;$/;"	p
slave_read_request_token	DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request_token;$/;"	n
slave_read_request_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_read_request_token;$/;"	p
slave_read_request_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_read_request_token;$/;"	n
slave_readdata	DE2_115_SOPC_clock_0.v	/^  output  [ 31: 0] slave_readdata;$/;"	p
slave_readdata	DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_readdata \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON"  *\/;$/;"	r
slave_readdata	clock_crossing_io.v	/^  output  [ 31: 0] slave_readdata;$/;"	p
slave_readdata	clock_crossing_io.v	/^  wire    [ 31: 0] slave_readdata;$/;"	n
slave_readdata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output  [ 31: 0] slave_readdata;$/;"	p
slave_readdata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_readdata \/* synthesis ALTERA_ATTRIBUTE = "{-from \\"*\\"} CUT=ON"  *\/;$/;"	r
slave_readdata	verilog_copies/clock_crossing_io.v	/^  output  [ 31: 0] slave_readdata;$/;"	p
slave_readdata	verilog_copies/clock_crossing_io.v	/^  wire    [ 31: 0] slave_readdata;$/;"	n
slave_readdata_p1	DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_readdata_p1;$/;"	r
slave_readdata_p1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_readdata_p1;$/;"	r
slave_readdatavalid	clock_crossing_io.v	/^  output           slave_readdatavalid;$/;"	p
slave_readdatavalid	clock_crossing_io.v	/^  reg              slave_readdatavalid;$/;"	r
slave_readdatavalid	verilog_copies/clock_crossing_io.v	/^  output           slave_readdatavalid;$/;"	p
slave_readdatavalid	verilog_copies/clock_crossing_io.v	/^  reg              slave_readdatavalid;$/;"	r
slave_reset_n	DE2_115_SOPC_clock_0.v	/^  input            slave_reset_n;$/;"	p
slave_reset_n	clock_crossing_io.v	/^  input            slave_reset_n;$/;"	p
slave_reset_n	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_reset_n;$/;"	p
slave_reset_n	verilog_copies/clock_crossing_io.v	/^  input            slave_reset_n;$/;"	p
slave_state	DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] slave_state;$/;"	r
slave_state	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [  2: 0] slave_state;$/;"	r
slave_waitrequest	DE2_115_SOPC_clock_0.v	/^  output           slave_waitrequest;$/;"	p
slave_waitrequest	DE2_115_SOPC_clock_0.v	/^  reg              slave_waitrequest;$/;"	r
slave_waitrequest	DE2_115_SOPC_clock_0.v	/^  wire             slave_waitrequest;$/;"	n
slave_waitrequest	clock_crossing_io.v	/^  output           slave_waitrequest;$/;"	p
slave_waitrequest	clock_crossing_io.v	/^  wire             slave_waitrequest;$/;"	n
slave_waitrequest	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           slave_waitrequest;$/;"	p
slave_waitrequest	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              slave_waitrequest;$/;"	r
slave_waitrequest	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_waitrequest;$/;"	n
slave_waitrequest	verilog_copies/clock_crossing_io.v	/^  output           slave_waitrequest;$/;"	p
slave_waitrequest	verilog_copies/clock_crossing_io.v	/^  wire             slave_waitrequest;$/;"	n
slave_write	DE2_115_SOPC_clock_0.v	/^  input            slave_write;$/;"	p
slave_write	clock_crossing_io.v	/^  input            slave_write;$/;"	p
slave_write	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_write;$/;"	p
slave_write	verilog_copies/clock_crossing_io.v	/^  input            slave_write;$/;"	p
slave_write_request	DE2_115_SOPC_clock_0.v	/^  output           slave_write_request;$/;"	p
slave_write_request	DE2_115_SOPC_clock_0.v	/^  reg              slave_write_request;$/;"	r
slave_write_request	DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request;$/;"	n
slave_write_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  output           slave_write_request;$/;"	p
slave_write_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg              slave_write_request;$/;"	r
slave_write_request	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request;$/;"	n
slave_write_request_sync	DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request_sync;$/;"	n
slave_write_request_sync	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request_sync;$/;"	n
slave_write_request_token	DE2_115_SOPC_clock_0.v	/^  input            slave_write_request_token;$/;"	p
slave_write_request_token	DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request_token;$/;"	n
slave_write_request_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input            slave_write_request_token;$/;"	p
slave_write_request_token	verilog_copies/DE2_115_SOPC_clock_0.v	/^  wire             slave_write_request_token;$/;"	n
slave_writedata	DE2_115_SOPC_clock_0.v	/^  input   [ 31: 0] slave_writedata;$/;"	p
slave_writedata	clock_crossing_io.v	/^  input   [ 31: 0] slave_writedata;$/;"	p
slave_writedata	verilog_copies/DE2_115_SOPC_clock_0.v	/^  input   [ 31: 0] slave_writedata;$/;"	p
slave_writedata	verilog_copies/clock_crossing_io.v	/^  input   [ 31: 0] slave_writedata;$/;"	p
slave_writedata_d1	DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_writedata_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
slave_writedata_d1	verilog_copies/DE2_115_SOPC_clock_0.v	/^  reg     [ 31: 0] slave_writedata_d1 \/* synthesis ALTERA_ATTRIBUTE = "{-to \\"*\\"} CUT=ON ; PRESERVE_REGISTER=ON"  *\/;$/;"	r
sma_in	sma_in.v	/^module sma_in ($/;"	m
sma_in	verilog_copies/sma_in.v	/^module sma_in ($/;"	m
sma_in_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sma_in_s1_address;$/;"	p
sma_in_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sma_in_s1_address;$/;"	n
sma_in_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sma_in_s1_address;$/;"	p
sma_in_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sma_in_s1_address;$/;"	n
sma_in_s1_allgrants	DE2_115_SOPC.v	/^  wire             sma_in_s1_allgrants;$/;"	n
sma_in_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_allgrants;$/;"	n
sma_in_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sma_in_s1_allow_new_arb_cycle;$/;"	n
sma_in_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_allow_new_arb_cycle;$/;"	n
sma_in_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sma_in_s1_any_bursting_master_saved_grant;$/;"	n
sma_in_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_any_bursting_master_saved_grant;$/;"	n
sma_in_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sma_in_s1_any_continuerequest;$/;"	n
sma_in_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_any_continuerequest;$/;"	n
sma_in_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sma_in_s1_arb_counter_enable;$/;"	n
sma_in_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_arb_counter_enable;$/;"	n
sma_in_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] sma_in_s1_arb_share_counter;$/;"	r
sma_in_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] sma_in_s1_arb_share_counter;$/;"	r
sma_in_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] sma_in_s1_arb_share_counter_next_value;$/;"	n
sma_in_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sma_in_s1_arb_share_counter_next_value;$/;"	n
sma_in_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] sma_in_s1_arb_share_set_values;$/;"	n
sma_in_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sma_in_s1_arb_share_set_values;$/;"	n
sma_in_s1_arbitrator	DE2_115_SOPC.v	/^module sma_in_s1_arbitrator ($/;"	m
sma_in_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sma_in_s1_arbitrator ($/;"	m
sma_in_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sma_in_s1_beginbursttransfer_internal;$/;"	n
sma_in_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_beginbursttransfer_internal;$/;"	n
sma_in_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sma_in_s1_begins_xfer;$/;"	n
sma_in_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_begins_xfer;$/;"	n
sma_in_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sma_in_s1_end_xfer;$/;"	n
sma_in_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_end_xfer;$/;"	n
sma_in_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sma_in_s1_firsttransfer;$/;"	n
sma_in_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_firsttransfer;$/;"	n
sma_in_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sma_in_s1_grant_vector;$/;"	n
sma_in_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_grant_vector;$/;"	n
sma_in_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sma_in_s1_in_a_read_cycle;$/;"	n
sma_in_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_in_a_read_cycle;$/;"	n
sma_in_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sma_in_s1_in_a_write_cycle;$/;"	n
sma_in_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_in_a_write_cycle;$/;"	n
sma_in_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sma_in_s1_master_qreq_vector;$/;"	n
sma_in_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_master_qreq_vector;$/;"	n
sma_in_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sma_in_s1_non_bursting_master_requests;$/;"	n
sma_in_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_non_bursting_master_requests;$/;"	n
sma_in_s1_readdata	DE2_115_SOPC.v	/^  input            sma_in_s1_readdata;$/;"	p
sma_in_s1_readdata	DE2_115_SOPC.v	/^  wire             sma_in_s1_readdata;$/;"	n
sma_in_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            sma_in_s1_readdata;$/;"	p
sma_in_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_readdata;$/;"	n
sma_in_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            sma_in_s1_readdata_from_sa;$/;"	p
sma_in_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           sma_in_s1_readdata_from_sa;$/;"	p
sma_in_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             sma_in_s1_readdata_from_sa;$/;"	n
sma_in_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sma_in_s1_readdata_from_sa;$/;"	p
sma_in_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sma_in_s1_readdata_from_sa;$/;"	p
sma_in_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_readdata_from_sa;$/;"	n
sma_in_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sma_in_s1_reg_firsttransfer;$/;"	r
sma_in_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sma_in_s1_reg_firsttransfer;$/;"	r
sma_in_s1_reset_n	DE2_115_SOPC.v	/^  output           sma_in_s1_reset_n;$/;"	p
sma_in_s1_reset_n	DE2_115_SOPC.v	/^  wire             sma_in_s1_reset_n;$/;"	n
sma_in_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sma_in_s1_reset_n;$/;"	p
sma_in_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_reset_n;$/;"	n
sma_in_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sma_in_s1_slavearbiterlockenable;$/;"	r
sma_in_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sma_in_s1_slavearbiterlockenable;$/;"	r
sma_in_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sma_in_s1_slavearbiterlockenable2;$/;"	n
sma_in_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_slavearbiterlockenable2;$/;"	n
sma_in_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sma_in_s1_unreg_firsttransfer;$/;"	n
sma_in_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_unreg_firsttransfer;$/;"	n
sma_in_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sma_in_s1_waits_for_read;$/;"	n
sma_in_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_waits_for_read;$/;"	n
sma_in_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sma_in_s1_waits_for_write;$/;"	n
sma_in_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_in_s1_waits_for_write;$/;"	n
sma_out	sma_out.v	/^module sma_out ($/;"	m
sma_out	verilog_copies/sma_out.v	/^module sma_out ($/;"	m
sma_out_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sma_out_s1_address;$/;"	p
sma_out_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sma_out_s1_address;$/;"	n
sma_out_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sma_out_s1_address;$/;"	p
sma_out_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sma_out_s1_address;$/;"	n
sma_out_s1_allgrants	DE2_115_SOPC.v	/^  wire             sma_out_s1_allgrants;$/;"	n
sma_out_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_allgrants;$/;"	n
sma_out_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sma_out_s1_allow_new_arb_cycle;$/;"	n
sma_out_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_allow_new_arb_cycle;$/;"	n
sma_out_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sma_out_s1_any_bursting_master_saved_grant;$/;"	n
sma_out_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_any_bursting_master_saved_grant;$/;"	n
sma_out_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sma_out_s1_any_continuerequest;$/;"	n
sma_out_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_any_continuerequest;$/;"	n
sma_out_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sma_out_s1_arb_counter_enable;$/;"	n
sma_out_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_arb_counter_enable;$/;"	n
sma_out_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] sma_out_s1_arb_share_counter;$/;"	r
sma_out_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] sma_out_s1_arb_share_counter;$/;"	r
sma_out_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] sma_out_s1_arb_share_counter_next_value;$/;"	n
sma_out_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sma_out_s1_arb_share_counter_next_value;$/;"	n
sma_out_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] sma_out_s1_arb_share_set_values;$/;"	n
sma_out_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sma_out_s1_arb_share_set_values;$/;"	n
sma_out_s1_arbitrator	DE2_115_SOPC.v	/^module sma_out_s1_arbitrator ($/;"	m
sma_out_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sma_out_s1_arbitrator ($/;"	m
sma_out_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sma_out_s1_beginbursttransfer_internal;$/;"	n
sma_out_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_beginbursttransfer_internal;$/;"	n
sma_out_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sma_out_s1_begins_xfer;$/;"	n
sma_out_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_begins_xfer;$/;"	n
sma_out_s1_chipselect	DE2_115_SOPC.v	/^  output           sma_out_s1_chipselect;$/;"	p
sma_out_s1_chipselect	DE2_115_SOPC.v	/^  wire             sma_out_s1_chipselect;$/;"	n
sma_out_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sma_out_s1_chipselect;$/;"	p
sma_out_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_chipselect;$/;"	n
sma_out_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sma_out_s1_end_xfer;$/;"	n
sma_out_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_end_xfer;$/;"	n
sma_out_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sma_out_s1_firsttransfer;$/;"	n
sma_out_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_firsttransfer;$/;"	n
sma_out_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sma_out_s1_grant_vector;$/;"	n
sma_out_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_grant_vector;$/;"	n
sma_out_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sma_out_s1_in_a_read_cycle;$/;"	n
sma_out_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_in_a_read_cycle;$/;"	n
sma_out_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sma_out_s1_in_a_write_cycle;$/;"	n
sma_out_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_in_a_write_cycle;$/;"	n
sma_out_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sma_out_s1_master_qreq_vector;$/;"	n
sma_out_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_master_qreq_vector;$/;"	n
sma_out_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sma_out_s1_non_bursting_master_requests;$/;"	n
sma_out_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_non_bursting_master_requests;$/;"	n
sma_out_s1_readdata	DE2_115_SOPC.v	/^  input            sma_out_s1_readdata;$/;"	p
sma_out_s1_readdata	DE2_115_SOPC.v	/^  wire             sma_out_s1_readdata;$/;"	n
sma_out_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input            sma_out_s1_readdata;$/;"	p
sma_out_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_readdata;$/;"	n
sma_out_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input            sma_out_s1_readdata_from_sa;$/;"	p
sma_out_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output           sma_out_s1_readdata_from_sa;$/;"	p
sma_out_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire             sma_out_s1_readdata_from_sa;$/;"	n
sma_out_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sma_out_s1_readdata_from_sa;$/;"	p
sma_out_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sma_out_s1_readdata_from_sa;$/;"	p
sma_out_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_readdata_from_sa;$/;"	n
sma_out_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sma_out_s1_reg_firsttransfer;$/;"	r
sma_out_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sma_out_s1_reg_firsttransfer;$/;"	r
sma_out_s1_reset_n	DE2_115_SOPC.v	/^  output           sma_out_s1_reset_n;$/;"	p
sma_out_s1_reset_n	DE2_115_SOPC.v	/^  wire             sma_out_s1_reset_n;$/;"	n
sma_out_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sma_out_s1_reset_n;$/;"	p
sma_out_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_reset_n;$/;"	n
sma_out_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sma_out_s1_slavearbiterlockenable;$/;"	r
sma_out_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sma_out_s1_slavearbiterlockenable;$/;"	r
sma_out_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sma_out_s1_slavearbiterlockenable2;$/;"	n
sma_out_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_slavearbiterlockenable2;$/;"	n
sma_out_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sma_out_s1_unreg_firsttransfer;$/;"	n
sma_out_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_unreg_firsttransfer;$/;"	n
sma_out_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sma_out_s1_waits_for_read;$/;"	n
sma_out_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_waits_for_read;$/;"	n
sma_out_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sma_out_s1_waits_for_write;$/;"	n
sma_out_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_waits_for_write;$/;"	n
sma_out_s1_write_n	DE2_115_SOPC.v	/^  output           sma_out_s1_write_n;$/;"	p
sma_out_s1_write_n	DE2_115_SOPC.v	/^  wire             sma_out_s1_write_n;$/;"	n
sma_out_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sma_out_s1_write_n;$/;"	p
sma_out_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_write_n;$/;"	n
sma_out_s1_writedata	DE2_115_SOPC.v	/^  output           sma_out_s1_writedata;$/;"	p
sma_out_s1_writedata	DE2_115_SOPC.v	/^  wire             sma_out_s1_writedata;$/;"	n
sma_out_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output           sma_out_s1_writedata;$/;"	p
sma_out_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire             sma_out_s1_writedata;$/;"	n
snap_h_wr_strobe	timer.v	/^  wire             snap_h_wr_strobe;$/;"	n
snap_h_wr_strobe	verilog_copies/timer.v	/^  wire             snap_h_wr_strobe;$/;"	n
snap_l_wr_strobe	timer.v	/^  wire             snap_l_wr_strobe;$/;"	n
snap_l_wr_strobe	verilog_copies/timer.v	/^  wire             snap_l_wr_strobe;$/;"	n
snap_read_value	timer.v	/^  wire    [ 31: 0] snap_read_value;$/;"	n
snap_read_value	verilog_copies/timer.v	/^  wire    [ 31: 0] snap_read_value;$/;"	n
snap_strobe	timer.v	/^  wire             snap_strobe;$/;"	n
snap_strobe	verilog_copies/timer.v	/^  wire             snap_strobe;$/;"	n
source_rxd	rs232.v	/^  output           source_rxd;$/;"	p
source_rxd	rs232.v	/^  wire             source_rxd;$/;"	n
source_rxd	verilog_copies/rs232.v	/^  output           source_rxd;$/;"	p
source_rxd	verilog_copies/rs232.v	/^  wire             source_rxd;$/;"	n
sr	cpu_jtag_debug_module_sysclk.v	/^  input   [ 37: 0] sr;$/;"	p
sr	cpu_jtag_debug_module_tck.v	/^  output  [ 37: 0] sr;$/;"	p
sr	cpu_jtag_debug_module_tck.v	/^  reg     [ 37: 0] sr \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103,R101\\""  *\/;$/;"	r
sr	cpu_jtag_debug_module_wrapper.v	/^  wire    [ 37: 0] sr;$/;"	n
sr	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  input   [ 37: 0] sr;$/;"	p
sr	verilog_copies/cpu_jtag_debug_module_tck.v	/^  output  [ 37: 0] sr;$/;"	p
sr	verilog_copies/cpu_jtag_debug_module_tck.v	/^  reg     [ 37: 0] sr \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103,R101\\""  *\/;$/;"	r
sr	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire    [ 37: 0] sr;$/;"	n
sram	sram.v	/^module sram ($/;"	m
sram	verilog_copies/sram.v	/^module sram ($/;"	m
sram_avalon_slave_address	DE2_115_SOPC.v	/^  output  [ 19: 0] sram_avalon_slave_address;$/;"	p
sram_avalon_slave_address	DE2_115_SOPC.v	/^  wire    [ 19: 0] sram_avalon_slave_address;$/;"	n
sram_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output  [ 19: 0] sram_avalon_slave_address;$/;"	p
sram_avalon_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 19: 0] sram_avalon_slave_address;$/;"	n
sram_avalon_slave_allgrants	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_allgrants;$/;"	n
sram_avalon_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_allgrants;$/;"	n
sram_avalon_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_allow_new_arb_cycle;$/;"	n
sram_avalon_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_allow_new_arb_cycle;$/;"	n
sram_avalon_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_any_bursting_master_saved_grant;$/;"	n
sram_avalon_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_any_bursting_master_saved_grant;$/;"	n
sram_avalon_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_any_continuerequest;$/;"	n
sram_avalon_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_any_continuerequest;$/;"	n
sram_avalon_slave_arb_addend	DE2_115_SOPC.v	/^  reg     [  1: 0] sram_avalon_slave_arb_addend;$/;"	r
sram_avalon_slave_arb_addend	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] sram_avalon_slave_arb_addend;$/;"	r
sram_avalon_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_arb_counter_enable;$/;"	n
sram_avalon_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_arb_counter_enable;$/;"	n
sram_avalon_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] sram_avalon_slave_arb_share_counter;$/;"	r
sram_avalon_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] sram_avalon_slave_arb_share_counter;$/;"	r
sram_avalon_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] sram_avalon_slave_arb_share_counter_next_value;$/;"	n
sram_avalon_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sram_avalon_slave_arb_share_counter_next_value;$/;"	n
sram_avalon_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] sram_avalon_slave_arb_share_set_values;$/;"	n
sram_avalon_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] sram_avalon_slave_arb_share_set_values;$/;"	n
sram_avalon_slave_arb_winner	DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_arb_winner;$/;"	n
sram_avalon_slave_arb_winner	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_arb_winner;$/;"	n
sram_avalon_slave_arbitration_holdoff_internal	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_arbitration_holdoff_internal;$/;"	n
sram_avalon_slave_arbitration_holdoff_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_arbitration_holdoff_internal;$/;"	n
sram_avalon_slave_arbitrator	DE2_115_SOPC.v	/^module sram_avalon_slave_arbitrator ($/;"	m
sram_avalon_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sram_avalon_slave_arbitrator ($/;"	m
sram_avalon_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_beginbursttransfer_internal;$/;"	n
sram_avalon_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_beginbursttransfer_internal;$/;"	n
sram_avalon_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_begins_xfer;$/;"	n
sram_avalon_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_begins_xfer;$/;"	n
sram_avalon_slave_byteenable_n	DE2_115_SOPC.v	/^  output  [  1: 0] sram_avalon_slave_byteenable_n;$/;"	p
sram_avalon_slave_byteenable_n	DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_byteenable_n;$/;"	n
sram_avalon_slave_byteenable_n	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sram_avalon_slave_byteenable_n;$/;"	p
sram_avalon_slave_byteenable_n	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_byteenable_n;$/;"	n
sram_avalon_slave_chipselect_n	DE2_115_SOPC.v	/^  output           sram_avalon_slave_chipselect_n;$/;"	p
sram_avalon_slave_chipselect_n	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_chipselect_n;$/;"	n
sram_avalon_slave_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  output           sram_avalon_slave_chipselect_n;$/;"	p
sram_avalon_slave_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_chipselect_n;$/;"	n
sram_avalon_slave_chosen_master_double_vector	DE2_115_SOPC.v	/^  wire    [  3: 0] sram_avalon_slave_chosen_master_double_vector;$/;"	n
sram_avalon_slave_chosen_master_double_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] sram_avalon_slave_chosen_master_double_vector;$/;"	n
sram_avalon_slave_chosen_master_rot_left	DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_chosen_master_rot_left;$/;"	n
sram_avalon_slave_chosen_master_rot_left	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_chosen_master_rot_left;$/;"	n
sram_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_end_xfer;$/;"	n
sram_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_end_xfer;$/;"	n
sram_avalon_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_firsttransfer;$/;"	n
sram_avalon_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_firsttransfer;$/;"	n
sram_avalon_slave_grant_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_grant_vector;$/;"	n
sram_avalon_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_grant_vector;$/;"	n
sram_avalon_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_in_a_read_cycle;$/;"	n
sram_avalon_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_in_a_read_cycle;$/;"	n
sram_avalon_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_in_a_write_cycle;$/;"	n
sram_avalon_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_in_a_write_cycle;$/;"	n
sram_avalon_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_master_qreq_vector;$/;"	n
sram_avalon_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sram_avalon_slave_master_qreq_vector;$/;"	n
sram_avalon_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_non_bursting_master_requests;$/;"	n
sram_avalon_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_non_bursting_master_requests;$/;"	n
sram_avalon_slave_read_n	DE2_115_SOPC.v	/^  output           sram_avalon_slave_read_n;$/;"	p
sram_avalon_slave_read_n	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_read_n;$/;"	n
sram_avalon_slave_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           sram_avalon_slave_read_n;$/;"	p
sram_avalon_slave_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_read_n;$/;"	n
sram_avalon_slave_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] sram_avalon_slave_readdata;$/;"	p
sram_avalon_slave_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_readdata;$/;"	n
sram_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] sram_avalon_slave_readdata;$/;"	p
sram_avalon_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_readdata;$/;"	n
sram_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	p
sram_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	p
sram_avalon_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	n
sram_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	p
sram_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	p
sram_avalon_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_readdata_from_sa;$/;"	n
sram_avalon_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sram_avalon_slave_reg_firsttransfer;$/;"	r
sram_avalon_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sram_avalon_slave_reg_firsttransfer;$/;"	r
sram_avalon_slave_reset_n	DE2_115_SOPC.v	/^  output           sram_avalon_slave_reset_n;$/;"	p
sram_avalon_slave_reset_n	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_reset_n;$/;"	n
sram_avalon_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sram_avalon_slave_reset_n;$/;"	p
sram_avalon_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_reset_n;$/;"	n
sram_avalon_slave_saved_chosen_master_vector	DE2_115_SOPC.v	/^  reg     [  1: 0] sram_avalon_slave_saved_chosen_master_vector;$/;"	r
sram_avalon_slave_saved_chosen_master_vector	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] sram_avalon_slave_saved_chosen_master_vector;$/;"	r
sram_avalon_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sram_avalon_slave_slavearbiterlockenable;$/;"	r
sram_avalon_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sram_avalon_slave_slavearbiterlockenable;$/;"	r
sram_avalon_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_slavearbiterlockenable2;$/;"	n
sram_avalon_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_slavearbiterlockenable2;$/;"	n
sram_avalon_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_unreg_firsttransfer;$/;"	n
sram_avalon_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_unreg_firsttransfer;$/;"	n
sram_avalon_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_waits_for_read;$/;"	n
sram_avalon_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_waits_for_read;$/;"	n
sram_avalon_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_waits_for_write;$/;"	n
sram_avalon_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_waits_for_write;$/;"	n
sram_avalon_slave_write_n	DE2_115_SOPC.v	/^  output           sram_avalon_slave_write_n;$/;"	p
sram_avalon_slave_write_n	DE2_115_SOPC.v	/^  wire             sram_avalon_slave_write_n;$/;"	n
sram_avalon_slave_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sram_avalon_slave_write_n;$/;"	p
sram_avalon_slave_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sram_avalon_slave_write_n;$/;"	n
sram_avalon_slave_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] sram_avalon_slave_writedata;$/;"	p
sram_avalon_slave_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_writedata;$/;"	n
sram_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] sram_avalon_slave_writedata;$/;"	p
sram_avalon_slave_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] sram_avalon_slave_writedata;$/;"	n
st_ready_test_idle	cpu_jtag_debug_module_tck.v	/^  output           st_ready_test_idle;$/;"	p
st_ready_test_idle	cpu_jtag_debug_module_tck.v	/^  wire             st_ready_test_idle;$/;"	n
st_ready_test_idle	cpu_jtag_debug_module_wrapper.v	/^  output           st_ready_test_idle;$/;"	p
st_ready_test_idle	cpu_jtag_debug_module_wrapper.v	/^  wire             st_ready_test_idle;$/;"	n
st_ready_test_idle	verilog_copies/cpu_jtag_debug_module_tck.v	/^  output           st_ready_test_idle;$/;"	p
st_ready_test_idle	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             st_ready_test_idle;$/;"	n
st_ready_test_idle	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           st_ready_test_idle;$/;"	p
st_ready_test_idle	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             st_ready_test_idle;$/;"	n
stage_0	DE2_115_SOPC.v	/^  reg              stage_0;$/;"	r
stage_0	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_0;$/;"	r
stage_1	DE2_115_SOPC.v	/^  reg              stage_1;$/;"	r
stage_1	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_1;$/;"	r
stage_10	DE2_115_SOPC.v	/^  reg              stage_10;$/;"	r
stage_10	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_10;$/;"	r
stage_11	DE2_115_SOPC.v	/^  reg              stage_11;$/;"	r
stage_11	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_11;$/;"	r
stage_12	DE2_115_SOPC.v	/^  reg              stage_12;$/;"	r
stage_12	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_12;$/;"	r
stage_13	DE2_115_SOPC.v	/^  reg              stage_13;$/;"	r
stage_13	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_13;$/;"	r
stage_14	DE2_115_SOPC.v	/^  reg              stage_14;$/;"	r
stage_14	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_14;$/;"	r
stage_15	DE2_115_SOPC.v	/^  reg              stage_15;$/;"	r
stage_15	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_15;$/;"	r
stage_16	DE2_115_SOPC.v	/^  reg              stage_16;$/;"	r
stage_16	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_16;$/;"	r
stage_17	DE2_115_SOPC.v	/^  reg              stage_17;$/;"	r
stage_17	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_17;$/;"	r
stage_18	DE2_115_SOPC.v	/^  reg              stage_18;$/;"	r
stage_18	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_18;$/;"	r
stage_19	DE2_115_SOPC.v	/^  reg              stage_19;$/;"	r
stage_19	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_19;$/;"	r
stage_2	DE2_115_SOPC.v	/^  reg              stage_2;$/;"	r
stage_2	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_2;$/;"	r
stage_20	DE2_115_SOPC.v	/^  reg              stage_20;$/;"	r
stage_20	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_20;$/;"	r
stage_21	DE2_115_SOPC.v	/^  reg              stage_21;$/;"	r
stage_21	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_21;$/;"	r
stage_22	DE2_115_SOPC.v	/^  reg              stage_22;$/;"	r
stage_22	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_22;$/;"	r
stage_23	DE2_115_SOPC.v	/^  reg              stage_23;$/;"	r
stage_23	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_23;$/;"	r
stage_24	DE2_115_SOPC.v	/^  reg              stage_24;$/;"	r
stage_24	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_24;$/;"	r
stage_25	DE2_115_SOPC.v	/^  reg              stage_25;$/;"	r
stage_25	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_25;$/;"	r
stage_26	DE2_115_SOPC.v	/^  reg              stage_26;$/;"	r
stage_26	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_26;$/;"	r
stage_27	DE2_115_SOPC.v	/^  reg              stage_27;$/;"	r
stage_27	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_27;$/;"	r
stage_28	DE2_115_SOPC.v	/^  reg              stage_28;$/;"	r
stage_28	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_28;$/;"	r
stage_29	DE2_115_SOPC.v	/^  reg              stage_29;$/;"	r
stage_29	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_29;$/;"	r
stage_3	DE2_115_SOPC.v	/^  reg              stage_3;$/;"	r
stage_3	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_3;$/;"	r
stage_30	DE2_115_SOPC.v	/^  reg              stage_30;$/;"	r
stage_30	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_30;$/;"	r
stage_31	DE2_115_SOPC.v	/^  reg              stage_31;$/;"	r
stage_31	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_31;$/;"	r
stage_32	DE2_115_SOPC.v	/^  reg              stage_32;$/;"	r
stage_32	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_32;$/;"	r
stage_33	DE2_115_SOPC.v	/^  reg              stage_33;$/;"	r
stage_33	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_33;$/;"	r
stage_34	DE2_115_SOPC.v	/^  reg              stage_34;$/;"	r
stage_34	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_34;$/;"	r
stage_35	DE2_115_SOPC.v	/^  reg              stage_35;$/;"	r
stage_35	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_35;$/;"	r
stage_36	DE2_115_SOPC.v	/^  reg              stage_36;$/;"	r
stage_36	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_36;$/;"	r
stage_37	DE2_115_SOPC.v	/^  reg              stage_37;$/;"	r
stage_37	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_37;$/;"	r
stage_38	DE2_115_SOPC.v	/^  reg              stage_38;$/;"	r
stage_38	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_38;$/;"	r
stage_39	DE2_115_SOPC.v	/^  reg              stage_39;$/;"	r
stage_39	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_39;$/;"	r
stage_4	DE2_115_SOPC.v	/^  reg              stage_4;$/;"	r
stage_4	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_4;$/;"	r
stage_40	DE2_115_SOPC.v	/^  reg              stage_40;$/;"	r
stage_40	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_40;$/;"	r
stage_41	DE2_115_SOPC.v	/^  reg              stage_41;$/;"	r
stage_41	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_41;$/;"	r
stage_42	DE2_115_SOPC.v	/^  reg              stage_42;$/;"	r
stage_42	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_42;$/;"	r
stage_43	DE2_115_SOPC.v	/^  reg              stage_43;$/;"	r
stage_43	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_43;$/;"	r
stage_44	DE2_115_SOPC.v	/^  reg              stage_44;$/;"	r
stage_44	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_44;$/;"	r
stage_45	DE2_115_SOPC.v	/^  reg              stage_45;$/;"	r
stage_45	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_45;$/;"	r
stage_46	DE2_115_SOPC.v	/^  reg              stage_46;$/;"	r
stage_46	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_46;$/;"	r
stage_47	DE2_115_SOPC.v	/^  reg              stage_47;$/;"	r
stage_47	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_47;$/;"	r
stage_48	DE2_115_SOPC.v	/^  reg              stage_48;$/;"	r
stage_48	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_48;$/;"	r
stage_49	DE2_115_SOPC.v	/^  reg              stage_49;$/;"	r
stage_49	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_49;$/;"	r
stage_5	DE2_115_SOPC.v	/^  reg              stage_5;$/;"	r
stage_5	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_5;$/;"	r
stage_50	DE2_115_SOPC.v	/^  reg              stage_50;$/;"	r
stage_50	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_50;$/;"	r
stage_51	DE2_115_SOPC.v	/^  reg              stage_51;$/;"	r
stage_51	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_51;$/;"	r
stage_52	DE2_115_SOPC.v	/^  reg              stage_52;$/;"	r
stage_52	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_52;$/;"	r
stage_53	DE2_115_SOPC.v	/^  reg              stage_53;$/;"	r
stage_53	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_53;$/;"	r
stage_54	DE2_115_SOPC.v	/^  reg              stage_54;$/;"	r
stage_54	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_54;$/;"	r
stage_55	DE2_115_SOPC.v	/^  reg              stage_55;$/;"	r
stage_55	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_55;$/;"	r
stage_56	DE2_115_SOPC.v	/^  reg              stage_56;$/;"	r
stage_56	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_56;$/;"	r
stage_57	DE2_115_SOPC.v	/^  reg              stage_57;$/;"	r
stage_57	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_57;$/;"	r
stage_58	DE2_115_SOPC.v	/^  reg              stage_58;$/;"	r
stage_58	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_58;$/;"	r
stage_59	DE2_115_SOPC.v	/^  reg              stage_59;$/;"	r
stage_59	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_59;$/;"	r
stage_6	DE2_115_SOPC.v	/^  reg              stage_6;$/;"	r
stage_6	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_6;$/;"	r
stage_60	DE2_115_SOPC.v	/^  reg              stage_60;$/;"	r
stage_60	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_60;$/;"	r
stage_61	DE2_115_SOPC.v	/^  reg              stage_61;$/;"	r
stage_61	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_61;$/;"	r
stage_62	DE2_115_SOPC.v	/^  reg              stage_62;$/;"	r
stage_62	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_62;$/;"	r
stage_63	DE2_115_SOPC.v	/^  reg              stage_63;$/;"	r
stage_63	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_63;$/;"	r
stage_7	DE2_115_SOPC.v	/^  reg              stage_7;$/;"	r
stage_7	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_7;$/;"	r
stage_8	DE2_115_SOPC.v	/^  reg              stage_8;$/;"	r
stage_8	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_8;$/;"	r
stage_9	DE2_115_SOPC.v	/^  reg              stage_9;$/;"	r
stage_9	verilog_copies/DE2_115_SOPC.v	/^  reg              stage_9;$/;"	r
start_strobe	timer.v	/^  wire             start_strobe;$/;"	n
start_strobe	verilog_copies/timer.v	/^  wire             start_strobe;$/;"	n
status	software/DE2_115_NIOS_DEVICE_LED/usb_irq.c	/^alt_irq_context status;$/;"	v
status_reg	rs232.v	/^  wire    [ 12: 0] status_reg;$/;"	n
status_reg	verilog_copies/rs232.v	/^  wire    [ 12: 0] status_reg;$/;"	n
status_wr_strobe	rs232.v	/^  input            status_wr_strobe;$/;"	p
status_wr_strobe	rs232.v	/^  output           status_wr_strobe;$/;"	p
status_wr_strobe	rs232.v	/^  wire             status_wr_strobe;$/;"	n
status_wr_strobe	timer.v	/^  wire             status_wr_strobe;$/;"	n
status_wr_strobe	verilog_copies/rs232.v	/^  input            status_wr_strobe;$/;"	p
status_wr_strobe	verilog_copies/rs232.v	/^  output           status_wr_strobe;$/;"	p
status_wr_strobe	verilog_copies/rs232.v	/^  wire             status_wr_strobe;$/;"	n
status_wr_strobe	verilog_copies/timer.v	/^  wire             status_wr_strobe;$/;"	n
stim_data	rs232.v	/^  wire    [  7: 0] stim_data;$/;"	n
stim_data	verilog_copies/rs232.v	/^  wire    [  7: 0] stim_data;$/;"	n
stop_bit	rs232.v	/^  wire             stop_bit;$/;"	n
stop_bit	verilog_copies/rs232.v	/^  wire             stop_bit;$/;"	n
stop_strobe	timer.v	/^  wire             stop_strobe;$/;"	n
stop_strobe	verilog_copies/timer.v	/^  wire             stop_strobe;$/;"	n
strConfiguration	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_CONFIGURATION_DESCRIPTOR  strConfiguration =$/;"	v
strInterface	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_INTERFACE_DESCRIPTOR  strInterface =$/;"	v
strLanguage	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_LANGUAGE_DESCRIPTOR  strLanguage =$/;"	v
strManufacturer	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_MANUFACTURER_DESCRIPTOR  strManufacturer =$/;"	v
strProduct	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_PRODUCT_DESCRIPTOR  strProduct =$/;"	v
strSerialNum	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.c	/^USB_STRING_SERIALNUMBER_DESCRIPTOR  strSerialNum =$/;"	v
strobe	jtag_uart.v	/^  input            strobe;$/;"	p
strobe	rs232.v	/^  input            strobe;$/;"	p
strobe	verilog_copies/jtag_uart.v	/^  input            strobe;$/;"	p
strobe	verilog_copies/rs232.v	/^  input            strobe;$/;"	p
sub_wire0	altpllpll_0.v	/^	wire [4:0] sub_wire0;$/;"	n
sub_wire0	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	verilog_copies/altpllpll_0.v	/^	wire [4:0] sub_wire0;$/;"	n
sub_wire1	altpllpll_0.v	/^	wire [0:0] sub_wire1 = sub_wire0[0:0];$/;"	n
sub_wire1	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire  sub_wire1;$/;"	n
sub_wire1	verilog_copies/altpllpll_0.v	/^	wire [0:0] sub_wire1 = sub_wire0[0:0];$/;"	n
sub_wire2	altpllpll_0.v	/^	wire [1:1] sub_wire2 = sub_wire0[1:1];$/;"	n
sub_wire2	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire [31:0] sub_wire2;$/;"	n
sub_wire2	verilog_copies/altpllpll_0.v	/^	wire [1:1] sub_wire2 = sub_wire0[1:1];$/;"	n
sub_wire3	altpllpll_0.v	/^	wire [2:2] sub_wire3 = sub_wire0[2:2];$/;"	n
sub_wire3	verilog_copies/altpllpll_0.v	/^	wire [2:2] sub_wire3 = sub_wire0[2:2];$/;"	n
sub_wire4	altpllpll_0.v	/^	wire [3:3] sub_wire4 = sub_wire0[3:3];$/;"	n
sub_wire4	verilog_copies/altpllpll_0.v	/^	wire [3:3] sub_wire4 = sub_wire0[3:3];$/;"	n
sub_wire5	altpllpll_0.v	/^	wire [4:4] sub_wire5 = sub_wire0[4:4];$/;"	n
sub_wire5	verilog_copies/altpllpll_0.v	/^	wire [4:4] sub_wire5 = sub_wire0[4:4];$/;"	n
sub_wire6	altpllpll_0.v	/^	wire  sub_wire6 = inclk0;$/;"	n
sub_wire6	altpllpll_0.v	/^	wire [1:0] sub_wire7 = {sub_wire8, sub_wire6};$/;"	n
sub_wire6	verilog_copies/altpllpll_0.v	/^	wire  sub_wire6 = inclk0;$/;"	n
sub_wire6	verilog_copies/altpllpll_0.v	/^	wire [1:0] sub_wire7 = {sub_wire8, sub_wire6};$/;"	n
sub_wire7	altpllpll_0.v	/^	wire [1:0] sub_wire7 = {sub_wire8, sub_wire6};$/;"	n
sub_wire7	verilog_copies/altpllpll_0.v	/^	wire [1:0] sub_wire7 = {sub_wire8, sub_wire6};$/;"	n
sub_wire8	altpllpll_0.v	/^	wire [0:0] sub_wire8 = 1'h0;$/;"	n
sub_wire8	verilog_copies/altpllpll_0.v	/^	wire [0:0] sub_wire8 = 1'h0;$/;"	n
suspend	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^    IRQL_1 UCHAR         suspend             : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
suspend_change	software/DE2_115_NIOS_DEVICE_LED/MAINLOOP.c	/^void suspend_change(void)$/;"	f
sw	sw.v	/^module sw ($/;"	m
sw	verilog_copies/sw.v	/^module sw ($/;"	m
sw_s1_address	DE2_115_SOPC.v	/^  output  [  1: 0] sw_s1_address;$/;"	p
sw_s1_address	DE2_115_SOPC.v	/^  wire    [  1: 0] sw_s1_address;$/;"	n
sw_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] sw_s1_address;$/;"	p
sw_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] sw_s1_address;$/;"	n
sw_s1_allgrants	DE2_115_SOPC.v	/^  wire             sw_s1_allgrants;$/;"	n
sw_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_allgrants;$/;"	n
sw_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sw_s1_allow_new_arb_cycle;$/;"	n
sw_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_allow_new_arb_cycle;$/;"	n
sw_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sw_s1_any_bursting_master_saved_grant;$/;"	n
sw_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_any_bursting_master_saved_grant;$/;"	n
sw_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             sw_s1_any_continuerequest;$/;"	n
sw_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_any_continuerequest;$/;"	n
sw_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sw_s1_arb_counter_enable;$/;"	n
sw_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_arb_counter_enable;$/;"	n
sw_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              sw_s1_arb_share_counter;$/;"	r
sw_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sw_s1_arb_share_counter;$/;"	r
sw_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sw_s1_arb_share_counter_next_value;$/;"	n
sw_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_arb_share_counter_next_value;$/;"	n
sw_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sw_s1_arb_share_set_values;$/;"	n
sw_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_arb_share_set_values;$/;"	n
sw_s1_arbitrator	DE2_115_SOPC.v	/^module sw_s1_arbitrator ($/;"	m
sw_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sw_s1_arbitrator ($/;"	m
sw_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sw_s1_beginbursttransfer_internal;$/;"	n
sw_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_beginbursttransfer_internal;$/;"	n
sw_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             sw_s1_begins_xfer;$/;"	n
sw_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_begins_xfer;$/;"	n
sw_s1_chipselect	DE2_115_SOPC.v	/^  output           sw_s1_chipselect;$/;"	p
sw_s1_chipselect	DE2_115_SOPC.v	/^  wire             sw_s1_chipselect;$/;"	n
sw_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           sw_s1_chipselect;$/;"	p
sw_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_chipselect;$/;"	n
sw_s1_end_xfer	DE2_115_SOPC.v	/^  wire             sw_s1_end_xfer;$/;"	n
sw_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_end_xfer;$/;"	n
sw_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             sw_s1_firsttransfer;$/;"	n
sw_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_firsttransfer;$/;"	n
sw_s1_grant_vector	DE2_115_SOPC.v	/^  wire             sw_s1_grant_vector;$/;"	n
sw_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_grant_vector;$/;"	n
sw_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sw_s1_in_a_read_cycle;$/;"	n
sw_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_in_a_read_cycle;$/;"	n
sw_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sw_s1_in_a_write_cycle;$/;"	n
sw_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_in_a_write_cycle;$/;"	n
sw_s1_irq	DE2_115_SOPC.v	/^  input            sw_s1_irq;$/;"	p
sw_s1_irq	DE2_115_SOPC.v	/^  wire             sw_s1_irq;$/;"	n
sw_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  input            sw_s1_irq;$/;"	p
sw_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_irq;$/;"	n
sw_s1_irq_from_sa	DE2_115_SOPC.v	/^  input            sw_s1_irq_from_sa;$/;"	p
sw_s1_irq_from_sa	DE2_115_SOPC.v	/^  output           sw_s1_irq_from_sa;$/;"	p
sw_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             sw_s1_irq_from_sa;$/;"	n
sw_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            sw_s1_irq_from_sa;$/;"	p
sw_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           sw_s1_irq_from_sa;$/;"	p
sw_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_irq_from_sa;$/;"	n
sw_s1_irq_from_sa_clock_crossing_cpu_data_master_module	DE2_115_SOPC.v	/^module sw_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
sw_s1_irq_from_sa_clock_crossing_cpu_data_master_module	verilog_copies/DE2_115_SOPC.v	/^module sw_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
sw_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sw_s1_master_qreq_vector;$/;"	n
sw_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_master_qreq_vector;$/;"	n
sw_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sw_s1_non_bursting_master_requests;$/;"	n
sw_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_non_bursting_master_requests;$/;"	n
sw_s1_readdata	DE2_115_SOPC.v	/^  input   [ 17: 0] sw_s1_readdata;$/;"	p
sw_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_readdata;$/;"	n
sw_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 17: 0] sw_s1_readdata;$/;"	p
sw_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_readdata;$/;"	n
sw_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 17: 0] sw_s1_readdata_from_sa;$/;"	p
sw_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 17: 0] sw_s1_readdata_from_sa;$/;"	p
sw_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_readdata_from_sa;$/;"	n
sw_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 17: 0] sw_s1_readdata_from_sa;$/;"	p
sw_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 17: 0] sw_s1_readdata_from_sa;$/;"	p
sw_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_readdata_from_sa;$/;"	n
sw_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sw_s1_reg_firsttransfer;$/;"	r
sw_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sw_s1_reg_firsttransfer;$/;"	r
sw_s1_reset_n	DE2_115_SOPC.v	/^  output           sw_s1_reset_n;$/;"	p
sw_s1_reset_n	DE2_115_SOPC.v	/^  wire             sw_s1_reset_n;$/;"	n
sw_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sw_s1_reset_n;$/;"	p
sw_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_reset_n;$/;"	n
sw_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sw_s1_slavearbiterlockenable;$/;"	r
sw_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sw_s1_slavearbiterlockenable;$/;"	r
sw_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sw_s1_slavearbiterlockenable2;$/;"	n
sw_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_slavearbiterlockenable2;$/;"	n
sw_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sw_s1_unreg_firsttransfer;$/;"	n
sw_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_unreg_firsttransfer;$/;"	n
sw_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             sw_s1_waits_for_read;$/;"	n
sw_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_waits_for_read;$/;"	n
sw_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             sw_s1_waits_for_write;$/;"	n
sw_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_waits_for_write;$/;"	n
sw_s1_write_n	DE2_115_SOPC.v	/^  output           sw_s1_write_n;$/;"	p
sw_s1_write_n	DE2_115_SOPC.v	/^  wire             sw_s1_write_n;$/;"	n
sw_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           sw_s1_write_n;$/;"	p
sw_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sw_s1_write_n;$/;"	n
sw_s1_writedata	DE2_115_SOPC.v	/^  output  [ 17: 0] sw_s1_writedata;$/;"	p
sw_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_writedata;$/;"	n
sw_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 17: 0] sw_s1_writedata;$/;"	p
sw_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 17: 0] sw_s1_writedata;$/;"	n
sync2_udr	cpu_jtag_debug_module_sysclk.v	/^  reg              sync2_udr \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
sync2_udr	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg              sync2_udr \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
sync2_uir	cpu_jtag_debug_module_sysclk.v	/^  reg              sync2_uir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
sync2_uir	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg              sync2_uir \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
sync_reset	DE2_115_SOPC.v	/^  input            sync_reset;$/;"	p
sync_reset	verilog_copies/DE2_115_SOPC.v	/^  input            sync_reset;$/;"	p
sync_rxd	rs232.v	/^  wire             sync_rxd;$/;"	n
sync_rxd	verilog_copies/rs232.v	/^  wire             sync_rxd;$/;"	n
sync_udr	cpu_jtag_debug_module_sysclk.v	/^  wire             sync_udr;$/;"	n
sync_udr	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             sync_udr;$/;"	n
sync_uir	cpu_jtag_debug_module_sysclk.v	/^  wire             sync_uir;$/;"	n
sync_uir	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             sync_uir;$/;"	n
sysid	sysid.v	/^module sysid ($/;"	m
sysid	verilog_copies/sysid.v	/^module sysid ($/;"	m
sysid_control_slave_address	DE2_115_SOPC.v	/^  output           sysid_control_slave_address;$/;"	p
sysid_control_slave_address	DE2_115_SOPC.v	/^  wire             sysid_control_slave_address;$/;"	n
sysid_control_slave_address	verilog_copies/DE2_115_SOPC.v	/^  output           sysid_control_slave_address;$/;"	p
sysid_control_slave_address	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_address;$/;"	n
sysid_control_slave_allgrants	DE2_115_SOPC.v	/^  wire             sysid_control_slave_allgrants;$/;"	n
sysid_control_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_allgrants;$/;"	n
sysid_control_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             sysid_control_slave_allow_new_arb_cycle;$/;"	n
sysid_control_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_allow_new_arb_cycle;$/;"	n
sysid_control_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             sysid_control_slave_any_bursting_master_saved_grant;$/;"	n
sysid_control_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_any_bursting_master_saved_grant;$/;"	n
sysid_control_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             sysid_control_slave_any_continuerequest;$/;"	n
sysid_control_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_any_continuerequest;$/;"	n
sysid_control_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_counter_enable;$/;"	n
sysid_control_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_counter_enable;$/;"	n
sysid_control_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg              sysid_control_slave_arb_share_counter;$/;"	r
sysid_control_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              sysid_control_slave_arb_share_counter;$/;"	r
sysid_control_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_share_counter_next_value;$/;"	n
sysid_control_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_share_counter_next_value;$/;"	n
sysid_control_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_share_set_values;$/;"	n
sysid_control_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_arb_share_set_values;$/;"	n
sysid_control_slave_arbitrator	DE2_115_SOPC.v	/^module sysid_control_slave_arbitrator ($/;"	m
sysid_control_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module sysid_control_slave_arbitrator ($/;"	m
sysid_control_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             sysid_control_slave_beginbursttransfer_internal;$/;"	n
sysid_control_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_beginbursttransfer_internal;$/;"	n
sysid_control_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             sysid_control_slave_begins_xfer;$/;"	n
sysid_control_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_begins_xfer;$/;"	n
sysid_control_slave_clock	DE2_115_SOPC.v	/^  wire             sysid_control_slave_clock;$/;"	n
sysid_control_slave_clock	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_clock;$/;"	n
sysid_control_slave_end_xfer	DE2_115_SOPC.v	/^  wire             sysid_control_slave_end_xfer;$/;"	n
sysid_control_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_end_xfer;$/;"	n
sysid_control_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             sysid_control_slave_firsttransfer;$/;"	n
sysid_control_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_firsttransfer;$/;"	n
sysid_control_slave_grant_vector	DE2_115_SOPC.v	/^  wire             sysid_control_slave_grant_vector;$/;"	n
sysid_control_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_grant_vector;$/;"	n
sysid_control_slave_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             sysid_control_slave_in_a_read_cycle;$/;"	n
sysid_control_slave_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_in_a_read_cycle;$/;"	n
sysid_control_slave_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             sysid_control_slave_in_a_write_cycle;$/;"	n
sysid_control_slave_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_in_a_write_cycle;$/;"	n
sysid_control_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire             sysid_control_slave_master_qreq_vector;$/;"	n
sysid_control_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_master_qreq_vector;$/;"	n
sysid_control_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             sysid_control_slave_non_bursting_master_requests;$/;"	n
sysid_control_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_non_bursting_master_requests;$/;"	n
sysid_control_slave_readdata	DE2_115_SOPC.v	/^  input   [ 31: 0] sysid_control_slave_readdata;$/;"	p
sysid_control_slave_readdata	DE2_115_SOPC.v	/^  wire    [ 31: 0] sysid_control_slave_readdata;$/;"	n
sysid_control_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] sysid_control_slave_readdata;$/;"	p
sysid_control_slave_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] sysid_control_slave_readdata;$/;"	n
sysid_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	p
sysid_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	p
sysid_control_slave_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	n
sysid_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	p
sysid_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	p
sysid_control_slave_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] sysid_control_slave_readdata_from_sa;$/;"	n
sysid_control_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              sysid_control_slave_reg_firsttransfer;$/;"	r
sysid_control_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              sysid_control_slave_reg_firsttransfer;$/;"	r
sysid_control_slave_reset_n	DE2_115_SOPC.v	/^  output           sysid_control_slave_reset_n;$/;"	p
sysid_control_slave_reset_n	DE2_115_SOPC.v	/^  wire             sysid_control_slave_reset_n;$/;"	n
sysid_control_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           sysid_control_slave_reset_n;$/;"	p
sysid_control_slave_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_reset_n;$/;"	n
sysid_control_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              sysid_control_slave_slavearbiterlockenable;$/;"	r
sysid_control_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              sysid_control_slave_slavearbiterlockenable;$/;"	r
sysid_control_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             sysid_control_slave_slavearbiterlockenable2;$/;"	n
sysid_control_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_slavearbiterlockenable2;$/;"	n
sysid_control_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             sysid_control_slave_unreg_firsttransfer;$/;"	n
sysid_control_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_unreg_firsttransfer;$/;"	n
sysid_control_slave_waits_for_read	DE2_115_SOPC.v	/^  wire             sysid_control_slave_waits_for_read;$/;"	n
sysid_control_slave_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_waits_for_read;$/;"	n
sysid_control_slave_waits_for_write	DE2_115_SOPC.v	/^  wire             sysid_control_slave_waits_for_write;$/;"	n
sysid_control_slave_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             sysid_control_slave_waits_for_write;$/;"	n
szMap	software/DE2_115_NIOS_DEVICE_LED/SEG7.c	/^static    unsigned char szMap[] = {$/;"	v	file:
t_dat	jtag_uart.v	/^  input   [  7: 0] t_dat;$/;"	p
t_dat	jtag_uart.v	/^  wire    [  7: 0] t_dat;$/;"	n
t_dat	verilog_copies/jtag_uart.v	/^  input   [  7: 0] t_dat;$/;"	p
t_dat	verilog_copies/jtag_uart.v	/^  wire    [  7: 0] t_dat;$/;"	n
t_dav	jtag_uart.v	/^  reg              t_dav;$/;"	r
t_dav	verilog_copies/jtag_uart.v	/^  reg              t_dav;$/;"	r
t_ena	jtag_uart.v	/^  wire             t_ena;$/;"	n
t_ena	verilog_copies/jtag_uart.v	/^  wire             t_ena;$/;"	n
t_pause	jtag_uart.v	/^  wire             t_pause;$/;"	n
t_pause	verilog_copies/jtag_uart.v	/^  wire             t_pause;$/;"	n
take_action_break_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_a;$/;"	p
take_action_break_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_a;$/;"	n
take_action_break_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_a;$/;"	p
take_action_break_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_a;$/;"	n
take_action_break_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_a;$/;"	p
take_action_break_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_a;$/;"	n
take_action_break_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_a;$/;"	p
take_action_break_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_a;$/;"	n
take_action_break_b	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_b;$/;"	p
take_action_break_b	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_b;$/;"	n
take_action_break_b	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_b;$/;"	p
take_action_break_b	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_b;$/;"	n
take_action_break_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_b;$/;"	p
take_action_break_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_b;$/;"	n
take_action_break_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_b;$/;"	p
take_action_break_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_b;$/;"	n
take_action_break_c	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_c;$/;"	p
take_action_break_c	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_c;$/;"	n
take_action_break_c	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_c;$/;"	p
take_action_break_c	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_c;$/;"	n
take_action_break_c	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_break_c;$/;"	p
take_action_break_c	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_break_c;$/;"	n
take_action_break_c	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_break_c;$/;"	p
take_action_break_c	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_break_c;$/;"	n
take_action_ocimem_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_ocimem_a;$/;"	p
take_action_ocimem_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_ocimem_a;$/;"	n
take_action_ocimem_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_ocimem_a;$/;"	p
take_action_ocimem_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_ocimem_a;$/;"	n
take_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_ocimem_a;$/;"	p
take_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_ocimem_a;$/;"	n
take_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_ocimem_a;$/;"	p
take_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_ocimem_a;$/;"	n
take_action_ocimem_b	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_ocimem_b;$/;"	p
take_action_ocimem_b	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_ocimem_b;$/;"	n
take_action_ocimem_b	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_ocimem_b;$/;"	p
take_action_ocimem_b	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_ocimem_b;$/;"	n
take_action_ocimem_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_ocimem_b;$/;"	p
take_action_ocimem_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_ocimem_b;$/;"	n
take_action_ocimem_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_ocimem_b;$/;"	p
take_action_ocimem_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_ocimem_b;$/;"	n
take_action_tracectrl	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracectrl;$/;"	p
take_action_tracectrl	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracectrl;$/;"	n
take_action_tracectrl	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracectrl;$/;"	p
take_action_tracectrl	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracectrl;$/;"	n
take_action_tracectrl	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracectrl;$/;"	p
take_action_tracectrl	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracectrl;$/;"	n
take_action_tracectrl	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracectrl;$/;"	p
take_action_tracectrl	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracectrl;$/;"	n
take_action_tracemem_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracemem_a;$/;"	p
take_action_tracemem_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracemem_a;$/;"	n
take_action_tracemem_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracemem_a;$/;"	p
take_action_tracemem_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracemem_a;$/;"	n
take_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracemem_a;$/;"	p
take_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracemem_a;$/;"	n
take_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracemem_a;$/;"	p
take_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracemem_a;$/;"	n
take_action_tracemem_b	cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracemem_b;$/;"	p
take_action_tracemem_b	cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracemem_b;$/;"	n
take_action_tracemem_b	cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracemem_b;$/;"	p
take_action_tracemem_b	cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracemem_b;$/;"	n
take_action_tracemem_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_action_tracemem_b;$/;"	p
take_action_tracemem_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_action_tracemem_b;$/;"	n
take_action_tracemem_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_action_tracemem_b;$/;"	p
take_action_tracemem_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_action_tracemem_b;$/;"	n
take_no_action_break_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_a;$/;"	p
take_no_action_break_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_a;$/;"	n
take_no_action_break_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_a;$/;"	p
take_no_action_break_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_a;$/;"	n
take_no_action_break_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_a;$/;"	p
take_no_action_break_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_a;$/;"	n
take_no_action_break_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_a;$/;"	p
take_no_action_break_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_a;$/;"	n
take_no_action_break_b	cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_b;$/;"	p
take_no_action_break_b	cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_b;$/;"	n
take_no_action_break_b	cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_b;$/;"	p
take_no_action_break_b	cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_b;$/;"	n
take_no_action_break_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_b;$/;"	p
take_no_action_break_b	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_b;$/;"	n
take_no_action_break_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_b;$/;"	p
take_no_action_break_b	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_b;$/;"	n
take_no_action_break_c	cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_c;$/;"	p
take_no_action_break_c	cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_c;$/;"	n
take_no_action_break_c	cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_c;$/;"	p
take_no_action_break_c	cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_c;$/;"	n
take_no_action_break_c	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_break_c;$/;"	p
take_no_action_break_c	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_break_c;$/;"	n
take_no_action_break_c	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_break_c;$/;"	p
take_no_action_break_c	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_break_c;$/;"	n
take_no_action_ocimem_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_ocimem_a;$/;"	p
take_no_action_ocimem_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_ocimem_a;$/;"	n
take_no_action_ocimem_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_ocimem_a;$/;"	p
take_no_action_ocimem_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_ocimem_a;$/;"	n
take_no_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_ocimem_a;$/;"	p
take_no_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_ocimem_a;$/;"	n
take_no_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_ocimem_a;$/;"	p
take_no_action_ocimem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_ocimem_a;$/;"	n
take_no_action_tracemem_a	cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_tracemem_a;$/;"	p
take_no_action_tracemem_a	cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_tracemem_a;$/;"	n
take_no_action_tracemem_a	cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_tracemem_a;$/;"	p
take_no_action_tracemem_a	cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_tracemem_a;$/;"	n
take_no_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  output           take_no_action_tracemem_a;$/;"	p
take_no_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             take_no_action_tracemem_a;$/;"	n
take_no_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  output           take_no_action_tracemem_a;$/;"	p
take_no_action_tracemem_a	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             take_no_action_tracemem_a;$/;"	n
tck	cpu_jtag_debug_module_tck.v	/^  input            tck;$/;"	p
tck	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            tck;$/;"	p
tdi	cpu_jtag_debug_module_tck.v	/^  input            tdi;$/;"	p
tdi	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            tdi;$/;"	p
tdo	cpu_jtag_debug_module_tck.v	/^  output           tdo;$/;"	p
tdo	cpu_jtag_debug_module_tck.v	/^  wire             tdo;$/;"	n
tdo	verilog_copies/cpu_jtag_debug_module_tck.v	/^  output           tdo;$/;"	p
tdo	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             tdo;$/;"	n
test_addr	sdram_test_component.v	/^  wire    [ 24: 0] test_addr;$/;"	n
test_addr	verilog_copies/sdram_test_component.v	/^  wire    [ 24: 0] test_addr;$/;"	n
test_bench	DE2_115_SOPC.v	/^module test_bench $/;"	m
test_bench	verilog_copies/DE2_115_SOPC.v	/^module test_bench $/;"	m
test_ending	cpu_oci_test_bench.v	/^  input            test_ending;$/;"	p
test_ending	verilog_copies/cpu_oci_test_bench.v	/^  input            test_ending;$/;"	p
test_has_ended	cpu_oci_test_bench.v	/^  input            test_has_ended;$/;"	p
test_has_ended	cpu_test_bench.v	/^  output           test_has_ended;$/;"	p
test_has_ended	cpu_test_bench.v	/^  wire             test_has_ended;$/;"	n
test_has_ended	verilog_copies/cpu_oci_test_bench.v	/^  input            test_has_ended;$/;"	p
test_has_ended	verilog_copies/cpu_test_bench.v	/^  output           test_has_ended;$/;"	p
test_has_ended	verilog_copies/cpu_test_bench.v	/^  wire             test_has_ended;$/;"	n
text_handle	jtag_uart.v	/^   reg [31:0] text_handle; \/\/ for $fopen$/;"	r
text_handle	rs232.v	/^   reg [31:0] text_handle; \/\/ for $fopen$/;"	r
text_handle	verilog_copies/jtag_uart.v	/^   reg [31:0] text_handle; \/\/ for $fopen$/;"	r
text_handle	verilog_copies/rs232.v	/^   reg [31:0] text_handle; \/\/ for $fopen$/;"	r
time_to_write	DE2_115_SOPC.v	/^  wire             time_to_write;$/;"	n
time_to_write	verilog_copies/DE2_115_SOPC.v	/^  wire             time_to_write;$/;"	n
timeout_event	timer.v	/^  wire             timeout_event;$/;"	n
timeout_event	verilog_copies/timer.v	/^  wire             timeout_event;$/;"	n
timeout_occurred	timer.v	/^  reg              timeout_occurred;$/;"	r
timeout_occurred	verilog_copies/timer.v	/^  reg              timeout_occurred;$/;"	r
timer	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR      timer               : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
timer	timer.v	/^module timer ($/;"	m
timer	verilog_copies/timer.v	/^module timer ($/;"	m
timer_s1_address	DE2_115_SOPC.v	/^  output  [  2: 0] timer_s1_address;$/;"	p
timer_s1_address	DE2_115_SOPC.v	/^  wire    [  2: 0] timer_s1_address;$/;"	n
timer_s1_address	verilog_copies/DE2_115_SOPC.v	/^  output  [  2: 0] timer_s1_address;$/;"	p
timer_s1_address	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] timer_s1_address;$/;"	n
timer_s1_allgrants	DE2_115_SOPC.v	/^  wire             timer_s1_allgrants;$/;"	n
timer_s1_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_allgrants;$/;"	n
timer_s1_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             timer_s1_allow_new_arb_cycle;$/;"	n
timer_s1_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_allow_new_arb_cycle;$/;"	n
timer_s1_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             timer_s1_any_bursting_master_saved_grant;$/;"	n
timer_s1_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_any_bursting_master_saved_grant;$/;"	n
timer_s1_any_continuerequest	DE2_115_SOPC.v	/^  wire             timer_s1_any_continuerequest;$/;"	n
timer_s1_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_any_continuerequest;$/;"	n
timer_s1_arb_counter_enable	DE2_115_SOPC.v	/^  wire             timer_s1_arb_counter_enable;$/;"	n
timer_s1_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_arb_counter_enable;$/;"	n
timer_s1_arb_share_counter	DE2_115_SOPC.v	/^  reg              timer_s1_arb_share_counter;$/;"	r
timer_s1_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg              timer_s1_arb_share_counter;$/;"	r
timer_s1_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire             timer_s1_arb_share_counter_next_value;$/;"	n
timer_s1_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_arb_share_counter_next_value;$/;"	n
timer_s1_arb_share_set_values	DE2_115_SOPC.v	/^  wire             timer_s1_arb_share_set_values;$/;"	n
timer_s1_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_arb_share_set_values;$/;"	n
timer_s1_arbitrator	DE2_115_SOPC.v	/^module timer_s1_arbitrator ($/;"	m
timer_s1_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module timer_s1_arbitrator ($/;"	m
timer_s1_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             timer_s1_beginbursttransfer_internal;$/;"	n
timer_s1_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_beginbursttransfer_internal;$/;"	n
timer_s1_begins_xfer	DE2_115_SOPC.v	/^  wire             timer_s1_begins_xfer;$/;"	n
timer_s1_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_begins_xfer;$/;"	n
timer_s1_chipselect	DE2_115_SOPC.v	/^  output           timer_s1_chipselect;$/;"	p
timer_s1_chipselect	DE2_115_SOPC.v	/^  wire             timer_s1_chipselect;$/;"	n
timer_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  output           timer_s1_chipselect;$/;"	p
timer_s1_chipselect	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_chipselect;$/;"	n
timer_s1_end_xfer	DE2_115_SOPC.v	/^  wire             timer_s1_end_xfer;$/;"	n
timer_s1_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_end_xfer;$/;"	n
timer_s1_firsttransfer	DE2_115_SOPC.v	/^  wire             timer_s1_firsttransfer;$/;"	n
timer_s1_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_firsttransfer;$/;"	n
timer_s1_grant_vector	DE2_115_SOPC.v	/^  wire             timer_s1_grant_vector;$/;"	n
timer_s1_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_grant_vector;$/;"	n
timer_s1_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             timer_s1_in_a_read_cycle;$/;"	n
timer_s1_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_in_a_read_cycle;$/;"	n
timer_s1_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             timer_s1_in_a_write_cycle;$/;"	n
timer_s1_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_in_a_write_cycle;$/;"	n
timer_s1_irq	DE2_115_SOPC.v	/^  input            timer_s1_irq;$/;"	p
timer_s1_irq	DE2_115_SOPC.v	/^  wire             timer_s1_irq;$/;"	n
timer_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  input            timer_s1_irq;$/;"	p
timer_s1_irq	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_irq;$/;"	n
timer_s1_irq_from_sa	DE2_115_SOPC.v	/^  input            timer_s1_irq_from_sa;$/;"	p
timer_s1_irq_from_sa	DE2_115_SOPC.v	/^  output           timer_s1_irq_from_sa;$/;"	p
timer_s1_irq_from_sa	DE2_115_SOPC.v	/^  wire             timer_s1_irq_from_sa;$/;"	n
timer_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            timer_s1_irq_from_sa;$/;"	p
timer_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           timer_s1_irq_from_sa;$/;"	p
timer_s1_irq_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_irq_from_sa;$/;"	n
timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module	DE2_115_SOPC.v	/^module timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module	verilog_copies/DE2_115_SOPC.v	/^module timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module ($/;"	m
timer_s1_master_qreq_vector	DE2_115_SOPC.v	/^  wire             timer_s1_master_qreq_vector;$/;"	n
timer_s1_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_master_qreq_vector;$/;"	n
timer_s1_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             timer_s1_non_bursting_master_requests;$/;"	n
timer_s1_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_non_bursting_master_requests;$/;"	n
timer_s1_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] timer_s1_readdata;$/;"	p
timer_s1_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_readdata;$/;"	n
timer_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] timer_s1_readdata;$/;"	p
timer_s1_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_readdata;$/;"	n
timer_s1_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] timer_s1_readdata_from_sa;$/;"	p
timer_s1_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] timer_s1_readdata_from_sa;$/;"	p
timer_s1_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_readdata_from_sa;$/;"	n
timer_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] timer_s1_readdata_from_sa;$/;"	p
timer_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] timer_s1_readdata_from_sa;$/;"	p
timer_s1_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_readdata_from_sa;$/;"	n
timer_s1_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              timer_s1_reg_firsttransfer;$/;"	r
timer_s1_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              timer_s1_reg_firsttransfer;$/;"	r
timer_s1_reset_n	DE2_115_SOPC.v	/^  output           timer_s1_reset_n;$/;"	p
timer_s1_reset_n	DE2_115_SOPC.v	/^  wire             timer_s1_reset_n;$/;"	n
timer_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           timer_s1_reset_n;$/;"	p
timer_s1_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_reset_n;$/;"	n
timer_s1_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              timer_s1_slavearbiterlockenable;$/;"	r
timer_s1_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              timer_s1_slavearbiterlockenable;$/;"	r
timer_s1_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             timer_s1_slavearbiterlockenable2;$/;"	n
timer_s1_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_slavearbiterlockenable2;$/;"	n
timer_s1_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             timer_s1_unreg_firsttransfer;$/;"	n
timer_s1_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_unreg_firsttransfer;$/;"	n
timer_s1_waits_for_read	DE2_115_SOPC.v	/^  wire             timer_s1_waits_for_read;$/;"	n
timer_s1_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_waits_for_read;$/;"	n
timer_s1_waits_for_write	DE2_115_SOPC.v	/^  wire             timer_s1_waits_for_write;$/;"	n
timer_s1_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_waits_for_write;$/;"	n
timer_s1_write_n	DE2_115_SOPC.v	/^  output           timer_s1_write_n;$/;"	p
timer_s1_write_n	DE2_115_SOPC.v	/^  wire             timer_s1_write_n;$/;"	n
timer_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           timer_s1_write_n;$/;"	p
timer_s1_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             timer_s1_write_n;$/;"	n
timer_s1_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] timer_s1_writedata;$/;"	p
timer_s1_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_writedata;$/;"	n
timer_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] timer_s1_writedata;$/;"	p
timer_s1_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] timer_s1_writedata;$/;"	n
toggle_bit_corrected	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR      toggle_bit_corrected	  : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
trace_handle	cpu_test_bench.v	/^  reg [31:0] trace_handle; \/\/ for $fopen$/;"	r
trace_handle	verilog_copies/cpu_test_bench.v	/^  reg [31:0] trace_handle; \/\/ for $fopen$/;"	r
tracemem_on	cpu_jtag_debug_module_tck.v	/^  input            tracemem_on;$/;"	p
tracemem_on	cpu_jtag_debug_module_wrapper.v	/^  input            tracemem_on;$/;"	p
tracemem_on	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            tracemem_on;$/;"	p
tracemem_on	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            tracemem_on;$/;"	p
tracemem_trcdata	cpu_jtag_debug_module_tck.v	/^  input   [ 35: 0] tracemem_trcdata;$/;"	p
tracemem_trcdata	cpu_jtag_debug_module_wrapper.v	/^  input   [ 35: 0] tracemem_trcdata;$/;"	p
tracemem_trcdata	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input   [ 35: 0] tracemem_trcdata;$/;"	p
tracemem_trcdata	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input   [ 35: 0] tracemem_trcdata;$/;"	p
tracemem_tw	cpu_jtag_debug_module_tck.v	/^  input            tracemem_tw;$/;"	p
tracemem_tw	cpu_jtag_debug_module_wrapper.v	/^  input            tracemem_tw;$/;"	p
tracemem_tw	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            tracemem_tw;$/;"	p
tracemem_tw	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            tracemem_tw;$/;"	p
trc_im_addr	cpu_jtag_debug_module_tck.v	/^  input   [  6: 0] trc_im_addr;$/;"	p
trc_im_addr	cpu_jtag_debug_module_wrapper.v	/^  input   [  6: 0] trc_im_addr;$/;"	p
trc_im_addr	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input   [  6: 0] trc_im_addr;$/;"	p
trc_im_addr	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input   [  6: 0] trc_im_addr;$/;"	p
trc_on	cpu_jtag_debug_module_tck.v	/^  input            trc_on;$/;"	p
trc_on	cpu_jtag_debug_module_wrapper.v	/^  input            trc_on;$/;"	p
trc_on	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            trc_on;$/;"	p
trc_on	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            trc_on;$/;"	p
trc_wrap	cpu_jtag_debug_module_tck.v	/^  input            trc_wrap;$/;"	p
trc_wrap	cpu_jtag_debug_module_wrapper.v	/^  input            trc_wrap;$/;"	p
trc_wrap	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            trc_wrap;$/;"	p
trc_wrap	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            trc_wrap;$/;"	p
tri_state_bridge_flash_avalon_slave_allgrants	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_allgrants;$/;"	n
tri_state_bridge_flash_avalon_slave_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_allgrants;$/;"	n
tri_state_bridge_flash_avalon_slave_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_allow_new_arb_cycle;$/;"	n
tri_state_bridge_flash_avalon_slave_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_allow_new_arb_cycle;$/;"	n
tri_state_bridge_flash_avalon_slave_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_any_bursting_master_saved_grant;$/;"	n
tri_state_bridge_flash_avalon_slave_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_any_bursting_master_saved_grant;$/;"	n
tri_state_bridge_flash_avalon_slave_any_continuerequest	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_any_continuerequest;$/;"	n
tri_state_bridge_flash_avalon_slave_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_any_continuerequest;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_addend	DE2_115_SOPC.v	/^  reg     [  1: 0] tri_state_bridge_flash_avalon_slave_arb_addend;$/;"	r
tri_state_bridge_flash_avalon_slave_arb_addend	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] tri_state_bridge_flash_avalon_slave_arb_addend;$/;"	r
tri_state_bridge_flash_avalon_slave_arb_counter_enable	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_arb_counter_enable;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_arb_counter_enable;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_counter;$/;"	r
tri_state_bridge_flash_avalon_slave_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_counter;$/;"	r
tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_set_values;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] tri_state_bridge_flash_avalon_slave_arb_share_set_values;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_winner	DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_arb_winner;$/;"	n
tri_state_bridge_flash_avalon_slave_arb_winner	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_arb_winner;$/;"	n
tri_state_bridge_flash_avalon_slave_arbitration_holdoff_internal	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_arbitration_holdoff_internal;$/;"	n
tri_state_bridge_flash_avalon_slave_arbitration_holdoff_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_arbitration_holdoff_internal;$/;"	n
tri_state_bridge_flash_avalon_slave_arbitrator	DE2_115_SOPC.v	/^module tri_state_bridge_flash_avalon_slave_arbitrator ($/;"	m
tri_state_bridge_flash_avalon_slave_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module tri_state_bridge_flash_avalon_slave_arbitrator ($/;"	m
tri_state_bridge_flash_avalon_slave_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_beginbursttransfer_internal;$/;"	n
tri_state_bridge_flash_avalon_slave_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_beginbursttransfer_internal;$/;"	n
tri_state_bridge_flash_avalon_slave_begins_xfer	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_begins_xfer;$/;"	n
tri_state_bridge_flash_avalon_slave_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_begins_xfer;$/;"	n
tri_state_bridge_flash_avalon_slave_chosen_master_double_vector	DE2_115_SOPC.v	/^  wire    [  3: 0] tri_state_bridge_flash_avalon_slave_chosen_master_double_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_chosen_master_double_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] tri_state_bridge_flash_avalon_slave_chosen_master_double_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_chosen_master_rot_left	DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_chosen_master_rot_left;$/;"	n
tri_state_bridge_flash_avalon_slave_chosen_master_rot_left	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_chosen_master_rot_left;$/;"	n
tri_state_bridge_flash_avalon_slave_end_xfer	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	n
tri_state_bridge_flash_avalon_slave_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_end_xfer;$/;"	n
tri_state_bridge_flash_avalon_slave_firsttransfer	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_firsttransfer;$/;"	n
tri_state_bridge_flash_avalon_slave_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_firsttransfer;$/;"	n
tri_state_bridge_flash_avalon_slave_grant_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_grant_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_grant_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_master_qreq_vector	DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_master_qreq_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] tri_state_bridge_flash_avalon_slave_master_qreq_vector;$/;"	n
tri_state_bridge_flash_avalon_slave_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_non_bursting_master_requests;$/;"	n
tri_state_bridge_flash_avalon_slave_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_non_bursting_master_requests;$/;"	n
tri_state_bridge_flash_avalon_slave_read_pending	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_read_pending;$/;"	n
tri_state_bridge_flash_avalon_slave_read_pending	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_read_pending;$/;"	n
tri_state_bridge_flash_avalon_slave_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              tri_state_bridge_flash_avalon_slave_reg_firsttransfer;$/;"	r
tri_state_bridge_flash_avalon_slave_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              tri_state_bridge_flash_avalon_slave_reg_firsttransfer;$/;"	r
tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector	DE2_115_SOPC.v	/^  reg     [  1: 0] tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector;$/;"	r
tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector	verilog_copies/DE2_115_SOPC.v	/^  reg     [  1: 0] tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector;$/;"	r
tri_state_bridge_flash_avalon_slave_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              tri_state_bridge_flash_avalon_slave_slavearbiterlockenable;$/;"	r
tri_state_bridge_flash_avalon_slave_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              tri_state_bridge_flash_avalon_slave_slavearbiterlockenable;$/;"	r
tri_state_bridge_flash_avalon_slave_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_slavearbiterlockenable2;$/;"	n
tri_state_bridge_flash_avalon_slave_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_slavearbiterlockenable2;$/;"	n
tri_state_bridge_flash_avalon_slave_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_unreg_firsttransfer;$/;"	n
tri_state_bridge_flash_avalon_slave_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_unreg_firsttransfer;$/;"	n
tri_state_bridge_flash_avalon_slave_write_pending	DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_write_pending;$/;"	n
tri_state_bridge_flash_avalon_slave_write_pending	verilog_copies/DE2_115_SOPC.v	/^  wire             tri_state_bridge_flash_avalon_slave_write_pending;$/;"	n
tri_state_bridge_flash_bridge_arbitrator	DE2_115_SOPC.v	/^module tri_state_bridge_flash_bridge_arbitrator $/;"	m
tri_state_bridge_flash_bridge_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module tri_state_bridge_flash_bridge_arbitrator $/;"	m
tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  inout   [  7: 0] tri_state_bridge_flash_data;$/;"	p
tri_state_bridge_flash_data	DE2_115_SOPC.v	/^  wire    [  7: 0] tri_state_bridge_flash_data;$/;"	n
tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  inout   [  7: 0] tri_state_bridge_flash_data;$/;"	p
tri_state_bridge_flash_data	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] tri_state_bridge_flash_data;$/;"	n
trigbrktype	cpu_jtag_debug_module_tck.v	/^  input            trigbrktype;$/;"	p
trigbrktype	cpu_jtag_debug_module_wrapper.v	/^  input            trigbrktype;$/;"	p
trigbrktype	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            trigbrktype;$/;"	p
trigbrktype	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            trigbrktype;$/;"	p
trigger_state_1	cpu_jtag_debug_module_tck.v	/^  input            trigger_state_1;$/;"	p
trigger_state_1	cpu_jtag_debug_module_wrapper.v	/^  input            trigger_state_1;$/;"	p
trigger_state_1	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            trigger_state_1;$/;"	p
trigger_state_1	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  input            trigger_state_1;$/;"	p
tx_data	rs232.v	/^  input   [  7: 0] tx_data;$/;"	p
tx_data	rs232.v	/^  output  [  7: 0] tx_data;$/;"	p
tx_data	rs232.v	/^  reg     [  7: 0] tx_data;$/;"	r
tx_data	rs232.v	/^  wire    [  7: 0] tx_data;$/;"	n
tx_data	verilog_copies/rs232.v	/^  input   [  7: 0] tx_data;$/;"	p
tx_data	verilog_copies/rs232.v	/^  output  [  7: 0] tx_data;$/;"	p
tx_data	verilog_copies/rs232.v	/^  reg     [  7: 0] tx_data;$/;"	r
tx_data	verilog_copies/rs232.v	/^  wire    [  7: 0] tx_data;$/;"	n
tx_load_val	rs232.v	/^  wire    [  9: 0] tx_load_val;$/;"	n
tx_load_val	verilog_copies/rs232.v	/^  wire    [  9: 0] tx_load_val;$/;"	n
tx_overrun	rs232.v	/^  input            tx_overrun;$/;"	p
tx_overrun	rs232.v	/^  output           tx_overrun;$/;"	p
tx_overrun	rs232.v	/^  reg              tx_overrun;$/;"	r
tx_overrun	rs232.v	/^  wire             tx_overrun;$/;"	n
tx_overrun	verilog_copies/rs232.v	/^  input            tx_overrun;$/;"	p
tx_overrun	verilog_copies/rs232.v	/^  output           tx_overrun;$/;"	p
tx_overrun	verilog_copies/rs232.v	/^  reg              tx_overrun;$/;"	r
tx_overrun	verilog_copies/rs232.v	/^  wire             tx_overrun;$/;"	n
tx_ready	rs232.v	/^  input            tx_ready;$/;"	p
tx_ready	rs232.v	/^  output           tx_ready;$/;"	p
tx_ready	rs232.v	/^  reg              tx_ready;$/;"	r
tx_ready	rs232.v	/^  wire             tx_ready;$/;"	n
tx_ready	verilog_copies/rs232.v	/^  input            tx_ready;$/;"	p
tx_ready	verilog_copies/rs232.v	/^  output           tx_ready;$/;"	p
tx_ready	verilog_copies/rs232.v	/^  reg              tx_ready;$/;"	r
tx_ready	verilog_copies/rs232.v	/^  wire             tx_ready;$/;"	n
tx_shift_empty	rs232.v	/^  input            tx_shift_empty;$/;"	p
tx_shift_empty	rs232.v	/^  output           tx_shift_empty;$/;"	p
tx_shift_empty	rs232.v	/^  reg              tx_shift_empty;$/;"	r
tx_shift_empty	rs232.v	/^  wire             tx_shift_empty;$/;"	n
tx_shift_empty	verilog_copies/rs232.v	/^  input            tx_shift_empty;$/;"	p
tx_shift_empty	verilog_copies/rs232.v	/^  output           tx_shift_empty;$/;"	p
tx_shift_empty	verilog_copies/rs232.v	/^  reg              tx_shift_empty;$/;"	r
tx_shift_empty	verilog_copies/rs232.v	/^  wire             tx_shift_empty;$/;"	n
tx_shift_reg_out	rs232.v	/^  wire             tx_shift_reg_out;$/;"	n
tx_shift_reg_out	verilog_copies/rs232.v	/^  wire             tx_shift_reg_out;$/;"	n
tx_shift_register_contents	rs232.v	/^  wire    [  9: 0] tx_shift_register_contents;$/;"	n
tx_shift_register_contents	verilog_copies/rs232.v	/^  wire    [  9: 0] tx_shift_register_contents;$/;"	n
tx_wr_strobe	rs232.v	/^  input            tx_wr_strobe;$/;"	p
tx_wr_strobe	rs232.v	/^  output           tx_wr_strobe;$/;"	p
tx_wr_strobe	rs232.v	/^  wire             tx_wr_strobe;$/;"	n
tx_wr_strobe	verilog_copies/rs232.v	/^  input            tx_wr_strobe;$/;"	p
tx_wr_strobe	verilog_copies/rs232.v	/^  output           tx_wr_strobe;$/;"	p
tx_wr_strobe	verilog_copies/rs232.v	/^  wire             tx_wr_strobe;$/;"	n
tx_wr_strobe_onset	rs232.v	/^  wire             tx_wr_strobe_onset;$/;"	n
tx_wr_strobe_onset	verilog_copies/rs232.v	/^  wire             tx_wr_strobe_onset;$/;"	n
txd	rs232.v	/^  output           txd;$/;"	p
txd	rs232.v	/^  reg              txd;$/;"	r
txd	rs232.v	/^  wire             txd;$/;"	n
txd	verilog_copies/rs232.v	/^  output           txd;$/;"	p
txd	verilog_copies/rs232.v	/^  reg              txd;$/;"	r
txd	verilog_copies/rs232.v	/^  wire             txd;$/;"	n
txd_from_the_rs232	DE2_115_SOPC.v	/^  output           txd_from_the_rs232;$/;"	p
txd_from_the_rs232	DE2_115_SOPC.v	/^  wire             txd_from_the_rs232;$/;"	n
txd_from_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  output           txd_from_the_rs232;$/;"	p
txd_from_the_rs232	verilog_copies/DE2_115_SOPC.v	/^  wire             txd_from_the_rs232;$/;"	n
txt_code	sdram.v	/^  wire    [ 23: 0] txt_code;$/;"	n
txt_code	sdram_test_component.v	/^  wire    [ 23: 0] txt_code;$/;"	n
txt_code	verilog_copies/sdram.v	/^  wire    [ 23: 0] txt_code;$/;"	n
txt_code	verilog_copies/sdram_test_component.v	/^  wire    [ 23: 0] txt_code;$/;"	n
uAddressL	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	USHORT	uAddressL;$/;"	m	struct:_IO_REQUEST
uSize	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	USHORT	uSize;$/;"	m	struct:_IO_REQUEST
ulanguageIDH	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR ulanguageIDH;$/;"	m	struct:_USB_STRING_LANGUAGE_DESCRIPTOR
ulanguageIDL	software/DE2_115_NIOS_DEVICE_LED/CHAP_9.h	/^	UCHAR ulanguageIDL;$/;"	m	struct:_USB_STRING_LANGUAGE_DESCRIPTOR
unused_empty	rs232.v	/^  wire             unused_empty;$/;"	n
unused_empty	verilog_copies/rs232.v	/^  wire             unused_empty;$/;"	n
unused_overrun	rs232.v	/^  wire             unused_overrun;$/;"	n
unused_overrun	verilog_copies/rs232.v	/^  wire             unused_overrun;$/;"	n
unused_ready	rs232.v	/^  wire             unused_ready;$/;"	n
unused_ready	verilog_copies/rs232.v	/^  wire             unused_ready;$/;"	n
unused_start_bit	rs232.v	/^  wire             unused_start_bit;$/;"	n
unused_start_bit	verilog_copies/rs232.v	/^  wire             unused_start_bit;$/;"	n
unxcomplemented_resetxx0	cpu_jtag_debug_module_tck.v	/^  wire             unxcomplemented_resetxx0;$/;"	n
unxcomplemented_resetxx0	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             unxcomplemented_resetxx0;$/;"	n
unxcomplemented_resetxx1	cpu_jtag_debug_module_tck.v	/^  wire             unxcomplemented_resetxx1;$/;"	n
unxcomplemented_resetxx1	verilog_copies/cpu_jtag_debug_module_tck.v	/^  wire             unxcomplemented_resetxx1;$/;"	n
unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_in	rs232.v	/^  wire    [  9: 0] unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_in;$/;"	n
unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_in	verilog_copies/rs232.v	/^  wire    [  9: 0] unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_in;$/;"	n
unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out	rs232.v	/^  reg     [  9: 0] unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out;$/;"	r
unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out	verilog_copies/rs232.v	/^  reg     [  9: 0] unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out;$/;"	r
unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in	rs232.v	/^  wire    [  9: 0] unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in;$/;"	n
unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in	verilog_copies/rs232.v	/^  wire    [  9: 0] unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in;$/;"	n
unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out	rs232.v	/^  reg     [  9: 0] unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out;$/;"	r
unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out	verilog_copies/rs232.v	/^  reg     [  9: 0] unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out;$/;"	r
unxunused_resetxx2	cpu_jtag_debug_module_sysclk.v	/^  wire             unxunused_resetxx2;$/;"	n
unxunused_resetxx2	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             unxunused_resetxx2;$/;"	n
unxunused_resetxx3	cpu_jtag_debug_module_sysclk.v	/^  wire             unxunused_resetxx3;$/;"	n
unxunused_resetxx3	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  wire             unxunused_resetxx3;$/;"	n
update_jdo_strobe	cpu_jtag_debug_module_sysclk.v	/^  reg              update_jdo_strobe \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
update_jdo_strobe	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  reg              update_jdo_strobe \/* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\\"D101,D103\\""  *\/;$/;"	r
updated_one_count	DE2_115_SOPC.v	/^  wire    [  3: 0] updated_one_count;$/;"	n
updated_one_count	DE2_115_SOPC.v	/^  wire    [  7: 0] updated_one_count;$/;"	n
updated_one_count	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] updated_one_count;$/;"	n
updated_one_count	verilog_copies/DE2_115_SOPC.v	/^  wire    [  7: 0] updated_one_count;$/;"	n
upstream_data_in	clock_crossing_io.v	/^  wire    [ 32: 0] upstream_data_in;$/;"	n
upstream_data_in	verilog_copies/clock_crossing_io.v	/^  wire    [ 32: 0] upstream_data_in;$/;"	n
upstream_data_out	clock_crossing_io.v	/^  wire    [ 32: 0] upstream_data_out;$/;"	n
upstream_data_out	verilog_copies/clock_crossing_io.v	/^  wire    [ 32: 0] upstream_data_out;$/;"	n
upstream_rdempty	clock_crossing_io.v	/^  wire             upstream_rdempty;$/;"	n
upstream_rdempty	verilog_copies/clock_crossing_io.v	/^  wire             upstream_rdempty;$/;"	n
upstream_rdreq	clock_crossing_io.v	/^  wire             upstream_rdreq;$/;"	n
upstream_rdreq	verilog_copies/clock_crossing_io.v	/^  wire             upstream_rdreq;$/;"	n
upstream_write_almost_full	clock_crossing_io.v	/^  wire             upstream_write_almost_full;$/;"	n
upstream_write_almost_full	verilog_copies/clock_crossing_io.v	/^  wire             upstream_write_almost_full;$/;"	n
upstream_write_almost_full_delayed	clock_crossing_io.v	/^  reg              upstream_write_almost_full_delayed;$/;"	r
upstream_write_almost_full_delayed	verilog_copies/clock_crossing_io.v	/^  reg              upstream_write_almost_full_delayed;$/;"	r
upstream_wrreq	clock_crossing_io.v	/^  wire             upstream_wrreq;$/;"	n
upstream_wrreq	verilog_copies/clock_crossing_io.v	/^  wire             upstream_wrreq;$/;"	n
upstream_wrusedw	clock_crossing_io.v	/^  wire    [  7: 0] upstream_wrusedw;$/;"	n
upstream_wrusedw	verilog_copies/clock_crossing_io.v	/^  wire    [  7: 0] upstream_wrusedw;$/;"	n
usage	DE2_115_SOPC_sim/atail-f.pl	/^sub usage {$/;"	s
usb	usb.v	/^module usb ($/;"	m
usb	verilog_copies/usb.v	/^module usb ($/;"	m
usb_dc_address	DE2_115_SOPC.v	/^  output           usb_dc_address;$/;"	p
usb_dc_address	DE2_115_SOPC.v	/^  wire             usb_dc_address;$/;"	n
usb_dc_address	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_address;$/;"	p
usb_dc_address	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_address;$/;"	n
usb_dc_allgrants	DE2_115_SOPC.v	/^  wire             usb_dc_allgrants;$/;"	n
usb_dc_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_allgrants;$/;"	n
usb_dc_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             usb_dc_allow_new_arb_cycle;$/;"	n
usb_dc_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_allow_new_arb_cycle;$/;"	n
usb_dc_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             usb_dc_any_bursting_master_saved_grant;$/;"	n
usb_dc_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_any_bursting_master_saved_grant;$/;"	n
usb_dc_any_continuerequest	DE2_115_SOPC.v	/^  wire             usb_dc_any_continuerequest;$/;"	n
usb_dc_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_any_continuerequest;$/;"	n
usb_dc_arb_counter_enable	DE2_115_SOPC.v	/^  wire             usb_dc_arb_counter_enable;$/;"	n
usb_dc_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_arb_counter_enable;$/;"	n
usb_dc_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] usb_dc_arb_share_counter;$/;"	r
usb_dc_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] usb_dc_arb_share_counter;$/;"	r
usb_dc_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] usb_dc_arb_share_counter_next_value;$/;"	n
usb_dc_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] usb_dc_arb_share_counter_next_value;$/;"	n
usb_dc_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] usb_dc_arb_share_set_values;$/;"	n
usb_dc_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] usb_dc_arb_share_set_values;$/;"	n
usb_dc_arbitrator	DE2_115_SOPC.v	/^module usb_dc_arbitrator ($/;"	m
usb_dc_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module usb_dc_arbitrator ($/;"	m
usb_dc_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             usb_dc_beginbursttransfer_internal;$/;"	n
usb_dc_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_beginbursttransfer_internal;$/;"	n
usb_dc_begins_xfer	DE2_115_SOPC.v	/^  wire             usb_dc_begins_xfer;$/;"	n
usb_dc_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_begins_xfer;$/;"	n
usb_dc_chipselect_n	DE2_115_SOPC.v	/^  output           usb_dc_chipselect_n;$/;"	p
usb_dc_chipselect_n	DE2_115_SOPC.v	/^  wire             usb_dc_chipselect_n;$/;"	n
usb_dc_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_chipselect_n;$/;"	p
usb_dc_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_chipselect_n;$/;"	n
usb_dc_counter_load_value	DE2_115_SOPC.v	/^  wire    [  4: 0] usb_dc_counter_load_value;$/;"	n
usb_dc_counter_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  4: 0] usb_dc_counter_load_value;$/;"	n
usb_dc_end_xfer	DE2_115_SOPC.v	/^  wire             usb_dc_end_xfer;$/;"	n
usb_dc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_end_xfer;$/;"	n
usb_dc_firsttransfer	DE2_115_SOPC.v	/^  wire             usb_dc_firsttransfer;$/;"	n
usb_dc_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_firsttransfer;$/;"	n
usb_dc_grant_vector	DE2_115_SOPC.v	/^  wire             usb_dc_grant_vector;$/;"	n
usb_dc_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_grant_vector;$/;"	n
usb_dc_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             usb_dc_in_a_read_cycle;$/;"	n
usb_dc_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_in_a_read_cycle;$/;"	n
usb_dc_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             usb_dc_in_a_write_cycle;$/;"	n
usb_dc_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_in_a_write_cycle;$/;"	n
usb_dc_irq_n	DE2_115_SOPC.v	/^  input            usb_dc_irq_n;$/;"	p
usb_dc_irq_n	DE2_115_SOPC.v	/^  wire             usb_dc_irq_n;$/;"	n
usb_dc_irq_n	verilog_copies/DE2_115_SOPC.v	/^  input            usb_dc_irq_n;$/;"	p
usb_dc_irq_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_irq_n;$/;"	n
usb_dc_irq_n_from_sa	DE2_115_SOPC.v	/^  input            usb_dc_irq_n_from_sa;$/;"	p
usb_dc_irq_n_from_sa	DE2_115_SOPC.v	/^  output           usb_dc_irq_n_from_sa;$/;"	p
usb_dc_irq_n_from_sa	DE2_115_SOPC.v	/^  wire             usb_dc_irq_n_from_sa;$/;"	n
usb_dc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            usb_dc_irq_n_from_sa;$/;"	p
usb_dc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_irq_n_from_sa;$/;"	p
usb_dc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_irq_n_from_sa;$/;"	n
usb_dc_master_qreq_vector	DE2_115_SOPC.v	/^  wire             usb_dc_master_qreq_vector;$/;"	n
usb_dc_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_master_qreq_vector;$/;"	n
usb_dc_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             usb_dc_non_bursting_master_requests;$/;"	n
usb_dc_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_non_bursting_master_requests;$/;"	n
usb_dc_read_n	DE2_115_SOPC.v	/^  output           usb_dc_read_n;$/;"	p
usb_dc_read_n	DE2_115_SOPC.v	/^  wire             usb_dc_read_n;$/;"	n
usb_dc_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_read_n;$/;"	p
usb_dc_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_read_n;$/;"	n
usb_dc_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] usb_dc_readdata;$/;"	p
usb_dc_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_readdata;$/;"	n
usb_dc_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] usb_dc_readdata;$/;"	p
usb_dc_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_readdata;$/;"	n
usb_dc_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] usb_dc_readdata_from_sa;$/;"	p
usb_dc_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] usb_dc_readdata_from_sa;$/;"	p
usb_dc_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_readdata_from_sa;$/;"	n
usb_dc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] usb_dc_readdata_from_sa;$/;"	p
usb_dc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] usb_dc_readdata_from_sa;$/;"	p
usb_dc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_readdata_from_sa;$/;"	n
usb_dc_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              usb_dc_reg_firsttransfer;$/;"	r
usb_dc_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              usb_dc_reg_firsttransfer;$/;"	r
usb_dc_reset_n	DE2_115_SOPC.v	/^  output           usb_dc_reset_n;$/;"	p
usb_dc_reset_n	DE2_115_SOPC.v	/^  wire             usb_dc_reset_n;$/;"	n
usb_dc_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_reset_n;$/;"	p
usb_dc_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_reset_n;$/;"	n
usb_dc_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              usb_dc_slavearbiterlockenable;$/;"	r
usb_dc_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              usb_dc_slavearbiterlockenable;$/;"	r
usb_dc_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             usb_dc_slavearbiterlockenable2;$/;"	n
usb_dc_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_slavearbiterlockenable2;$/;"	n
usb_dc_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             usb_dc_unreg_firsttransfer;$/;"	n
usb_dc_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_unreg_firsttransfer;$/;"	n
usb_dc_wait_counter	DE2_115_SOPC.v	/^  reg     [  4: 0] usb_dc_wait_counter;$/;"	r
usb_dc_wait_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  4: 0] usb_dc_wait_counter;$/;"	r
usb_dc_wait_counter_eq_0	DE2_115_SOPC.v	/^  input            usb_dc_wait_counter_eq_0;$/;"	p
usb_dc_wait_counter_eq_0	DE2_115_SOPC.v	/^  output           usb_dc_wait_counter_eq_0;$/;"	p
usb_dc_wait_counter_eq_0	DE2_115_SOPC.v	/^  wire             usb_dc_wait_counter_eq_0;$/;"	n
usb_dc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  input            usb_dc_wait_counter_eq_0;$/;"	p
usb_dc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_wait_counter_eq_0;$/;"	p
usb_dc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_wait_counter_eq_0;$/;"	n
usb_dc_waits_for_read	DE2_115_SOPC.v	/^  wire             usb_dc_waits_for_read;$/;"	n
usb_dc_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_waits_for_read;$/;"	n
usb_dc_waits_for_write	DE2_115_SOPC.v	/^  wire             usb_dc_waits_for_write;$/;"	n
usb_dc_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_waits_for_write;$/;"	n
usb_dc_write_n	DE2_115_SOPC.v	/^  output           usb_dc_write_n;$/;"	p
usb_dc_write_n	DE2_115_SOPC.v	/^  wire             usb_dc_write_n;$/;"	n
usb_dc_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_dc_write_n;$/;"	p
usb_dc_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_dc_write_n;$/;"	n
usb_dc_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] usb_dc_writedata;$/;"	p
usb_dc_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_writedata;$/;"	n
usb_dc_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] usb_dc_writedata;$/;"	p
usb_dc_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_dc_writedata;$/;"	n
usb_hc_address	DE2_115_SOPC.v	/^  output           usb_hc_address;$/;"	p
usb_hc_address	DE2_115_SOPC.v	/^  wire             usb_hc_address;$/;"	n
usb_hc_address	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_address;$/;"	p
usb_hc_address	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_address;$/;"	n
usb_hc_allgrants	DE2_115_SOPC.v	/^  wire             usb_hc_allgrants;$/;"	n
usb_hc_allgrants	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_allgrants;$/;"	n
usb_hc_allow_new_arb_cycle	DE2_115_SOPC.v	/^  wire             usb_hc_allow_new_arb_cycle;$/;"	n
usb_hc_allow_new_arb_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_allow_new_arb_cycle;$/;"	n
usb_hc_any_bursting_master_saved_grant	DE2_115_SOPC.v	/^  wire             usb_hc_any_bursting_master_saved_grant;$/;"	n
usb_hc_any_bursting_master_saved_grant	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_any_bursting_master_saved_grant;$/;"	n
usb_hc_any_continuerequest	DE2_115_SOPC.v	/^  wire             usb_hc_any_continuerequest;$/;"	n
usb_hc_any_continuerequest	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_any_continuerequest;$/;"	n
usb_hc_arb_counter_enable	DE2_115_SOPC.v	/^  wire             usb_hc_arb_counter_enable;$/;"	n
usb_hc_arb_counter_enable	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_arb_counter_enable;$/;"	n
usb_hc_arb_share_counter	DE2_115_SOPC.v	/^  reg     [  2: 0] usb_hc_arb_share_counter;$/;"	r
usb_hc_arb_share_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  2: 0] usb_hc_arb_share_counter;$/;"	r
usb_hc_arb_share_counter_next_value	DE2_115_SOPC.v	/^  wire    [  2: 0] usb_hc_arb_share_counter_next_value;$/;"	n
usb_hc_arb_share_counter_next_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] usb_hc_arb_share_counter_next_value;$/;"	n
usb_hc_arb_share_set_values	DE2_115_SOPC.v	/^  wire    [  2: 0] usb_hc_arb_share_set_values;$/;"	n
usb_hc_arb_share_set_values	verilog_copies/DE2_115_SOPC.v	/^  wire    [  2: 0] usb_hc_arb_share_set_values;$/;"	n
usb_hc_arbitrator	DE2_115_SOPC.v	/^module usb_hc_arbitrator ($/;"	m
usb_hc_arbitrator	verilog_copies/DE2_115_SOPC.v	/^module usb_hc_arbitrator ($/;"	m
usb_hc_beginbursttransfer_internal	DE2_115_SOPC.v	/^  wire             usb_hc_beginbursttransfer_internal;$/;"	n
usb_hc_beginbursttransfer_internal	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_beginbursttransfer_internal;$/;"	n
usb_hc_begins_xfer	DE2_115_SOPC.v	/^  wire             usb_hc_begins_xfer;$/;"	n
usb_hc_begins_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_begins_xfer;$/;"	n
usb_hc_chipselect_n	DE2_115_SOPC.v	/^  output           usb_hc_chipselect_n;$/;"	p
usb_hc_chipselect_n	DE2_115_SOPC.v	/^  wire             usb_hc_chipselect_n;$/;"	n
usb_hc_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_chipselect_n;$/;"	p
usb_hc_chipselect_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_chipselect_n;$/;"	n
usb_hc_counter_load_value	DE2_115_SOPC.v	/^  wire    [  3: 0] usb_hc_counter_load_value;$/;"	n
usb_hc_counter_load_value	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] usb_hc_counter_load_value;$/;"	n
usb_hc_end_xfer	DE2_115_SOPC.v	/^  wire             usb_hc_end_xfer;$/;"	n
usb_hc_end_xfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_end_xfer;$/;"	n
usb_hc_firsttransfer	DE2_115_SOPC.v	/^  wire             usb_hc_firsttransfer;$/;"	n
usb_hc_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_firsttransfer;$/;"	n
usb_hc_grant_vector	DE2_115_SOPC.v	/^  wire             usb_hc_grant_vector;$/;"	n
usb_hc_grant_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_grant_vector;$/;"	n
usb_hc_in_a_read_cycle	DE2_115_SOPC.v	/^  wire             usb_hc_in_a_read_cycle;$/;"	n
usb_hc_in_a_read_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_in_a_read_cycle;$/;"	n
usb_hc_in_a_write_cycle	DE2_115_SOPC.v	/^  wire             usb_hc_in_a_write_cycle;$/;"	n
usb_hc_in_a_write_cycle	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_in_a_write_cycle;$/;"	n
usb_hc_irq_n	DE2_115_SOPC.v	/^  input            usb_hc_irq_n;$/;"	p
usb_hc_irq_n	DE2_115_SOPC.v	/^  wire             usb_hc_irq_n;$/;"	n
usb_hc_irq_n	verilog_copies/DE2_115_SOPC.v	/^  input            usb_hc_irq_n;$/;"	p
usb_hc_irq_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_irq_n;$/;"	n
usb_hc_irq_n_from_sa	DE2_115_SOPC.v	/^  input            usb_hc_irq_n_from_sa;$/;"	p
usb_hc_irq_n_from_sa	DE2_115_SOPC.v	/^  output           usb_hc_irq_n_from_sa;$/;"	p
usb_hc_irq_n_from_sa	DE2_115_SOPC.v	/^  wire             usb_hc_irq_n_from_sa;$/;"	n
usb_hc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input            usb_hc_irq_n_from_sa;$/;"	p
usb_hc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_irq_n_from_sa;$/;"	p
usb_hc_irq_n_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_irq_n_from_sa;$/;"	n
usb_hc_master_qreq_vector	DE2_115_SOPC.v	/^  wire             usb_hc_master_qreq_vector;$/;"	n
usb_hc_master_qreq_vector	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_master_qreq_vector;$/;"	n
usb_hc_non_bursting_master_requests	DE2_115_SOPC.v	/^  wire             usb_hc_non_bursting_master_requests;$/;"	n
usb_hc_non_bursting_master_requests	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_non_bursting_master_requests;$/;"	n
usb_hc_read_n	DE2_115_SOPC.v	/^  output           usb_hc_read_n;$/;"	p
usb_hc_read_n	DE2_115_SOPC.v	/^  wire             usb_hc_read_n;$/;"	n
usb_hc_read_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_read_n;$/;"	p
usb_hc_read_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_read_n;$/;"	n
usb_hc_readdata	DE2_115_SOPC.v	/^  input   [ 15: 0] usb_hc_readdata;$/;"	p
usb_hc_readdata	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_readdata;$/;"	n
usb_hc_readdata	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] usb_hc_readdata;$/;"	p
usb_hc_readdata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_readdata;$/;"	n
usb_hc_readdata_from_sa	DE2_115_SOPC.v	/^  input   [ 15: 0] usb_hc_readdata_from_sa;$/;"	p
usb_hc_readdata_from_sa	DE2_115_SOPC.v	/^  output  [ 15: 0] usb_hc_readdata_from_sa;$/;"	p
usb_hc_readdata_from_sa	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_readdata_from_sa;$/;"	n
usb_hc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  input   [ 15: 0] usb_hc_readdata_from_sa;$/;"	p
usb_hc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] usb_hc_readdata_from_sa;$/;"	p
usb_hc_readdata_from_sa	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_readdata_from_sa;$/;"	n
usb_hc_reg_firsttransfer	DE2_115_SOPC.v	/^  reg              usb_hc_reg_firsttransfer;$/;"	r
usb_hc_reg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  reg              usb_hc_reg_firsttransfer;$/;"	r
usb_hc_reset_n	DE2_115_SOPC.v	/^  output           usb_hc_reset_n;$/;"	p
usb_hc_reset_n	DE2_115_SOPC.v	/^  wire             usb_hc_reset_n;$/;"	n
usb_hc_reset_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_reset_n;$/;"	p
usb_hc_reset_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_reset_n;$/;"	n
usb_hc_slavearbiterlockenable	DE2_115_SOPC.v	/^  reg              usb_hc_slavearbiterlockenable;$/;"	r
usb_hc_slavearbiterlockenable	verilog_copies/DE2_115_SOPC.v	/^  reg              usb_hc_slavearbiterlockenable;$/;"	r
usb_hc_slavearbiterlockenable2	DE2_115_SOPC.v	/^  wire             usb_hc_slavearbiterlockenable2;$/;"	n
usb_hc_slavearbiterlockenable2	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_slavearbiterlockenable2;$/;"	n
usb_hc_unreg_firsttransfer	DE2_115_SOPC.v	/^  wire             usb_hc_unreg_firsttransfer;$/;"	n
usb_hc_unreg_firsttransfer	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_unreg_firsttransfer;$/;"	n
usb_hc_wait_counter	DE2_115_SOPC.v	/^  reg     [  3: 0] usb_hc_wait_counter;$/;"	r
usb_hc_wait_counter	verilog_copies/DE2_115_SOPC.v	/^  reg     [  3: 0] usb_hc_wait_counter;$/;"	r
usb_hc_wait_counter_eq_0	DE2_115_SOPC.v	/^  input            usb_hc_wait_counter_eq_0;$/;"	p
usb_hc_wait_counter_eq_0	DE2_115_SOPC.v	/^  output           usb_hc_wait_counter_eq_0;$/;"	p
usb_hc_wait_counter_eq_0	DE2_115_SOPC.v	/^  wire             usb_hc_wait_counter_eq_0;$/;"	n
usb_hc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  input            usb_hc_wait_counter_eq_0;$/;"	p
usb_hc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_wait_counter_eq_0;$/;"	p
usb_hc_wait_counter_eq_0	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_wait_counter_eq_0;$/;"	n
usb_hc_waits_for_read	DE2_115_SOPC.v	/^  wire             usb_hc_waits_for_read;$/;"	n
usb_hc_waits_for_read	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_waits_for_read;$/;"	n
usb_hc_waits_for_write	DE2_115_SOPC.v	/^  wire             usb_hc_waits_for_write;$/;"	n
usb_hc_waits_for_write	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_waits_for_write;$/;"	n
usb_hc_write_n	DE2_115_SOPC.v	/^  output           usb_hc_write_n;$/;"	p
usb_hc_write_n	DE2_115_SOPC.v	/^  wire             usb_hc_write_n;$/;"	n
usb_hc_write_n	verilog_copies/DE2_115_SOPC.v	/^  output           usb_hc_write_n;$/;"	p
usb_hc_write_n	verilog_copies/DE2_115_SOPC.v	/^  wire             usb_hc_write_n;$/;"	n
usb_hc_writedata	DE2_115_SOPC.v	/^  output  [ 15: 0] usb_hc_writedata;$/;"	p
usb_hc_writedata	DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_writedata;$/;"	n
usb_hc_writedata	verilog_copies/DE2_115_SOPC.v	/^  output  [ 15: 0] usb_hc_writedata;$/;"	p
usb_hc_writedata	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 15: 0] usb_hc_writedata;$/;"	n
usb_isr	software/DE2_115_NIOS_DEVICE_LED/ISR.c	/^void usb_isr(void)$/;"	f
v_bporch	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	v_bporch;$/;"	p
v_counter	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0] v_counter;$/;"	r
v_cur_disp	ip/TERASIC_VPG/vga_time_generator.v	/^reg	[11:0] v_cur_disp;$/;"	r
v_de	ip/TERASIC_VPG/vga_time_generator.v	/^wire v_de;$/;"	n
v_disp	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	v_disp;$/;"	p
v_field_disp	ip/TERASIC_VPG/vga_time_generator.v	/^wire [11:0] v_field_disp;$/;"	n
v_field_total	ip/TERASIC_VPG/vga_time_generator.v	/^wire [11:0] v_field_total;$/;"	n
v_fporch	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	v_fporch;$/;"	p
v_interlaced	ip/TERASIC_VPG/vga_time_generator.v	/^reg		  v_interlaced;$/;"	r
v_pixel_end	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]v_pixel_end;$/;"	r
v_pixel_start	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]v_pixel_start;$/;"	r
v_sync	ip/TERASIC_VPG/vga_time_generator.v	/^input [11:0]	v_sync;   $/;"	p
v_sync_polarity	ip/TERASIC_VPG/vga_time_generator.v	/^reg		  v_sync_polarity;$/;"	r
v_total	ip/TERASIC_VPG/vga_time_generator.v	/^reg [11:0]v_total;$/;"	r
v_valid_line_count	ip/TERASIC_VPG/vga_time_generator.v	/^wire [11:0] v_valid_line_count;$/;"	n
valid	jtag_uart.v	/^  input            valid;$/;"	p
valid	rs232.v	/^  input            valid;$/;"	p
valid	verilog_copies/jtag_uart.v	/^  input            valid;$/;"	p
valid	verilog_copies/rs232.v	/^  input            valid;$/;"	p
valid_bit	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg								valid_bit;$/;"	r
value	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	ULONG value;$/;"	m	union:_D13FLAGS
verbose	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^		IRQL_1 UCHAR      verbose				      : 1;$/;"	m	struct:_D13FLAGS::_D13FSM_FLAGS
vga_clk	ip/TERASIC_VPG/TERASIC_VPG.v	/^input					vga_clk;$/;"	p
vga_data_1	ip/TERASIC_VPG/TERASIC_VPG.v	/^reg [23:0]	vga_data_1;$/;"	r
vga_de	ip/TERASIC_VPG/vga_time_generator.v	/^output      	vga_de;$/;"	p
vga_de_1	ip/TERASIC_VPG/TERASIC_VPG.v	/^reg 		vga_de_1;$/;"	r
vga_h_de	ip/TERASIC_VPG/vga_time_generator.v	/^reg  	  	vga_h_de;$/;"	r
vga_hs_1	ip/TERASIC_VPG/TERASIC_VPG.v	/^reg 		vga_hs_1;$/;"	r
vga_pattern	ip/TERASIC_VPG/TERASIC_VPG.v	/^reg	[2:0]	vga_pattern;$/;"	r
vga_time_generator	ip/TERASIC_VPG/vga_time_generator.v	/^module vga_time_generator($/;"	m
vga_v_de	ip/TERASIC_VPG/vga_time_generator.v	/^reg vga_v_de;$/;"	r
vga_vs_1	ip/TERASIC_VPG/TERASIC_VPG.v	/^reg 		vga_vs_1;$/;"	r
video_scale	ip/TERASIC_VPG/TERASIC_VPG.v	/^wire [7:0]	video_scale;$/;"	n
vji_cdr	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_cdr;$/;"	n
vji_cdr	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_cdr;$/;"	n
vji_ir_in	cpu_jtag_debug_module_wrapper.v	/^  wire    [  1: 0] vji_ir_in;$/;"	n
vji_ir_in	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire    [  1: 0] vji_ir_in;$/;"	n
vji_ir_out	cpu_jtag_debug_module_wrapper.v	/^  wire    [  1: 0] vji_ir_out;$/;"	n
vji_ir_out	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire    [  1: 0] vji_ir_out;$/;"	n
vji_rti	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_rti;$/;"	n
vji_rti	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_rti;$/;"	n
vji_sdr	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_sdr;$/;"	n
vji_sdr	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_sdr;$/;"	n
vji_tck	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tck;$/;"	n
vji_tck	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tck;$/;"	n
vji_tdi	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tdi;$/;"	n
vji_tdi	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tdi;$/;"	n
vji_tdo	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tdo;$/;"	n
vji_tdo	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_tdo;$/;"	n
vji_udr	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_udr;$/;"	n
vji_udr	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_udr;$/;"	n
vji_uir	cpu_jtag_debug_module_wrapper.v	/^  wire             vji_uir;$/;"	n
vji_uir	verilog_copies/cpu_jtag_debug_module_wrapper.v	/^  wire             vji_uir;$/;"	n
vpg	verilog_copies/vpg.v	/^module vpg ($/;"	m
vpg	vpg.v	/^module vpg ($/;"	m
vs_cdr	cpu_jtag_debug_module_tck.v	/^  input            vs_cdr;$/;"	p
vs_cdr	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            vs_cdr;$/;"	p
vs_polarity	ip/TERASIC_VPG/vga_time_generator.v	/^input			vs_polarity;$/;"	p
vs_sdr	cpu_jtag_debug_module_tck.v	/^  input            vs_sdr;$/;"	p
vs_sdr	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            vs_sdr;$/;"	p
vs_udr	cpu_jtag_debug_module_sysclk.v	/^  input            vs_udr;$/;"	p
vs_udr	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  input            vs_udr;$/;"	p
vs_uir	cpu_jtag_debug_module_sysclk.v	/^  input            vs_uir;$/;"	p
vs_uir	cpu_jtag_debug_module_tck.v	/^  input            vs_uir;$/;"	p
vs_uir	verilog_copies/cpu_jtag_debug_module_sysclk.v	/^  input            vs_uir;$/;"	p
vs_uir	verilog_copies/cpu_jtag_debug_module_tck.v	/^  input            vs_uir;$/;"	p
wCount	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 USHORT  		    wCount;$/;"	m	struct:_CONTROL_XFER
wHubCharacteristics	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT       wHubCharacteristics;    \/\/ Hub Charateristics$/;"	m	struct:_USB_HUB_DESCRIPTOR
wIndex	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^  unsigned short int  wIndex;$/;"	m	struct:_device_request
wLength	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	IRQL_1 USHORT  		    wLength;$/;"	m	struct:_CONTROL_XFER
wLength	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	unsigned short int  wLength;$/;"	m	struct:_device_request
wMaxPacketSize	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    USHORT wMaxPacketSize;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
wMaxPacketSize3	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned int  wMaxPacketSize3;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
wMaxPacketSize4	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned int wMaxPacketSize4;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
wMaxPacketSize5	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned int wMaxPacketSize5;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
wMaxPacketSize6	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    unsigned int wMaxPacketSize6;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
wMaxPacketSize_P1_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P1_H;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P1_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P1_L;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P2_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P2_H;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P2_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P2_L;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P3_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P3_H;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P3_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P3_L;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P4_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P4_H;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wMaxPacketSize_P4_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wMaxPacketSize_P4_L;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wTotalLength_C_H	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR  wTotalLength_C_H;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wTotalLength_C_L	software/DE2_115_NIOS_DEVICE_LED/Usb.h	/^    UCHAR wTotalLength_C_L;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR_a
wValue	software/DE2_115_NIOS_DEVICE_LED/COMMON.h	/^	unsigned short int  wValue;$/;"	m	struct:_device_request
w_locked	altpll.v	/^	wire  w_locked;$/;"	n
w_locked	pll.v	/^	wire  w_locked;$/;"	n
w_locked	verilog_copies/altpll.v	/^	wire  w_locked;$/;"	n
w_locked	verilog_copies/pll.v	/^	wire  w_locked;$/;"	n
w_pfdena	altpll.v	/^	wire  w_pfdena;$/;"	n
w_pfdena	pll.v	/^	wire  w_pfdena;$/;"	n
w_pfdena	verilog_copies/altpll.v	/^	wire  w_pfdena;$/;"	n
w_pfdena	verilog_copies/pll.v	/^	wire  w_pfdena;$/;"	n
w_phasedone	altpll.v	/^	wire  w_phasedone;$/;"	n
w_phasedone	pll.v	/^	wire  w_phasedone;$/;"	n
w_phasedone	verilog_copies/altpll.v	/^	wire  w_phasedone;$/;"	n
w_phasedone	verilog_copies/pll.v	/^	wire  w_phasedone;$/;"	n
w_pll_areset_in	altpll.v	/^	wire  w_pll_areset_in;$/;"	n
w_pll_areset_in	pll.v	/^	wire  w_pll_areset_in;$/;"	n
w_pll_areset_in	verilog_copies/altpll.v	/^	wire  w_pll_areset_in;$/;"	n
w_pll_areset_in	verilog_copies/pll.v	/^	wire  w_pll_areset_in;$/;"	n
w_reset	altpll.v	/^	wire  w_reset;$/;"	n
w_reset	pll.v	/^	wire  w_reset;$/;"	n
w_reset	verilog_copies/altpll.v	/^	wire  w_reset;$/;"	n
w_reset	verilog_copies/pll.v	/^	wire  w_reset;$/;"	n
w_select_control	altpll.v	/^	wire  w_select_control;$/;"	n
w_select_control	pll.v	/^	wire  w_select_control;$/;"	n
w_select_control	verilog_copies/altpll.v	/^	wire  w_select_control;$/;"	n
w_select_control	verilog_copies/pll.v	/^	wire  w_select_control;$/;"	n
w_select_status	altpll.v	/^	wire  w_select_status;$/;"	n
w_select_status	pll.v	/^	wire  w_select_status;$/;"	n
w_select_status	verilog_copies/altpll.v	/^	wire  w_select_status;$/;"	n
w_select_status	verilog_copies/pll.v	/^	wire  w_select_status;$/;"	n
wait_for_DE2_115_SOPC_clock_0_in_counter	DE2_115_SOPC.v	/^  wire             wait_for_DE2_115_SOPC_clock_0_in_counter;$/;"	n
wait_for_DE2_115_SOPC_clock_0_in_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_DE2_115_SOPC_clock_0_in_counter;$/;"	n
wait_for_audio_avalon_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_audio_avalon_slave_counter;$/;"	n
wait_for_audio_avalon_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_audio_avalon_slave_counter;$/;"	n
wait_for_cfi_flash_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_cfi_flash_s1_counter;$/;"	n
wait_for_cfi_flash_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_cfi_flash_s1_counter;$/;"	n
wait_for_clock_crossing_io_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_clock_crossing_io_s1_counter;$/;"	n
wait_for_clock_crossing_io_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_clock_crossing_io_s1_counter;$/;"	n
wait_for_cpu_jtag_debug_module_counter	DE2_115_SOPC.v	/^  wire             wait_for_cpu_jtag_debug_module_counter;$/;"	n
wait_for_cpu_jtag_debug_module_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_cpu_jtag_debug_module_counter;$/;"	n
wait_for_eep_i2c_scl_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_eep_i2c_scl_s1_counter;$/;"	n
wait_for_eep_i2c_scl_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_eep_i2c_scl_s1_counter;$/;"	n
wait_for_eep_i2c_sda_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_eep_i2c_sda_s1_counter;$/;"	n
wait_for_eep_i2c_sda_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_eep_i2c_sda_s1_counter;$/;"	n
wait_for_i2c_scl_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_i2c_scl_s1_counter;$/;"	n
wait_for_i2c_scl_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_i2c_scl_s1_counter;$/;"	n
wait_for_i2c_sda_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_i2c_sda_s1_counter;$/;"	n
wait_for_i2c_sda_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_i2c_sda_s1_counter;$/;"	n
wait_for_ir_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_ir_s1_counter;$/;"	n
wait_for_ir_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_ir_s1_counter;$/;"	n
wait_for_jtag_uart_avalon_jtag_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_jtag_uart_avalon_jtag_slave_counter;$/;"	n
wait_for_jtag_uart_avalon_jtag_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_jtag_uart_avalon_jtag_slave_counter;$/;"	n
wait_for_key_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_key_s1_counter;$/;"	n
wait_for_key_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_key_s1_counter;$/;"	n
wait_for_lcd_control_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_lcd_control_slave_counter;$/;"	n
wait_for_lcd_control_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_lcd_control_slave_counter;$/;"	n
wait_for_ledg_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_ledg_s1_counter;$/;"	n
wait_for_ledg_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_ledg_s1_counter;$/;"	n
wait_for_ledr_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_ledr_s1_counter;$/;"	n
wait_for_ledr_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_ledr_s1_counter;$/;"	n
wait_for_onchip_memory2_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_onchip_memory2_s1_counter;$/;"	n
wait_for_onchip_memory2_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_onchip_memory2_s1_counter;$/;"	n
wait_for_pll_pll_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_pll_pll_slave_counter;$/;"	n
wait_for_pll_pll_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_pll_pll_slave_counter;$/;"	n
wait_for_rs232_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_rs232_s1_counter;$/;"	n
wait_for_rs232_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_rs232_s1_counter;$/;"	n
wait_for_sd_clk_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sd_clk_s1_counter;$/;"	n
wait_for_sd_clk_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sd_clk_s1_counter;$/;"	n
wait_for_sd_cmd_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sd_cmd_s1_counter;$/;"	n
wait_for_sd_cmd_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sd_cmd_s1_counter;$/;"	n
wait_for_sd_dat_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sd_dat_s1_counter;$/;"	n
wait_for_sd_dat_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sd_dat_s1_counter;$/;"	n
wait_for_sd_wp_n_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sd_wp_n_s1_counter;$/;"	n
wait_for_sd_wp_n_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sd_wp_n_s1_counter;$/;"	n
wait_for_sdram_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sdram_s1_counter;$/;"	n
wait_for_sdram_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sdram_s1_counter;$/;"	n
wait_for_seg7_avalon_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_seg7_avalon_slave_counter;$/;"	n
wait_for_seg7_avalon_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_seg7_avalon_slave_counter;$/;"	n
wait_for_sma_in_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sma_in_s1_counter;$/;"	n
wait_for_sma_in_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sma_in_s1_counter;$/;"	n
wait_for_sma_out_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sma_out_s1_counter;$/;"	n
wait_for_sma_out_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sma_out_s1_counter;$/;"	n
wait_for_sram_avalon_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_sram_avalon_slave_counter;$/;"	n
wait_for_sram_avalon_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sram_avalon_slave_counter;$/;"	n
wait_for_sw_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_sw_s1_counter;$/;"	n
wait_for_sw_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sw_s1_counter;$/;"	n
wait_for_sysid_control_slave_counter	DE2_115_SOPC.v	/^  wire             wait_for_sysid_control_slave_counter;$/;"	n
wait_for_sysid_control_slave_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_sysid_control_slave_counter;$/;"	n
wait_for_timer_s1_counter	DE2_115_SOPC.v	/^  wire             wait_for_timer_s1_counter;$/;"	n
wait_for_timer_s1_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_timer_s1_counter;$/;"	n
wait_for_usb_dc_counter	DE2_115_SOPC.v	/^  wire             wait_for_usb_dc_counter;$/;"	n
wait_for_usb_dc_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_usb_dc_counter;$/;"	n
wait_for_usb_hc_counter	DE2_115_SOPC.v	/^  wire             wait_for_usb_hc_counter;$/;"	n
wait_for_usb_hc_counter	verilog_copies/DE2_115_SOPC.v	/^  wire             wait_for_usb_hc_counter;$/;"	n
wait_one_clk	ip/TERASIC_AUDIO/AUDIO_ADC.v	/^reg								wait_one_clk;$/;"	r
we_n	sdram_test_component.v	/^  wire             we_n;$/;"	n
we_n	verilog_copies/sdram_test_component.v	/^  wire             we_n;$/;"	n
wfifo_empty	jtag_uart.v	/^  output           wfifo_empty;$/;"	p
wfifo_empty	jtag_uart.v	/^  wire             wfifo_empty;$/;"	n
wfifo_empty	verilog_copies/jtag_uart.v	/^  output           wfifo_empty;$/;"	p
wfifo_empty	verilog_copies/jtag_uart.v	/^  wire             wfifo_empty;$/;"	n
wfifo_used	jtag_uart.v	/^  output  [  5: 0] wfifo_used;$/;"	p
wfifo_used	jtag_uart.v	/^  wire    [  5: 0] wfifo_used;$/;"	n
wfifo_used	verilog_copies/jtag_uart.v	/^  output  [  5: 0] wfifo_used;$/;"	p
wfifo_used	verilog_copies/jtag_uart.v	/^  wire    [  5: 0] wfifo_used;$/;"	n
wire	audio.v	/^		input  wire        avs_s1_clk,           \/\/       clock_sink.clk$/;"	p
wire	audio.v	/^		input  wire        avs_s1_export_ADCDAT, \/\/                 .export$/;"	p
wire	audio.v	/^		input  wire        avs_s1_export_ADCLRC, \/\/                 .export$/;"	p
wire	audio.v	/^		input  wire        avs_s1_export_BCLK    \/\/                 .export$/;"	p
wire	audio.v	/^		input  wire        avs_s1_export_DACLRC, \/\/                 .export$/;"	p
wire	audio.v	/^		input  wire        avs_s1_read,          \/\/                 .read$/;"	p
wire	audio.v	/^		input  wire        avs_s1_reset,         \/\/ clock_sink_reset.reset$/;"	p
wire	audio.v	/^		input  wire        avs_s1_write,         \/\/                 .write$/;"	p
wire	audio.v	/^		input  wire [15:0] avs_s1_writedata,     \/\/                 .writedata$/;"	p
wire	audio.v	/^		input  wire [2:0]  avs_s1_address,       \/\/     avalon_slave.address$/;"	p
wire	audio.v	/^		output wire        avs_s1_export_DACDAT, \/\/                 .export$/;"	p
wire	audio.v	/^		output wire        avs_s1_export_XCK,    \/\/      conduit_end.export$/;"	p
wire	audio.v	/^		output wire [15:0] avs_s1_readdata,      \/\/                 .readdata$/;"	p
wire	seg7.v	/^		input  wire        s_clk,       \/\/       clock_sink.clk$/;"	p
wire	seg7.v	/^		input  wire        s_read,      \/\/                 .read$/;"	p
wire	seg7.v	/^		input  wire        s_reset      \/\/ clock_sink_reset.reset$/;"	p
wire	seg7.v	/^		input  wire        s_write,     \/\/                 .write$/;"	p
wire	seg7.v	/^		input  wire [2:0]  s_address,   \/\/     avalon_slave.address$/;"	p
wire	seg7.v	/^		input  wire [7:0]  s_writedata, \/\/                 .writedata$/;"	p
wire	seg7.v	/^		output wire [63:0] SEG7,        \/\/      conduit_end.export$/;"	p
wire	seg7.v	/^		output wire [7:0]  s_readdata,  \/\/                 .readdata$/;"	p
wire	sram.v	/^		inout  wire [15:0] SRAM_DQ,        \/\/       conduit_end.export$/;"	p
wire	sram.v	/^		input  wire        clk,            \/\/       clock_reset.clk$/;"	p
wire	sram.v	/^		input  wire        reset_n,        \/\/ clock_reset_reset.reset_n$/;"	p
wire	sram.v	/^		input  wire        s_chipselect_n, \/\/      avalon_slave.chipselect_n$/;"	p
wire	sram.v	/^		input  wire        s_read_n,       \/\/                  .read_n$/;"	p
wire	sram.v	/^		input  wire        s_write_n,      \/\/                  .write_n$/;"	p
wire	sram.v	/^		input  wire [15:0] s_writedata,    \/\/                  .writedata$/;"	p
wire	sram.v	/^		input  wire [19:0] s_address,      \/\/                  .address$/;"	p
wire	sram.v	/^		input  wire [1:0]  s_byteenable_n, \/\/                  .byteenable_n$/;"	p
wire	sram.v	/^		output wire        SRAM_CE_n,      \/\/                  .export$/;"	p
wire	sram.v	/^		output wire        SRAM_LB_n,      \/\/                  .export$/;"	p
wire	sram.v	/^		output wire        SRAM_OE_n       \/\/                  .export$/;"	p
wire	sram.v	/^		output wire        SRAM_UB_n,      \/\/                  .export$/;"	p
wire	sram.v	/^		output wire        SRAM_WE_n,      \/\/                  .export$/;"	p
wire	sram.v	/^		output wire [15:0] s_readdata,     \/\/                  .readdata$/;"	p
wire	sram.v	/^		output wire [19:0] SRAM_ADDR,      \/\/                  .export$/;"	p
wire	usb.v	/^		inout  wire [15:0] USB_DATA,                  \/\/    conduit_end.export$/;"	p
wire	usb.v	/^		input  wire        USB_INT0,                  \/\/               .export$/;"	p
wire	usb.v	/^		input  wire        USB_INT1                   \/\/               .export$/;"	p
wire	usb.v	/^		input  wire        avs_dc_address_iADDR,      \/\/               .address$/;"	p
wire	usb.v	/^		input  wire        avs_dc_chipselect_n_iCS_N, \/\/               .chipselect_n$/;"	p
wire	usb.v	/^		input  wire        avs_dc_clk_iCLK,           \/\/       dc_clock.clk$/;"	p
wire	usb.v	/^		input  wire        avs_dc_read_n_iRD_N,       \/\/               .read_n$/;"	p
wire	usb.v	/^		input  wire        avs_dc_reset_n_iRST_N,     \/\/ dc_clock_reset.reset_n$/;"	p
wire	usb.v	/^		input  wire        avs_dc_write_n_iWR_N,      \/\/               .write_n$/;"	p
wire	usb.v	/^		input  wire        avs_hc_address_iADDR,      \/\/               .address$/;"	p
wire	usb.v	/^		input  wire        avs_hc_chipselect_n_iCS_N, \/\/               .chipselect_n$/;"	p
wire	usb.v	/^		input  wire        avs_hc_clk_iCLK,           \/\/       hc_clock.clk$/;"	p
wire	usb.v	/^		input  wire        avs_hc_read_n_iRD_N,       \/\/               .read_n$/;"	p
wire	usb.v	/^		input  wire        avs_hc_reset_n_iRST_N,     \/\/ hc_clock_reset.reset_n$/;"	p
wire	usb.v	/^		input  wire        avs_hc_write_n_iWR_N,      \/\/               .write_n$/;"	p
wire	usb.v	/^		input  wire [15:0] avs_dc_writedata_iDATA,    \/\/             dc.writedata$/;"	p
wire	usb.v	/^		input  wire [15:0] avs_hc_writedata_iDATA,    \/\/             hc.writedata$/;"	p
wire	usb.v	/^		output wire        USB_CS_N,                  \/\/               .export$/;"	p
wire	usb.v	/^		output wire        USB_RD_N,                  \/\/               .export$/;"	p
wire	usb.v	/^		output wire        USB_RST_N,                 \/\/               .export$/;"	p
wire	usb.v	/^		output wire        USB_WR_N,                  \/\/               .export$/;"	p
wire	usb.v	/^		output wire        avs_dc_irq_n_oINT0_N,      \/\/         dc_irq.irq_n$/;"	p
wire	usb.v	/^		output wire        avs_hc_irq_n_oINT0_N,      \/\/         hc_irq.irq_n$/;"	p
wire	usb.v	/^		output wire [15:0] avs_dc_readdata_oDATA,     \/\/               .readdata$/;"	p
wire	usb.v	/^		output wire [15:0] avs_hc_readdata_oDATA,     \/\/               .readdata$/;"	p
wire	usb.v	/^		output wire [1:0]  USB_ADDR,                  \/\/               .export$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_clk,           \/\/       clock_sink.clk$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_export_ADCDAT, \/\/                 .export$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_export_ADCLRC, \/\/                 .export$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_export_BCLK    \/\/                 .export$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_export_DACLRC, \/\/                 .export$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_read,          \/\/                 .read$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_reset,         \/\/ clock_sink_reset.reset$/;"	p
wire	verilog_copies/audio.v	/^		input  wire        avs_s1_write,         \/\/                 .write$/;"	p
wire	verilog_copies/audio.v	/^		input  wire [15:0] avs_s1_writedata,     \/\/                 .writedata$/;"	p
wire	verilog_copies/audio.v	/^		input  wire [2:0]  avs_s1_address,       \/\/     avalon_slave.address$/;"	p
wire	verilog_copies/audio.v	/^		output wire        avs_s1_export_DACDAT, \/\/                 .export$/;"	p
wire	verilog_copies/audio.v	/^		output wire        avs_s1_export_XCK,    \/\/      conduit_end.export$/;"	p
wire	verilog_copies/audio.v	/^		output wire [15:0] avs_s1_readdata,      \/\/                 .readdata$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire        s_clk,       \/\/       clock_sink.clk$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire        s_read,      \/\/                 .read$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire        s_reset      \/\/ clock_sink_reset.reset$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire        s_write,     \/\/                 .write$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire [2:0]  s_address,   \/\/     avalon_slave.address$/;"	p
wire	verilog_copies/seg7.v	/^		input  wire [7:0]  s_writedata, \/\/                 .writedata$/;"	p
wire	verilog_copies/seg7.v	/^		output wire [63:0] SEG7,        \/\/      conduit_end.export$/;"	p
wire	verilog_copies/seg7.v	/^		output wire [7:0]  s_readdata,  \/\/                 .readdata$/;"	p
wire	verilog_copies/sram.v	/^		inout  wire [15:0] SRAM_DQ,        \/\/       conduit_end.export$/;"	p
wire	verilog_copies/sram.v	/^		input  wire        clk,            \/\/       clock_reset.clk$/;"	p
wire	verilog_copies/sram.v	/^		input  wire        reset_n,        \/\/ clock_reset_reset.reset_n$/;"	p
wire	verilog_copies/sram.v	/^		input  wire        s_chipselect_n, \/\/      avalon_slave.chipselect_n$/;"	p
wire	verilog_copies/sram.v	/^		input  wire        s_read_n,       \/\/                  .read_n$/;"	p
wire	verilog_copies/sram.v	/^		input  wire        s_write_n,      \/\/                  .write_n$/;"	p
wire	verilog_copies/sram.v	/^		input  wire [15:0] s_writedata,    \/\/                  .writedata$/;"	p
wire	verilog_copies/sram.v	/^		input  wire [19:0] s_address,      \/\/                  .address$/;"	p
wire	verilog_copies/sram.v	/^		input  wire [1:0]  s_byteenable_n, \/\/                  .byteenable_n$/;"	p
wire	verilog_copies/sram.v	/^		output wire        SRAM_CE_n,      \/\/                  .export$/;"	p
wire	verilog_copies/sram.v	/^		output wire        SRAM_LB_n,      \/\/                  .export$/;"	p
wire	verilog_copies/sram.v	/^		output wire        SRAM_OE_n       \/\/                  .export$/;"	p
wire	verilog_copies/sram.v	/^		output wire        SRAM_UB_n,      \/\/                  .export$/;"	p
wire	verilog_copies/sram.v	/^		output wire        SRAM_WE_n,      \/\/                  .export$/;"	p
wire	verilog_copies/sram.v	/^		output wire [15:0] s_readdata,     \/\/                  .readdata$/;"	p
wire	verilog_copies/sram.v	/^		output wire [19:0] SRAM_ADDR,      \/\/                  .export$/;"	p
wire	verilog_copies/usb.v	/^		inout  wire [15:0] USB_DATA,                  \/\/    conduit_end.export$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        USB_INT0,                  \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        USB_INT1                   \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_address_iADDR,      \/\/               .address$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_chipselect_n_iCS_N, \/\/               .chipselect_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_clk_iCLK,           \/\/       dc_clock.clk$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_read_n_iRD_N,       \/\/               .read_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_reset_n_iRST_N,     \/\/ dc_clock_reset.reset_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_dc_write_n_iWR_N,      \/\/               .write_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_address_iADDR,      \/\/               .address$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_chipselect_n_iCS_N, \/\/               .chipselect_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_clk_iCLK,           \/\/       hc_clock.clk$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_read_n_iRD_N,       \/\/               .read_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_reset_n_iRST_N,     \/\/ hc_clock_reset.reset_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire        avs_hc_write_n_iWR_N,      \/\/               .write_n$/;"	p
wire	verilog_copies/usb.v	/^		input  wire [15:0] avs_dc_writedata_iDATA,    \/\/             dc.writedata$/;"	p
wire	verilog_copies/usb.v	/^		input  wire [15:0] avs_hc_writedata_iDATA,    \/\/             hc.writedata$/;"	p
wire	verilog_copies/usb.v	/^		output wire        USB_CS_N,                  \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		output wire        USB_RD_N,                  \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		output wire        USB_RST_N,                 \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		output wire        USB_WR_N,                  \/\/               .export$/;"	p
wire	verilog_copies/usb.v	/^		output wire        avs_dc_irq_n_oINT0_N,      \/\/         dc_irq.irq_n$/;"	p
wire	verilog_copies/usb.v	/^		output wire        avs_hc_irq_n_oINT0_N,      \/\/         hc_irq.irq_n$/;"	p
wire	verilog_copies/usb.v	/^		output wire [15:0] avs_dc_readdata_oDATA,     \/\/               .readdata$/;"	p
wire	verilog_copies/usb.v	/^		output wire [15:0] avs_hc_readdata_oDATA,     \/\/               .readdata$/;"	p
wire	verilog_copies/usb.v	/^		output wire [1:0]  USB_ADDR,                  \/\/               .export$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       clk,         \/\/   clock_sink.clk$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       reset_n      \/\/             .reset_n$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       s_cs_n,      \/\/             .chipselect_n$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       s_read,      \/\/             .read$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       s_write,     \/\/ avalon_slave.write$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire       vga_clk,     \/\/  conduit_end.export$/;"	p
wire	verilog_copies/vpg.v	/^		input  wire [7:0] s_writedata, \/\/             .writedata$/;"	p
wire	verilog_copies/vpg.v	/^		output wire       vga_de,      \/\/             .export$/;"	p
wire	verilog_copies/vpg.v	/^		output wire       vga_hs,      \/\/             .export$/;"	p
wire	verilog_copies/vpg.v	/^		output wire       vga_vs,      \/\/             .export$/;"	p
wire	verilog_copies/vpg.v	/^		output wire [7:0] s_readdata,  \/\/             .readdata$/;"	p
wire	verilog_copies/vpg.v	/^		output wire [7:0] vga_b,       \/\/             .export$/;"	p
wire	verilog_copies/vpg.v	/^		output wire [7:0] vga_g,       \/\/             .export$/;"	p
wire	verilog_copies/vpg.v	/^		output wire [7:0] vga_r,       \/\/             .export$/;"	p
wire	vpg.v	/^		input  wire       clk,         \/\/   clock_sink.clk$/;"	p
wire	vpg.v	/^		input  wire       reset_n      \/\/             .reset_n$/;"	p
wire	vpg.v	/^		input  wire       s_cs_n,      \/\/             .chipselect_n$/;"	p
wire	vpg.v	/^		input  wire       s_read,      \/\/             .read$/;"	p
wire	vpg.v	/^		input  wire       s_write,     \/\/ avalon_slave.write$/;"	p
wire	vpg.v	/^		input  wire       vga_clk,     \/\/  conduit_end.export$/;"	p
wire	vpg.v	/^		input  wire [7:0] s_writedata, \/\/             .writedata$/;"	p
wire	vpg.v	/^		output wire       vga_de,      \/\/             .export$/;"	p
wire	vpg.v	/^		output wire       vga_hs,      \/\/             .export$/;"	p
wire	vpg.v	/^		output wire       vga_vs,      \/\/             .export$/;"	p
wire	vpg.v	/^		output wire [7:0] s_readdata,  \/\/             .readdata$/;"	p
wire	vpg.v	/^		output wire [7:0] vga_b,       \/\/             .export$/;"	p
wire	vpg.v	/^		output wire [7:0] vga_g,       \/\/             .export$/;"	p
wire	vpg.v	/^		output wire [7:0] vga_r,       \/\/             .export$/;"	p
wire_dffpipe3_q	altpll.v	/^	wire  [0:0]   wire_dffpipe3_q;$/;"	n
wire_dffpipe3_q	pll.v	/^	wire  [0:0]   wire_dffpipe3_q;$/;"	n
wire_dffpipe3_q	verilog_copies/altpll.v	/^	wire  [0:0]   wire_dffpipe3_q;$/;"	n
wire_dffpipe3_q	verilog_copies/pll.v	/^	wire  [0:0]   wire_dffpipe3_q;$/;"	n
wire_pfdena_reg_ena	altpll.v	/^	wire	wire_pfdena_reg_ena;$/;"	n
wire_pfdena_reg_ena	pll.v	/^	wire	wire_pfdena_reg_ena;$/;"	n
wire_pfdena_reg_ena	verilog_copies/altpll.v	/^	wire	wire_pfdena_reg_ena;$/;"	n
wire_pfdena_reg_ena	verilog_copies/pll.v	/^	wire	wire_pfdena_reg_ena;$/;"	n
wire_pll7_clk	altpll.v	/^	wire  [4:0]   wire_pll7_clk;$/;"	n
wire_pll7_clk	pll.v	/^	wire  [4:0]   wire_pll7_clk;$/;"	n
wire_pll7_clk	verilog_copies/altpll.v	/^	wire  [4:0]   wire_pll7_clk;$/;"	n
wire_pll7_clk	verilog_copies/pll.v	/^	wire  [4:0]   wire_pll7_clk;$/;"	n
wire_pll7_fbout	altpll.v	/^	wire  wire_pll7_fbout;$/;"	n
wire_pll7_fbout	pll.v	/^	wire  wire_pll7_fbout;$/;"	n
wire_pll7_fbout	verilog_copies/altpll.v	/^	wire  wire_pll7_fbout;$/;"	n
wire_pll7_fbout	verilog_copies/pll.v	/^	wire  wire_pll7_fbout;$/;"	n
wire_pll7_locked	altpll.v	/^	wire  wire_pll7_locked;$/;"	n
wire_pll7_locked	pll.v	/^	wire  wire_pll7_locked;$/;"	n
wire_pll7_locked	verilog_copies/altpll.v	/^	wire  wire_pll7_locked;$/;"	n
wire_pll7_locked	verilog_copies/pll.v	/^	wire  wire_pll7_locked;$/;"	n
wire_sd1_clk	altpll.v	/^	wire  [4:0]   wire_sd1_clk;$/;"	n
wire_sd1_clk	pll.v	/^	wire  [4:0]   wire_sd1_clk;$/;"	n
wire_sd1_clk	verilog_copies/altpll.v	/^	wire  [4:0]   wire_sd1_clk;$/;"	n
wire_sd1_clk	verilog_copies/pll.v	/^	wire  [4:0]   wire_sd1_clk;$/;"	n
wire_sd1_locked	altpll.v	/^	wire  wire_sd1_locked;$/;"	n
wire_sd1_locked	pll.v	/^	wire  wire_sd1_locked;$/;"	n
wire_sd1_locked	verilog_copies/altpll.v	/^	wire  wire_sd1_locked;$/;"	n
wire_sd1_locked	verilog_copies/pll.v	/^	wire  wire_sd1_locked;$/;"	n
wire_stdsync2_dout	altpll.v	/^	wire  wire_stdsync2_dout;$/;"	n
wire_stdsync2_dout	pll.v	/^	wire  wire_stdsync2_dout;$/;"	n
wire_stdsync2_dout	verilog_copies/altpll.v	/^	wire  wire_stdsync2_dout;$/;"	n
wire_stdsync2_dout	verilog_copies/pll.v	/^	wire  wire_stdsync2_dout;$/;"	n
woverflow	jtag_uart.v	/^  reg              woverflow;$/;"	r
woverflow	verilog_copies/jtag_uart.v	/^  reg              woverflow;$/;"	r
wr	sdram.v	/^  input            wr;$/;"	p
wr	verilog_copies/sdram.v	/^  input            wr;$/;"	p
wr_address	sdram.v	/^  reg              wr_address;$/;"	r
wr_address	verilog_copies/sdram.v	/^  reg              wr_address;$/;"	r
wr_data	sdram.v	/^  input   [ 61: 0] wr_data;$/;"	p
wr_data	verilog_copies/sdram.v	/^  input   [ 61: 0] wr_data;$/;"	p
wr_rfifo	jtag_uart.v	/^  input            wr_rfifo;$/;"	p
wr_rfifo	jtag_uart.v	/^  wire             wr_rfifo;$/;"	n
wr_rfifo	verilog_copies/jtag_uart.v	/^  input            wr_rfifo;$/;"	p
wr_rfifo	verilog_copies/jtag_uart.v	/^  wire             wr_rfifo;$/;"	n
wraddress	DE2_115_SOPC.v	/^  input   [ 22: 0] wraddress;$/;"	p
wraddress	sdram_test_component.v	/^  input   [ 24: 0] wraddress;$/;"	p
wraddress	verilog_copies/DE2_115_SOPC.v	/^  input   [ 22: 0] wraddress;$/;"	p
wraddress	verilog_copies/sdram_test_component.v	/^  input   [ 24: 0] wraddress;$/;"	p
wrclk	clock_crossing_io.v	/^  input            wrclk;$/;"	p
wrclk	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	  wrclk;$/;"	p
wrclk	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	  wrclk;$/;"	p
wrclk	verilog_copies/clock_crossing_io.v	/^  input            wrclk;$/;"	p
wrclock	DE2_115_SOPC.v	/^  input            wrclock;$/;"	p
wrclock	sdram_test_component.v	/^  input            wrclock;$/;"	p
wrclock	verilog_copies/DE2_115_SOPC.v	/^  input            wrclock;$/;"	p
wrclock	verilog_copies/sdram_test_component.v	/^  input            wrclock;$/;"	p
wren	DE2_115_SOPC.v	/^  input            wren;$/;"	p
wren	onchip_memory2.v	/^  wire             wren;$/;"	n
wren	sdram_test_component.v	/^  input            wren;$/;"	p
wren	verilog_copies/DE2_115_SOPC.v	/^  input            wren;$/;"	p
wren	verilog_copies/onchip_memory2.v	/^  wire             wren;$/;"	n
wren	verilog_copies/sdram_test_component.v	/^  input            wren;$/;"	p
wrfull	clock_crossing_io.v	/^  output           wrfull;$/;"	p
wrfull	clock_crossing_io.v	/^  wire             wrfull;$/;"	n
wrfull	ip/TERASIC_AUDIO/audio_fifo.v	/^	output	  wrfull;$/;"	p
wrfull	ip/TERASIC_AUDIO/audio_fifo.v	/^	wire  wrfull = sub_wire1;$/;"	n
wrfull	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	output	  wrfull;$/;"	p
wrfull	verilog_copies/clock_crossing_io.v	/^  output           wrfull;$/;"	p
wrfull	verilog_copies/clock_crossing_io.v	/^  wire             wrfull;$/;"	n
write	DE2_115_SOPC.v	/^  input            write;$/;"	p
write	altpll.v	/^	input   write;$/;"	p
write	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input						write;$/;"	p
write	lcd.v	/^  input            write;$/;"	p
write	onchip_memory2.v	/^  input            write;$/;"	p
write	pll.v	/^	input   write;$/;"	p
write	verilog_copies/DE2_115_SOPC.v	/^  input            write;$/;"	p
write	verilog_copies/altpll.v	/^	input   write;$/;"	p
write	verilog_copies/lcd.v	/^  input            write;$/;"	p
write	verilog_copies/onchip_memory2.v	/^  input            write;$/;"	p
write	verilog_copies/pll.v	/^	input   write;$/;"	p
write_data	ip/TERASIC_SEG7/SEG7_IF.v	/^reg		[7:0]				write_data;$/;"	r
write_n	DE2_115_SOPC.v	/^  input            write_n;$/;"	p
write_n	eep_i2c_scl.v	/^  input            write_n;$/;"	p
write_n	eep_i2c_sda.v	/^  input            write_n;$/;"	p
write_n	i2c_scl.v	/^  input            write_n;$/;"	p
write_n	i2c_sda.v	/^  input            write_n;$/;"	p
write_n	key.v	/^  input            write_n;$/;"	p
write_n	ledg.v	/^  input            write_n;$/;"	p
write_n	ledr.v	/^  input            write_n;$/;"	p
write_n	rs232.v	/^  input            write_n;$/;"	p
write_n	sd_clk.v	/^  input            write_n;$/;"	p
write_n	sd_cmd.v	/^  input            write_n;$/;"	p
write_n	sd_dat.v	/^  input            write_n;$/;"	p
write_n	sma_out.v	/^  input            write_n;$/;"	p
write_n	sw.v	/^  input            write_n;$/;"	p
write_n	timer.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/DE2_115_SOPC.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/eep_i2c_scl.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/eep_i2c_sda.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/i2c_scl.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/i2c_sda.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/key.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/ledg.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/ledr.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/rs232.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/sd_clk.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/sd_cmd.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/sd_dat.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/sma_out.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/sw.v	/^  input            write_n;$/;"	p
write_n	verilog_copies/timer.v	/^  input            write_n;$/;"	p
write_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  output           write_n_to_the_cfi_flash;$/;"	p
write_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  reg              write_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
write_n_to_the_cfi_flash	DE2_115_SOPC.v	/^  wire             write_n_to_the_cfi_flash;$/;"	n
write_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  output           write_n_to_the_cfi_flash;$/;"	p
write_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  reg              write_n_to_the_cfi_flash \/* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON"  *\/;$/;"	r
write_n_to_the_cfi_flash	verilog_copies/DE2_115_SOPC.v	/^  wire             write_n_to_the_cfi_flash;$/;"	n
writedata	altpll.v	/^	input   [31:0]  writedata;$/;"	p
writedata	eep_i2c_scl.v	/^  input            writedata;$/;"	p
writedata	eep_i2c_sda.v	/^  input            writedata;$/;"	p
writedata	i2c_scl.v	/^  input            writedata;$/;"	p
writedata	i2c_sda.v	/^  input            writedata;$/;"	p
writedata	ip/TERASIC_AUDIO/AUDIO_DAC.v	/^input	[(DATA_WIDTH-1):0]	writedata;$/;"	p
writedata	key.v	/^  input   [  3: 0] writedata;$/;"	p
writedata	lcd.v	/^  input   [  7: 0] writedata;$/;"	p
writedata	ledg.v	/^  input   [  8: 0] writedata;$/;"	p
writedata	ledr.v	/^  input   [ 17: 0] writedata;$/;"	p
writedata	onchip_memory2.v	/^  input   [ 31: 0] writedata;$/;"	p
writedata	pll.v	/^	input   [31:0]  writedata;$/;"	p
writedata	rs232.v	/^  input   [ 15: 0] writedata;$/;"	p
writedata	sd_clk.v	/^  input            writedata;$/;"	p
writedata	sd_cmd.v	/^  input            writedata;$/;"	p
writedata	sd_dat.v	/^  input   [  3: 0] writedata;$/;"	p
writedata	sma_out.v	/^  input            writedata;$/;"	p
writedata	sw.v	/^  input   [ 17: 0] writedata;$/;"	p
writedata	timer.v	/^  input   [ 15: 0] writedata;$/;"	p
writedata	verilog_copies/altpll.v	/^	input   [31:0]  writedata;$/;"	p
writedata	verilog_copies/eep_i2c_scl.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/eep_i2c_sda.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/i2c_scl.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/i2c_sda.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/key.v	/^  input   [  3: 0] writedata;$/;"	p
writedata	verilog_copies/lcd.v	/^  input   [  7: 0] writedata;$/;"	p
writedata	verilog_copies/ledg.v	/^  input   [  8: 0] writedata;$/;"	p
writedata	verilog_copies/ledr.v	/^  input   [ 17: 0] writedata;$/;"	p
writedata	verilog_copies/onchip_memory2.v	/^  input   [ 31: 0] writedata;$/;"	p
writedata	verilog_copies/pll.v	/^	input   [31:0]  writedata;$/;"	p
writedata	verilog_copies/rs232.v	/^  input   [ 15: 0] writedata;$/;"	p
writedata	verilog_copies/sd_clk.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/sd_cmd.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/sd_dat.v	/^  input   [  3: 0] writedata;$/;"	p
writedata	verilog_copies/sma_out.v	/^  input            writedata;$/;"	p
writedata	verilog_copies/sw.v	/^  input   [ 17: 0] writedata;$/;"	p
writedata	verilog_copies/timer.v	/^  input   [ 15: 0] writedata;$/;"	p
wrreq	clock_crossing_io.v	/^  input            wrreq;$/;"	p
wrreq	ip/TERASIC_AUDIO/audio_fifo.v	/^	input	  wrreq;$/;"	p
wrreq	ip/TERASIC_AUDIO/audio_fifo_bb.v	/^	input	  wrreq;$/;"	p
wrreq	verilog_copies/clock_crossing_io.v	/^  input            wrreq;$/;"	p
wrusedw	clock_crossing_io.v	/^  output  [  7: 0] wrusedw;$/;"	p
wrusedw	clock_crossing_io.v	/^  wire    [  7: 0] wrusedw;$/;"	n
wrusedw	verilog_copies/clock_crossing_io.v	/^  output  [  7: 0] wrusedw;$/;"	p
wrusedw	verilog_copies/clock_crossing_io.v	/^  wire    [  7: 0] wrusedw;$/;"	n
xDEBUG_AUDIO	software/DE2_115_NIOS_DEVICE_LED/debug.h	21;"	d
xDEBUG_FAT	software/DE2_115_NIOS_DEVICE_LED/debug.h	24;"	d
xDEBUG_PS2	software/DE2_115_NIOS_DEVICE_LED/debug.h	32;"	d
xDEBUG_SDCARD	software/DE2_115_NIOS_DEVICE_LED/debug.h	23;"	d
xDEBUG_USB_HAL4D13	software/DE2_115_NIOS_DEVICE_LED/debug.h	28;"	d
xDEBUG_USB_LB	software/DE2_115_NIOS_DEVICE_LED/debug.h	30;"	d
xDEBUG_USB_MOUSE	software/DE2_115_NIOS_DEVICE_LED/debug.h	31;"	d
xDEBUG_USB_PORT	software/DE2_115_NIOS_DEVICE_LED/debug.h	26;"	d
xDEBUG_USB_PTD	software/DE2_115_NIOS_DEVICE_LED/debug.h	27;"	d
xDEBUG_USB_REG	software/DE2_115_NIOS_DEVICE_LED/debug.h	29;"	d
xENABLE_UART_DEBUG	software/DE2_115_NIOS_DEVICE_LED/debug.h	15;"	d
za_cannotrefresh	sdram.v	/^  reg              za_cannotrefresh;$/;"	r
za_cannotrefresh	verilog_copies/sdram.v	/^  reg              za_cannotrefresh;$/;"	r
za_data	sdram.v	/^  output  [ 31: 0] za_data;$/;"	p
za_data	sdram.v	/^  reg     [ 31: 0] za_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_INPUT_REGISTER=ON"  *\/;$/;"	r
za_data	verilog_copies/sdram.v	/^  output  [ 31: 0] za_data;$/;"	p
za_data	verilog_copies/sdram.v	/^  reg     [ 31: 0] za_data \/* synthesis ALTERA_ATTRIBUTE = "FAST_INPUT_REGISTER=ON"  *\/;$/;"	r
za_valid	sdram.v	/^  output           za_valid;$/;"	p
za_valid	sdram.v	/^  reg              za_valid;$/;"	r
za_valid	verilog_copies/sdram.v	/^  output           za_valid;$/;"	p
za_valid	verilog_copies/sdram.v	/^  reg              za_valid;$/;"	r
za_waitrequest	sdram.v	/^  output           za_waitrequest;$/;"	p
za_waitrequest	sdram.v	/^  wire             za_waitrequest;$/;"	n
za_waitrequest	verilog_copies/sdram.v	/^  output           za_waitrequest;$/;"	p
za_waitrequest	verilog_copies/sdram.v	/^  wire             za_waitrequest;$/;"	n
zs_addr	sdram.v	/^  output  [ 12: 0] zs_addr;$/;"	p
zs_addr	sdram.v	/^  wire    [ 12: 0] zs_addr;$/;"	n
zs_addr	sdram_test_component.v	/^  input   [ 12: 0] zs_addr;$/;"	p
zs_addr	verilog_copies/sdram.v	/^  output  [ 12: 0] zs_addr;$/;"	p
zs_addr	verilog_copies/sdram.v	/^  wire    [ 12: 0] zs_addr;$/;"	n
zs_addr	verilog_copies/sdram_test_component.v	/^  input   [ 12: 0] zs_addr;$/;"	p
zs_addr_from_the_sdram	DE2_115_SOPC.v	/^  output  [ 12: 0] zs_addr_from_the_sdram;$/;"	p
zs_addr_from_the_sdram	DE2_115_SOPC.v	/^  wire    [ 12: 0] zs_addr_from_the_sdram;$/;"	n
zs_addr_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output  [ 12: 0] zs_addr_from_the_sdram;$/;"	p
zs_addr_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 12: 0] zs_addr_from_the_sdram;$/;"	n
zs_ba	sdram.v	/^  output  [  1: 0] zs_ba;$/;"	p
zs_ba	sdram.v	/^  wire    [  1: 0] zs_ba;$/;"	n
zs_ba	sdram_test_component.v	/^  input   [  1: 0] zs_ba;$/;"	p
zs_ba	verilog_copies/sdram.v	/^  output  [  1: 0] zs_ba;$/;"	p
zs_ba	verilog_copies/sdram.v	/^  wire    [  1: 0] zs_ba;$/;"	n
zs_ba	verilog_copies/sdram_test_component.v	/^  input   [  1: 0] zs_ba;$/;"	p
zs_ba_from_the_sdram	DE2_115_SOPC.v	/^  output  [  1: 0] zs_ba_from_the_sdram;$/;"	p
zs_ba_from_the_sdram	DE2_115_SOPC.v	/^  wire    [  1: 0] zs_ba_from_the_sdram;$/;"	n
zs_ba_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output  [  1: 0] zs_ba_from_the_sdram;$/;"	p
zs_ba_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire    [  1: 0] zs_ba_from_the_sdram;$/;"	n
zs_cas_n	sdram.v	/^  output           zs_cas_n;$/;"	p
zs_cas_n	sdram.v	/^  wire             zs_cas_n;$/;"	n
zs_cas_n	sdram_test_component.v	/^  input            zs_cas_n;$/;"	p
zs_cas_n	verilog_copies/sdram.v	/^  output           zs_cas_n;$/;"	p
zs_cas_n	verilog_copies/sdram.v	/^  wire             zs_cas_n;$/;"	n
zs_cas_n	verilog_copies/sdram_test_component.v	/^  input            zs_cas_n;$/;"	p
zs_cas_n_from_the_sdram	DE2_115_SOPC.v	/^  output           zs_cas_n_from_the_sdram;$/;"	p
zs_cas_n_from_the_sdram	DE2_115_SOPC.v	/^  wire             zs_cas_n_from_the_sdram;$/;"	n
zs_cas_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           zs_cas_n_from_the_sdram;$/;"	p
zs_cas_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             zs_cas_n_from_the_sdram;$/;"	n
zs_cke	sdram.v	/^  output           zs_cke;$/;"	p
zs_cke	sdram.v	/^  wire             zs_cke;$/;"	n
zs_cke	sdram_test_component.v	/^  input            zs_cke;$/;"	p
zs_cke	verilog_copies/sdram.v	/^  output           zs_cke;$/;"	p
zs_cke	verilog_copies/sdram.v	/^  wire             zs_cke;$/;"	n
zs_cke	verilog_copies/sdram_test_component.v	/^  input            zs_cke;$/;"	p
zs_cke_from_the_sdram	DE2_115_SOPC.v	/^  output           zs_cke_from_the_sdram;$/;"	p
zs_cke_from_the_sdram	DE2_115_SOPC.v	/^  wire             zs_cke_from_the_sdram;$/;"	n
zs_cke_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           zs_cke_from_the_sdram;$/;"	p
zs_cke_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             zs_cke_from_the_sdram;$/;"	n
zs_cs_n	sdram.v	/^  output           zs_cs_n;$/;"	p
zs_cs_n	sdram.v	/^  wire             zs_cs_n;$/;"	n
zs_cs_n	sdram_test_component.v	/^  input            zs_cs_n;$/;"	p
zs_cs_n	verilog_copies/sdram.v	/^  output           zs_cs_n;$/;"	p
zs_cs_n	verilog_copies/sdram.v	/^  wire             zs_cs_n;$/;"	n
zs_cs_n	verilog_copies/sdram_test_component.v	/^  input            zs_cs_n;$/;"	p
zs_cs_n_from_the_sdram	DE2_115_SOPC.v	/^  output           zs_cs_n_from_the_sdram;$/;"	p
zs_cs_n_from_the_sdram	DE2_115_SOPC.v	/^  wire             zs_cs_n_from_the_sdram;$/;"	n
zs_cs_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           zs_cs_n_from_the_sdram;$/;"	p
zs_cs_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             zs_cs_n_from_the_sdram;$/;"	n
zs_dq	sdram.v	/^  inout   [ 31: 0] zs_dq;$/;"	p
zs_dq	sdram.v	/^  wire    [ 31: 0] zs_dq;$/;"	n
zs_dq	sdram_test_component.v	/^  inout   [ 31: 0] zs_dq;$/;"	p
zs_dq	sdram_test_component.v	/^  wire    [ 31: 0] zs_dq;$/;"	n
zs_dq	verilog_copies/sdram.v	/^  inout   [ 31: 0] zs_dq;$/;"	p
zs_dq	verilog_copies/sdram.v	/^  wire    [ 31: 0] zs_dq;$/;"	n
zs_dq	verilog_copies/sdram_test_component.v	/^  inout   [ 31: 0] zs_dq;$/;"	p
zs_dq	verilog_copies/sdram_test_component.v	/^  wire    [ 31: 0] zs_dq;$/;"	n
zs_dq_to_and_from_the_sdram	DE2_115_SOPC.v	/^  inout   [ 31: 0] zs_dq_to_and_from_the_sdram;$/;"	p
zs_dq_to_and_from_the_sdram	DE2_115_SOPC.v	/^  wire    [ 31: 0] zs_dq_to_and_from_the_sdram;$/;"	n
zs_dq_to_and_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  inout   [ 31: 0] zs_dq_to_and_from_the_sdram;$/;"	p
zs_dq_to_and_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire    [ 31: 0] zs_dq_to_and_from_the_sdram;$/;"	n
zs_dqm	sdram.v	/^  output  [  3: 0] zs_dqm;$/;"	p
zs_dqm	sdram.v	/^  wire    [  3: 0] zs_dqm;$/;"	n
zs_dqm	sdram_test_component.v	/^  input   [  3: 0] zs_dqm;$/;"	p
zs_dqm	verilog_copies/sdram.v	/^  output  [  3: 0] zs_dqm;$/;"	p
zs_dqm	verilog_copies/sdram.v	/^  wire    [  3: 0] zs_dqm;$/;"	n
zs_dqm	verilog_copies/sdram_test_component.v	/^  input   [  3: 0] zs_dqm;$/;"	p
zs_dqm_from_the_sdram	DE2_115_SOPC.v	/^  output  [  3: 0] zs_dqm_from_the_sdram;$/;"	p
zs_dqm_from_the_sdram	DE2_115_SOPC.v	/^  wire    [  3: 0] zs_dqm_from_the_sdram;$/;"	n
zs_dqm_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output  [  3: 0] zs_dqm_from_the_sdram;$/;"	p
zs_dqm_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire    [  3: 0] zs_dqm_from_the_sdram;$/;"	n
zs_ras_n	sdram.v	/^  output           zs_ras_n;$/;"	p
zs_ras_n	sdram.v	/^  wire             zs_ras_n;$/;"	n
zs_ras_n	sdram_test_component.v	/^  input            zs_ras_n;$/;"	p
zs_ras_n	verilog_copies/sdram.v	/^  output           zs_ras_n;$/;"	p
zs_ras_n	verilog_copies/sdram.v	/^  wire             zs_ras_n;$/;"	n
zs_ras_n	verilog_copies/sdram_test_component.v	/^  input            zs_ras_n;$/;"	p
zs_ras_n_from_the_sdram	DE2_115_SOPC.v	/^  output           zs_ras_n_from_the_sdram;$/;"	p
zs_ras_n_from_the_sdram	DE2_115_SOPC.v	/^  wire             zs_ras_n_from_the_sdram;$/;"	n
zs_ras_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           zs_ras_n_from_the_sdram;$/;"	p
zs_ras_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             zs_ras_n_from_the_sdram;$/;"	n
zs_we_n	sdram.v	/^  output           zs_we_n;$/;"	p
zs_we_n	sdram.v	/^  wire             zs_we_n;$/;"	n
zs_we_n	sdram_test_component.v	/^  input            zs_we_n;$/;"	p
zs_we_n	verilog_copies/sdram.v	/^  output           zs_we_n;$/;"	p
zs_we_n	verilog_copies/sdram.v	/^  wire             zs_we_n;$/;"	n
zs_we_n	verilog_copies/sdram_test_component.v	/^  input            zs_we_n;$/;"	p
zs_we_n_from_the_sdram	DE2_115_SOPC.v	/^  output           zs_we_n_from_the_sdram;$/;"	p
zs_we_n_from_the_sdram	DE2_115_SOPC.v	/^  wire             zs_we_n_from_the_sdram;$/;"	n
zs_we_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  output           zs_we_n_from_the_sdram;$/;"	p
zs_we_n_from_the_sdram	verilog_copies/DE2_115_SOPC.v	/^  wire             zs_we_n_from_the_sdram;$/;"	n
