<stg><name>pointwise_conv2d_fix.1</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="12" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i11 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:2  %phi_mul1_cast = zext i11 %phi_mul1 to i12

]]></Node>
<StgValue><ssdm name="phi_mul1_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:3  %next_mul2 = add i11 %phi_mul1, 196

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %exitcond3 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d_2 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond3, label %5, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_17 = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %tmp_18 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader4.preheader:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:5  %buffer_cast = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="buffer_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:6  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i4 %out_h, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %out_h_2 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %p_shl1_cast = zext i5 %p_shl1 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp_19 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader:5  %tmp_22_cast = sext i9 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i4 [ %out_w_2, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i4 %out_w, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %out_w_2 = add i4 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="4">
<![CDATA[
:0  %tmp_23_cast4 = zext i4 %out_w to i9

]]></Node>
<StgValue><ssdm name="tmp_23_cast4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="4">
<![CDATA[
:1  %tmp_23_cast = zext i4 %out_w to i12

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2, %3 ]

]]></Node>
<StgValue><ssdm name="buffer1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i5 [ 0, %1 ], [ %in_d_1, %3 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %exitcond = icmp eq i5 %in_d, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %in_d_1 = add i5 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="5">
<![CDATA[
:0  %tmp_28_cast2 = zext i5 %in_d to i7

]]></Node>
<StgValue><ssdm name="tmp_28_cast2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %next_mul = add i12 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp = add i12 %phi_mul, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="12">
<![CDATA[
:3  %tmp_cast = zext i12 %tmp to i13

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_24 = add i13 %tmp_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_26 = add i7 %tmp_s, %tmp_28_cast2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp1 = add i9 %tmp_19, %tmp_23_cast4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
:5  %tmp_31_cast = sext i13 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_25 = zext i32 %tmp_31_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
:11  %tmp_27 = zext i7 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="16">
<![CDATA[
:9  %tmp_33_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="15">
<![CDATA[
:14  %tmp_cast_22 = sext i15 %SeparableConv2D_1_w_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_22"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %buffer_2 = add i16 %tmp_29, %buffer1

]]></Node>
<StgValue><ssdm name="buffer_2"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="9">
<![CDATA[
:5  %tmp1_cast = sext i9 %tmp1 to i12

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_21 = add i12 %tmp1_cast, %phi_mul1_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="16">
<![CDATA[
:0  %tmp_20 = trunc i16 %buffer1 to i15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:2  %buffer_1 = select i1 %tmp_23, i15 0, i15 %tmp_20

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
:3  %buffer_1_cast = zext i15 %buffer_1 to i16

]]></Node>
<StgValue><ssdm name="buffer_1_cast"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
:7  %tmp_26_cast = sext i12 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_22 = zext i32 %tmp_26_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %buffer_1_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="117" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="SeparableConv2D_1_b_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="SeparableConv2D_1_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="122" from="StgValue_121" to="out_d" fromId="121" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="StgValue_15" to="out_d" fromId="15" toId="16">
</dataflow>
<dataflow id="124" from="out_d_2" to="out_d" fromId="22" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="StgValue_45" to="out_d" fromId="45" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_126" to="phi_mul1" fromId="126" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="StgValue_15" to="phi_mul1" fromId="15" toId="17">
</dataflow>
<dataflow id="129" from="next_mul2" to="phi_mul1" fromId="19" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="StgValue_45" to="phi_mul1" fromId="45" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="131" from="phi_mul1" to="phi_mul1_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="132" from="phi_mul1" to="next_mul2" fromId="17" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_133" to="next_mul2" fromId="133" toId="19">
</dataflow>
<dataflow id="135" from="out_d" to="exitcond3" fromId="16" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="exitcond3" fromId="136" toId="20">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="138" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="144" from="out_d" to="out_d_2" fromId="16" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_145" to="out_d_2" fromId="145" toId="22">
</dataflow>
<dataflow id="147" from="exitcond3" to="StgValue_23" fromId="20" toId="23">
</dataflow>
<dataflow id="148" from="out_d" to="tmp_17" fromId="16" toId="24">
</dataflow>
<dataflow id="149" from="SeparableConv2D_1_b_s" to="SeparableConv2D_1_b_2" fromId="119" toId="25">
</dataflow>
<dataflow id="151" from="StgValue_150" to="SeparableConv2D_1_b_2" fromId="150" toId="25">
</dataflow>
<dataflow id="152" from="tmp_17" to="SeparableConv2D_1_b_2" fromId="24" toId="25">
</dataflow>
<dataflow id="153" from="out_d" to="tmp_18" fromId="16" toId="26">
</dataflow>
<dataflow id="154" from="SeparableConv2D_1_b_2" to="buffer" fromId="25" toId="27">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_s" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="tmp_18" to="tmp_s" fromId="26" toId="29">
</dataflow>
<dataflow id="158" from="StgValue_121" to="tmp_s" fromId="121" toId="29">
</dataflow>
<dataflow id="159" from="SeparableConv2D_1_b_2" to="buffer" fromId="25" toId="30">
</dataflow>
<dataflow id="160" from="buffer" to="buffer_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_121" to="out_h" fromId="121" toId="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="StgValue_32" to="out_h" fromId="32" toId="33">
</dataflow>
<dataflow id="163" from="out_h_2" to="out_h" fromId="36" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="StgValue_54" to="out_h" fromId="54" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="165" from="out_h" to="exitcond2" fromId="33" toId="34">
</dataflow>
<dataflow id="167" from="StgValue_166" to="exitcond2" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="138" toId="35">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty_19" fromId="169" toId="35">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty_19" fromId="169" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty_19" fromId="169" toId="35">
</dataflow>
<dataflow id="173" from="out_h" to="out_h_2" fromId="33" toId="36">
</dataflow>
<dataflow id="174" from="StgValue_145" to="out_h_2" fromId="145" toId="36">
</dataflow>
<dataflow id="175" from="exitcond2" to="StgValue_37" fromId="34" toId="37">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl" fromId="176" toId="38">
</dataflow>
<dataflow id="178" from="out_h" to="p_shl" fromId="33" toId="38">
</dataflow>
<dataflow id="179" from="StgValue_121" to="p_shl" fromId="121" toId="38">
</dataflow>
<dataflow id="180" from="p_shl" to="p_shl_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="p_shl1" fromId="181" toId="40">
</dataflow>
<dataflow id="183" from="out_h" to="p_shl1" fromId="33" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_184" to="p_shl1" fromId="184" toId="40">
</dataflow>
<dataflow id="186" from="p_shl1" to="p_shl1_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="187" from="p_shl_cast" to="tmp_19" fromId="39" toId="42">
</dataflow>
<dataflow id="188" from="p_shl1_cast" to="tmp_19" fromId="41" toId="42">
</dataflow>
<dataflow id="189" from="tmp_19" to="tmp_22_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="190" from="out_w_2" to="out_w" fromId="49" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_96" to="out_w" fromId="96" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="192" from="StgValue_121" to="out_w" fromId="121" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="StgValue_44" to="out_w" fromId="44" toId="46">
</dataflow>
<dataflow id="194" from="out_w" to="exitcond1" fromId="46" toId="47">
</dataflow>
<dataflow id="195" from="StgValue_166" to="exitcond1" fromId="166" toId="47">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="138" toId="48">
</dataflow>
<dataflow id="197" from="StgValue_169" to="empty_20" fromId="169" toId="48">
</dataflow>
<dataflow id="198" from="StgValue_169" to="empty_20" fromId="169" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_169" to="empty_20" fromId="169" toId="48">
</dataflow>
<dataflow id="200" from="out_w" to="out_w_2" fromId="46" toId="49">
</dataflow>
<dataflow id="201" from="StgValue_145" to="out_w_2" fromId="145" toId="49">
</dataflow>
<dataflow id="202" from="exitcond1" to="StgValue_50" fromId="47" toId="50">
</dataflow>
<dataflow id="203" from="out_w" to="tmp_23_cast4" fromId="46" toId="51">
</dataflow>
<dataflow id="204" from="out_w" to="tmp_23_cast" fromId="46" toId="52">
</dataflow>
<dataflow id="205" from="buffer_cast" to="buffer1" fromId="31" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_53" to="buffer1" fromId="53" toId="55">
</dataflow>
<dataflow id="207" from="buffer_2" to="buffer1" fromId="84" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_85" to="buffer1" fromId="85" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="210" from="StgValue_209" to="in_d" fromId="209" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_53" to="in_d" fromId="53" toId="56">
</dataflow>
<dataflow id="212" from="in_d_1" to="in_d" fromId="60" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="StgValue_85" to="in_d" fromId="85" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="215" from="StgValue_214" to="phi_mul" fromId="214" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_53" to="phi_mul" fromId="53" toId="57">
</dataflow>
<dataflow id="217" from="next_mul" to="phi_mul" fromId="63" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_85" to="phi_mul" fromId="85" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="219" from="in_d" to="exitcond" fromId="56" toId="58">
</dataflow>
<dataflow id="221" from="StgValue_220" to="exitcond" fromId="220" toId="58">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="138" toId="59">
</dataflow>
<dataflow id="224" from="StgValue_223" to="empty_21" fromId="223" toId="59">
</dataflow>
<dataflow id="225" from="StgValue_223" to="empty_21" fromId="223" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_223" to="empty_21" fromId="223" toId="59">
</dataflow>
<dataflow id="227" from="in_d" to="in_d_1" fromId="56" toId="60">
</dataflow>
<dataflow id="229" from="StgValue_228" to="in_d_1" fromId="228" toId="60">
</dataflow>
<dataflow id="230" from="exitcond" to="StgValue_61" fromId="58" toId="61">
</dataflow>
<dataflow id="231" from="in_d" to="tmp_28_cast2" fromId="56" toId="62">
</dataflow>
<dataflow id="232" from="phi_mul" to="next_mul" fromId="57" toId="63">
</dataflow>
<dataflow id="234" from="StgValue_233" to="next_mul" fromId="233" toId="63">
</dataflow>
<dataflow id="235" from="phi_mul" to="tmp" fromId="57" toId="64">
</dataflow>
<dataflow id="236" from="tmp_23_cast" to="tmp" fromId="52" toId="64">
</dataflow>
<dataflow id="237" from="tmp" to="tmp_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="238" from="tmp_cast" to="tmp_24" fromId="65" toId="66">
</dataflow>
<dataflow id="239" from="tmp_22_cast" to="tmp_24" fromId="43" toId="66">
</dataflow>
<dataflow id="240" from="tmp_s" to="tmp_26" fromId="29" toId="67">
</dataflow>
<dataflow id="241" from="tmp_28_cast2" to="tmp_26" fromId="62" toId="67">
</dataflow>
<dataflow id="242" from="tmp_19" to="tmp1" fromId="42" toId="68">
</dataflow>
<dataflow id="243" from="tmp_23_cast4" to="tmp1" fromId="51" toId="68">
</dataflow>
<dataflow id="244" from="tmp_24" to="tmp_31_cast" fromId="66" toId="69">
</dataflow>
<dataflow id="245" from="tmp_31_cast" to="tmp_25" fromId="69" toId="70">
</dataflow>
<dataflow id="246" from="input_r" to="input_addr" fromId="117" toId="71">
</dataflow>
<dataflow id="247" from="StgValue_150" to="input_addr" fromId="150" toId="71">
</dataflow>
<dataflow id="248" from="tmp_25" to="input_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="249" from="input_addr" to="input_load" fromId="71" toId="72">
</dataflow>
<dataflow id="250" from="tmp_26" to="tmp_27" fromId="67" toId="73">
</dataflow>
<dataflow id="251" from="SeparableConv2D_1_w_s" to="SeparableConv2D_1_w_2" fromId="120" toId="74">
</dataflow>
<dataflow id="252" from="StgValue_150" to="SeparableConv2D_1_w_2" fromId="150" toId="74">
</dataflow>
<dataflow id="253" from="tmp_27" to="SeparableConv2D_1_w_2" fromId="73" toId="74">
</dataflow>
<dataflow id="254" from="SeparableConv2D_1_w_2" to="SeparableConv2D_1_w_3" fromId="74" toId="75">
</dataflow>
<dataflow id="255" from="input_addr" to="input_load" fromId="71" toId="76">
</dataflow>
<dataflow id="256" from="SeparableConv2D_1_w_2" to="SeparableConv2D_1_w_3" fromId="74" toId="77">
</dataflow>
<dataflow id="257" from="input_load" to="tmp_33_cast" fromId="76" toId="78">
</dataflow>
<dataflow id="258" from="SeparableConv2D_1_w_3" to="tmp_cast_22" fromId="77" toId="79">
</dataflow>
<dataflow id="259" from="tmp_33_cast" to="tmp_28" fromId="78" toId="80">
</dataflow>
<dataflow id="260" from="tmp_cast_22" to="tmp_28" fromId="79" toId="80">
</dataflow>
<dataflow id="261" from="tmp_33_cast" to="tmp_28" fromId="78" toId="81">
</dataflow>
<dataflow id="262" from="tmp_cast_22" to="tmp_28" fromId="79" toId="81">
</dataflow>
<dataflow id="263" from="tmp_33_cast" to="tmp_28" fromId="78" toId="82">
</dataflow>
<dataflow id="264" from="tmp_cast_22" to="tmp_28" fromId="79" toId="82">
</dataflow>
<dataflow id="266" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_29" fromId="265" toId="83">
</dataflow>
<dataflow id="267" from="tmp_28" to="tmp_29" fromId="82" toId="83">
</dataflow>
<dataflow id="269" from="StgValue_268" to="tmp_29" fromId="268" toId="83">
</dataflow>
<dataflow id="271" from="StgValue_270" to="tmp_29" fromId="270" toId="83">
</dataflow>
<dataflow id="272" from="tmp_29" to="buffer_2" fromId="83" toId="84">
</dataflow>
<dataflow id="273" from="buffer1" to="buffer_2" fromId="55" toId="84">
</dataflow>
<dataflow id="274" from="tmp1" to="tmp1_cast" fromId="68" toId="86">
</dataflow>
<dataflow id="275" from="tmp1_cast" to="tmp_21" fromId="86" toId="87">
</dataflow>
<dataflow id="276" from="phi_mul1_cast" to="tmp_21" fromId="18" toId="87">
</dataflow>
<dataflow id="277" from="buffer1" to="tmp_20" fromId="55" toId="88">
</dataflow>
<dataflow id="279" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_23" fromId="278" toId="89">
</dataflow>
<dataflow id="280" from="buffer1" to="tmp_23" fromId="55" toId="89">
</dataflow>
<dataflow id="282" from="StgValue_281" to="tmp_23" fromId="281" toId="89">
</dataflow>
<dataflow id="283" from="tmp_23" to="buffer_1" fromId="89" toId="90">
</dataflow>
<dataflow id="285" from="StgValue_284" to="buffer_1" fromId="284" toId="90">
</dataflow>
<dataflow id="286" from="tmp_20" to="buffer_1" fromId="88" toId="90">
</dataflow>
<dataflow id="287" from="buffer_1" to="buffer_1_cast" fromId="90" toId="91">
</dataflow>
<dataflow id="288" from="tmp_21" to="tmp_26_cast" fromId="87" toId="92">
</dataflow>
<dataflow id="289" from="tmp_26_cast" to="tmp_22" fromId="92" toId="93">
</dataflow>
<dataflow id="290" from="output_r" to="output_addr" fromId="118" toId="94">
</dataflow>
<dataflow id="291" from="StgValue_150" to="output_addr" fromId="150" toId="94">
</dataflow>
<dataflow id="292" from="tmp_22" to="output_addr" fromId="93" toId="94">
</dataflow>
<dataflow id="293" from="buffer_1_cast" to="StgValue_95" fromId="91" toId="95">
</dataflow>
<dataflow id="294" from="output_addr" to="StgValue_95" fromId="94" toId="95">
</dataflow>
<dataflow id="295" from="exitcond3" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="296" from="exitcond2" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="297" from="exitcond1" to="StgValue_5" fromId="47" toId="5">
</dataflow>
<dataflow id="298" from="exitcond" to="StgValue_6" fromId="58" toId="6">
</dataflow>
</dataflows>


</stg>
