<profile>

<section name = "Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'" level="0">
<item name = "Date">Sun Feb 25 01:46:33 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.251 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2081161, 2081161, 20.812 ms, 20.812 ms, 2081161, 2081161, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- rowLoop">2081160, 2081160, 1927, -, -, 1080, no</column>
<column name=" + colLoop">1924, 1924, 6, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 260, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 71, 2, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 383, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_17s_15ns_32_2_1_U137">mul_17s_15ns_32_2_1, 0, 1, 71, 2, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_1_fu_147_p2">+, 0, 0, 12, 11, 1</column>
<column name="j_V_1_fu_158_p2">+, 0, 0, 12, 11, 1</column>
<column name="tg67x_fu_250_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln481_fu_188_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln482_fu_218_p2">-, 0, 0, 24, 1, 17</column>
<column name="and_ln495_fu_279_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln450_fu_153_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln457_fu_164_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln491_fu_238_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln495_fu_255_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln495_fu_293_p2">or, 0, 0, 2, 1, 1</column>
<column name="angle_V_fu_307_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln482_fu_224_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln495_1_fu_299_p3">select, 0, 0, 8, 1, 6</column>
<column name="select_ln495_fu_285_p3">select, 0, 0, 7, 1, 7</column>
<column name="xa_fu_194_p3">select, 0, 0, 17, 1, 17</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln491_fu_273_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln498_fu_261_p2">xor, 0, 0, 16, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="gradx2_mat_44_blk_n">9, 2, 1, 2</column>
<column name="grady2_mat_47_blk_n">9, 2, 1, 2</column>
<column name="i_V_reg_125">9, 2, 11, 22</column>
<column name="imgheight_blk_n">9, 2, 1, 2</column>
<column name="imgwidth_blk_n">9, 2, 1, 2</column>
<column name="j_V_reg_136">9, 2, 11, 22</column>
<column name="phase_mat_49_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="angle_V_reg_386">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="i_V_1_reg_325">11, 0, 11, 0</column>
<column name="i_V_reg_125">11, 0, 11, 0</column>
<column name="icmp_ln457_reg_339">1, 0, 1, 0</column>
<column name="imgheight_read_reg_315">11, 0, 11, 0</column>
<column name="imgwidth_read_reg_320">11, 0, 11, 0</column>
<column name="j_V_reg_136">11, 0, 11, 0</column>
<column name="select_ln482_reg_375">17, 0, 17, 0</column>
<column name="tg22x_reg_380">32, 0, 32, 0</column>
<column name="tmp_6_reg_360">1, 0, 1, 0</column>
<column name="tmp_6_reg_360_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_V_11_reg_349">16, 0, 16, 0</column>
<column name="tmp_V_reg_343">16, 0, 16, 0</column>
<column name="tmp_reg_355">1, 0, 1, 0</column>
<column name="trunc_ln494_reg_370">16, 0, 16, 0</column>
<column name="trunc_ln494_reg_370_pp0_iter3_reg">16, 0, 16, 0</column>
<column name="icmp_ln457_reg_339">64, 32, 1, 0</column>
<column name="tmp_V_11_reg_349">64, 32, 16, 0</column>
<column name="tmp_V_reg_343">64, 32, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="gradx2_mat_44_dout">in, 16, ap_fifo, gradx2_mat_44, pointer</column>
<column name="gradx2_mat_44_empty_n">in, 1, ap_fifo, gradx2_mat_44, pointer</column>
<column name="gradx2_mat_44_read">out, 1, ap_fifo, gradx2_mat_44, pointer</column>
<column name="grady2_mat_47_dout">in, 16, ap_fifo, grady2_mat_47, pointer</column>
<column name="grady2_mat_47_empty_n">in, 1, ap_fifo, grady2_mat_47, pointer</column>
<column name="grady2_mat_47_read">out, 1, ap_fifo, grady2_mat_47, pointer</column>
<column name="phase_mat_49_din">out, 8, ap_fifo, phase_mat_49, pointer</column>
<column name="phase_mat_49_full_n">in, 1, ap_fifo, phase_mat_49, pointer</column>
<column name="phase_mat_49_write">out, 1, ap_fifo, phase_mat_49, pointer</column>
<column name="imgheight_dout">in, 11, ap_fifo, imgheight, pointer</column>
<column name="imgheight_empty_n">in, 1, ap_fifo, imgheight, pointer</column>
<column name="imgheight_read">out, 1, ap_fifo, imgheight, pointer</column>
<column name="imgwidth_dout">in, 11, ap_fifo, imgwidth, pointer</column>
<column name="imgwidth_empty_n">in, 1, ap_fifo, imgwidth, pointer</column>
<column name="imgwidth_read">out, 1, ap_fifo, imgwidth, pointer</column>
</table>
</item>
</section>
</profile>
