Set parameter Username
Academic license - for non-commercial use only - expires 2024-11-05
Set parameter NonConvex to value 2
Set parameter Threads to value 144
Set parameter MIPGap to value 1.0000000474974513e-03
Set parameter TimeLimit to value 180
Gurobi Optimizer version 10.0.3 build v10.0.3rc0 (linux64)

CPU model: Intel(R) Xeon(R) CPU E7-8890 v3 @ 2.50GHz, instruction set [SSE2|AVX|AVX2]
Thread count: 72 physical cores, 144 logical processors, using up to 144 threads

Optimize a model with 410 rows, 1229 columns and 837 nonzeros
Model fingerprint: 0x6bd3c0a1
Model has 279 quadratic constraints
Model has 797 general constraints
Variable types: 324 continuous, 905 integer (698 binary)
Coefficient statistics:
  Matrix range     [1e-01, 1e+12]
  QMatrix range    [5e-02, 3e+01]
  QLMatrix range   [1e+00, 7e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [1e+00, 1e+00]
  RHS range        [1e+00, 9e+18]
  QRHS range       [1e+00, 1e+06]
  GenCon rhs range [1e+00, 5e+02]
  GenCon coe range [1e+00, 1e+00]
Warning: Model contains large matrix coefficient range
Warning: Model contains large rhs
         Consider reformulating model or setting NumericFocus parameter
         to avoid numerical issues.
Presolve removed 369 rows and 1053 columns
Presolve time: 0.01s
Presolved: 297 rows, 198 columns, 755 nonzeros
Presolved model has 36 SOS constraint(s)
Presolved model has 6 quadratic constraint(s)
Presolved model has 67 bilinear constraint(s)
Variable types: 44 continuous, 154 integer (30 binary)

Root relaxation: objective 8.468258e+03, 61 iterations, 0.00 seconds (0.00 work units)

    Nodes    |    Current Node    |     Objective Bounds      |     Work
 Expl Unexpl |  Obj  Depth IntInf | Incumbent    BestBd   Gap | It/Node Time

     0     0 8468.25781    0   35          - 8468.25781      -     -    0s
     0     0 8468.25781    0   33          - 8468.25781      -     -    0s
H    0     0                    1.006925e+07 8468.25781   100%     -    0s
     0     0 8468.52343    0   38 1.0069e+07 8468.52343   100%     -    0s
     0     0 8468.52343    0   38 1.0069e+07 8468.52343   100%     -    0s
H    0     0                    5288055.9809 8468.52343   100%     -    0s
     0     0 8469.03903    0   38 5288055.98 8469.03903   100%     -    0s
     0     0 8469.03903    0   38 5288055.98 8469.03903   100%     -    0s
H    0     0                    2989319.9855 8469.03903   100%     -    0s
     0     0 8470.07018    0   38 2989319.99 8470.07018   100%     -    0s
     0     0 8470.07018    0   38 2989319.99 8470.07018   100%     -    0s
H    0     0                    1826631.9879 8470.07018   100%     -    0s
     0     0 8472.13229    0   38 1826631.99 8472.13229   100%     -    0s
     0     0 8472.13229    0   38 1826631.99 8472.13229   100%     -    0s
H    0     0                    1242327.9891 8472.13229  99.3%     -    0s
     0     0 8476.25573    0   38 1242327.99 8476.25573  99.3%     -    0s
     0     0 8476.25573    0   38 1242327.99 8476.25573  99.3%     -    0s
     0     0 8484.49950    0   38 1242327.99 8484.49950  99.3%     -    0s
     0     0 8484.49950    0   38 1242327.99 8484.49950  99.3%     -    0s
H    0     0                    792531.99009 8484.49950  98.9%     -    0s
     0     0 8500.95897    0   44 792531.990 8500.95897  98.9%     -    0s
     0     0 8500.95897    0   44 792531.990 8500.95897  98.9%     -    0s
     0     0 8543.43283    0   65 792531.990 8543.43283  98.9%     -    0s
     0     0 8543.43283    0   65 792531.990 8543.43283  98.9%     -    0s
     0     0 8632.90696    0   71 792531.990 8632.90696  98.9%     -    0s
     0     0 8632.90696    0   71 792531.990 8632.90696  98.9%     -    0s
     0     0 8814.85869    0   71 792531.990 8814.85869  98.9%     -    0s
     0     0 8814.85869    0   71 792531.990 8814.85869  98.9%     -    0s
     0     0 8814.85869    0   71 792531.990 8814.85869  98.9%     -    0s
     0     0 9170.07047    0   71 792531.990 9170.07047  98.8%     -    0s
     0     0 9170.07047    0   71 792531.990 9170.07047  98.8%     -    0s
     0     0 9987.51823    0   72 792531.990 9987.51823  98.7%     -    0s
     0     0 9987.51823    0   72 792531.990 9987.51823  98.7%     -    0s
     0     0 11226.5187    0   72 792531.990 11226.5187  98.6%     -    0s
     0     0 11226.5187    0   72 792531.990 11226.5187  98.6%     -    0s
     0     0 11629.1105    0   72 792531.990 11629.1105  98.5%     -    0s
     0     0 11629.1105    0   72 792531.990 11629.1105  98.5%     -    0s
     0     0 11726.8153    0   72 792531.990 11726.8153  98.5%     -    0s
     0     0 11726.8153    0   72 792531.990 11726.8153  98.5%     -    0s
     0     0 11726.8153    0   72 792531.990 11726.8153  98.5%     -    0s
     0     0 11737.6350    0   72 792531.990 11737.6350  98.5%     -    0s
     0     0 11737.6350    0   72 792531.990 11737.6350  98.5%     -    0s
     0     0 11752.7036    0   71 792531.990 11752.7036  98.5%     -    0s
     0     0 11752.7036    0   71 792531.990 11752.7036  98.5%     -    0s
     0     0 11752.7720    0   72 792531.990 11752.7720  98.5%     -    0s
     0     0 11752.7720    0   72 792531.990 11752.7720  98.5%     -    0s
     0     0 11753.7961    0   71 792531.990 11753.7961  98.5%     -    0s
     0     0 11753.7961    0   71 792531.990 11753.7961  98.5%     -    0s
     0     0 11753.7961    0   65 792531.990 11753.7961  98.5%     -    0s
     0     0 11753.7961    0   65 792531.990 11753.7961  98.5%     -    0s
     0     2 11753.7961    0   85 792531.990 11753.7961  98.5%     -    0s
H  435   473                    616219.99082 15828.8143  97.4%  13.7    0s
H  440   473                    227199.99661 15828.8143  93.0%  13.6    0s
H 1643   784                    27805.351435 15942.2265  42.7%   8.8    1s
H 1656   755                    27805.351433 15942.2265  42.7%   9.1    1s
H 2317  1116                    26502.155987 17281.1480  34.8%  10.2    2s
H 2358  1066                    26239.999747 17281.1480  34.1%  10.1    2s
H 2366  1029                    24942.156010 17281.1480  30.7%  10.1    2s
H 2373   994                    24622.288835 17281.1480  29.8%  10.1    2s
* 4503  2087              50    24474.671643 17281.1480  29.4%   7.2    2s
H 4760  2556                    24339.999637 17281.1480  29.0%   6.9    2s
H 4775  2556                    24272.156020 17281.1480  28.8%   6.9    2s
H 4817  2556                    24039.999642 17281.1480  28.1%   6.9    2s
H 4820  2556                    22273.882610 17281.1480  22.4%   6.9    2s
H 5270  2556                    22114.656052 17281.1480  21.9%   6.5    2s
* 7025  2543              68    21999.999672 18634.7656  15.3%   6.2    2s
* 7451  3046              52    21959.999673 18938.1332  13.8%   6.0    2s
* 7699  3046              75    21933.882615 18938.1332  13.7%   5.9    2s
* 7946  3046              55    21819.999675 18938.1332  13.2%   5.8    2s
* 9036  2238              50    21814.484176 18938.1332  13.2%   5.5    2s
*10041  3451              69    21659.999677 18938.1332  12.6%   5.0    2s
*10165  3451              67    21476.265431 18938.1332  11.8%   5.1    2s
*11725  2237              67    21455.413869 21048.3897  1.90%   4.7    2s
*13712   487              69    21234.484185 21182.1014  0.25%   4.1    2s

Cutting planes:
  Implied bound: 3
  MIR: 7
  Flow cover: 3
  RLT: 8
  Relax-and-lift: 3

Explored 16168 nodes (56759 simplex iterations) in 2.85 seconds (0.73 work units)
Thread count was 144 (of 144 available processors)

Solution count 10: 21234.5 21455.4 21476.3 ... 22114.7

Optimal solution found (tolerance 1.00e-03)
Best objective 2.123448418486e+04, best bound 2.123448418486e+04, gap 0.0000%
TP 1.0
PP 1.0
DP 1.0
num_copy 1.0
num_chips_per_copy 1.0
ALL_REDUCE_ratio 0.0
ALL_TO_ALL_ratio 0.0125
ALL_GATHER_ratio 0.0
ALL_REDUCE_PERIODIC_ratio 0.0
P2P_ratio 0.0
Shape[0] 1.0
Link_BW[0] 10.0
Link_BW_TP 10.0
Link_BW_PP 0.0
Link_BW_DP 0.0
C15 10.0
layer_per_stage 1.0
layers 1.0
tile_size 36158.0
num_tile 29.0
shard_M[0] 32.0
shard_M[1] 31.999999999999876
shard_M[2] 36158.0
shard_M[3] 1048576.0
shard_M[4] 1048576.0
shard_M[5] 1048576.0
shard_M[6] 1048576.0
shard_M[7] 36158.0
shard_M[8] 32.0
shard_K[0] 32.0
shard_K[1] 32.0
shard_K[2] 32.0
shard_K[3] 2.0
shard_K[4] 2.0
shard_K[5] 2.0
shard_K[6] 2.0
shard_K[7] 1.0
shard_K[8] 32.0
shard_N[0] 36158.0
shard_N[1] 36158.0
shard_N[2] 1.0
shard_N[3] 1.0
shard_N[4] 1.0
shard_N[5] 1.0
shard_N[6] 1.0
shard_N[7] 32.0
shard_N[8] 36158.0
shard_intermediate_buffer_size[0] 2314112.0
shard_intermediate_buffer_size[1] 72316.0
shard_intermediate_buffer_size[2] 2097152.0
shard_intermediate_buffer_size[3] 2097152.0
shard_intermediate_buffer_size[4] 2097152.0
shard_intermediate_buffer_size[5] 2097152.0
shard_intermediate_buffer_size[6] 2314111.9999999907
shard_intermediate_buffer_size[7] 2314112.0
shard_initiation_buffer_size[0] 2048.0
shard_initiation_buffer_size[1] 2047.999999999992
shard_initiation_buffer_size[2] 2314112.0
shard_initiation_buffer_size[3] 4194304.0
shard_initiation_buffer_size[4] 4194304.0
shard_initiation_buffer_size[5] 4194304.0
shard_initiation_buffer_size[6] 4194304.0
shard_initiation_buffer_size[7] 2048.0
Micro_Batch_Size 1.0
num_micro_batch_per_pipeline 1.0
C65 1.0
ALL_REDUCE_communication_size_node[0] 0.0
ALL_REDUCE_communication_size_node[1] 0.0
ALL_REDUCE_communication_size_node[2] 0.0
ALL_REDUCE_communication_size_node[3] 0.0
ALL_REDUCE_communication_size_node[4] 0.0
ALL_REDUCE_communication_size_node[5] 0.0
ALL_REDUCE_communication_size_node[6] 0.0
ALL_REDUCE_communication_size_node[7] 0.0
ALL_REDUCE_communication_size_node[8] 0.0
ALL_TO_ALL_communication_size_node[0] 0.0
ALL_TO_ALL_communication_size_node[1] 0.0
ALL_TO_ALL_communication_size_node[2] 0.0
ALL_TO_ALL_communication_size_node[3] 0.0
ALL_TO_ALL_communication_size_node[4] 0.0
ALL_TO_ALL_communication_size_node[5] 0.0
ALL_TO_ALL_communication_size_node[6] 0.0
ALL_TO_ALL_communication_size_node[7] 0.0
ALL_TO_ALL_communication_size_node[8] 0.0
ALL_GATHER_communication_size_node[0] 0.0
ALL_GATHER_communication_size_node[1] 0.0
ALL_GATHER_communication_size_node[2] 0.0
ALL_GATHER_communication_size_node[3] 0.0
ALL_GATHER_communication_size_node[4] 0.0
ALL_GATHER_communication_size_node[5] 0.0
ALL_GATHER_communication_size_node[6] 0.0
ALL_GATHER_communication_size_node[7] 0.0
ALL_GATHER_communication_size_node[8] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[0] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[1] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[2] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[3] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[4] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[5] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[6] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[7] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[8] 0.0
ALL_REDUCE_communication_size_edge[0] 0.0
ALL_REDUCE_communication_size_edge[1] 0.0
ALL_REDUCE_communication_size_edge[2] 0.0
ALL_REDUCE_communication_size_edge[3] 0.0
ALL_REDUCE_communication_size_edge[4] 0.0
ALL_REDUCE_communication_size_edge[5] 0.0
ALL_REDUCE_communication_size_edge[6] 0.0
ALL_REDUCE_communication_size_edge[7] 0.0
ALL_TO_ALL_communication_size_edge[0] 0.0
ALL_TO_ALL_communication_size_edge[1] 0.0
ALL_TO_ALL_communication_size_edge[2] 0.0
ALL_TO_ALL_communication_size_edge[3] 0.0
ALL_TO_ALL_communication_size_edge[4] 0.0
ALL_TO_ALL_communication_size_edge[5] 0.0
ALL_TO_ALL_communication_size_edge[6] 0.0
ALL_TO_ALL_communication_size_edge[7] 0.0
ALL_GATHER_communication_size_edge[0] 0.0
ALL_GATHER_communication_size_edge[1] 0.0
ALL_GATHER_communication_size_edge[2] 0.0
ALL_GATHER_communication_size_edge[3] 0.0
ALL_GATHER_communication_size_edge[4] 0.0
ALL_GATHER_communication_size_edge[5] 0.0
ALL_GATHER_communication_size_edge[6] 0.0
ALL_GATHER_communication_size_edge[7] 0.0
Config[0] 0.0
Config[1] 2.0
Config[2] 0.0
Config[3] 1.0
Config[4] 1.0
Config[5] 1.0
Config[6] 1.0
Config[7] 2.0
Config[8] 2.0
A[0,0] 1.0
A[0,1] 0.0
A[0,2] 0.0
A[1,0] 0.0
A[1,1] 0.0
A[1,2] 1.0
A[2,0] 1.0
A[2,1] 0.0
A[2,2] 0.0
A[3,0] 0.0
A[3,1] 1.0
A[3,2] 0.0
A[4,0] 0.0
A[4,1] 1.0
A[4,2] 0.0
A[5,0] 0.0
A[5,1] 1.0
A[5,2] 0.0
A[6,0] 0.0
A[6,1] 1.0
A[6,2] 0.0
A[7,0] 0.0
A[7,1] 0.0
A[7,2] 1.0
A[8,0] 0.0
A[8,1] 0.0
A[8,2] 1.0
B[0,0] 1.0
B[0,1] 0.0
B[0,2] 0.0
B[1,0] 0.0
B[1,1] 0.0
B[1,2] 0.0
B[2,0] 0.0
B[2,1] 1.0
B[2,2] 0.0
B[3,0] 0.0
B[3,1] 1.0
B[3,2] 0.0
B[4,0] 0.0
B[4,1] 1.0
B[4,2] 0.0
B[5,0] 0.0
B[5,1] 0.0
B[5,2] 0.0
B[6,0] 0.0
B[6,1] 0.0
B[6,2] 1.0
B[7,0] 0.0
B[7,1] 0.0
B[7,2] 1.0
D[0,0] 0.0
D[0,1] 0.0
D[0,2] 0.0
D[1,0] 1.0
D[1,1] 1.0
D[1,2] 0.0
D[2,0] 0.0
D[2,1] 0.0
D[2,2] 0.0
D[3,0] 0.0
D[3,1] 0.0
D[3,2] 0.0
D[4,0] 0.0
D[4,1] 0.0
D[4,2] 0.0
D[5,0] 0.0
D[5,1] 1.0
D[5,2] 1.0
D[6,0] 0.0
D[6,1] 0.0
D[6,2] 0.0
D[7,0] 0.0
D[7,1] 0.0
D[7,2] 0.0
Z[0,0] 1.0
Z[0,1] 0.0
Z[0,2] 0.0
Z[1,0] 1.0
Z[1,1] 1.0
Z[1,2] 0.0
Z[2,0] 0.0
Z[2,1] 1.0
Z[2,2] 0.0
Z[3,0] 0.0
Z[3,1] 1.0
Z[3,2] 0.0
Z[4,0] 0.0
Z[4,1] 1.0
Z[4,2] 0.0
Z[5,0] 0.0
Z[5,1] 1.0
Z[5,2] 1.0
Z[6,0] 0.0
Z[6,1] 0.0
Z[6,2] 1.0
Z[7,0] 0.0
Z[7,1] 0.0
Z[7,2] 1.0
E[0,0] 0.0
E[0,1] 0.0
E[0,2] 0.0
E[1,0] 1.0
E[1,1] 1.0
E[1,2] 0.0
E[2,0] 0.0
E[2,1] 0.0
E[2,2] 0.0
E[3,0] 0.0
E[3,1] 0.0
E[3,2] 0.0
E[4,0] 0.0
E[4,1] 0.0
E[4,2] 0.0
E[5,0] 0.0
E[5,1] 1.0
E[5,2] 1.0
E[6,0] 0.0
E[6,1] 0.0
E[6,2] 0.0
E[7,0] 0.0
E[7,1] 0.0
E[7,2] 0.0
H[0,0] 1.0
H[0,1] 0.0
H[0,2] 0.0
H[1,0] 1.0
H[1,1] 0.0
H[1,2] 0.0
H[2,0] 0.0
H[2,1] 1.0
H[2,2] 0.0
H[3,0] 0.0
H[3,1] 1.0
H[3,2] 0.0
H[4,0] 0.0
H[4,1] 1.0
H[4,2] 0.0
H[5,0] 0.0
H[5,1] 1.0
H[5,2] 0.0
H[6,0] 0.0
H[6,1] 0.0
H[6,2] 1.0
H[7,0] 0.0
H[7,1] 0.0
H[7,2] 1.0
F[0,0] 1.0
F[0,1] 0.0
F[0,2] 0.0
F[1,0] 0.0
F[1,1] 0.0
F[1,2] 1.0
F[2,0] 1.0
F[2,1] 0.0
F[2,2] 0.0
F[3,0] 0.0
F[3,1] 1.0
F[3,2] 0.0
F[4,0] 0.0
F[4,1] 1.0
F[4,2] 0.0
F[5,0] 0.0
F[5,1] 1.0
F[5,2] 0.0
F[6,0] 0.0
F[6,1] 1.0
F[6,2] 0.0
F[7,0] 0.0
F[7,1] 0.0
F[7,2] 1.0
C306 1.0
C307 1.0
C308 1.0
C309 1.0
C310 0.0
C311 0.0
C312 0.0
C313 0.0
C314 1.0
C315 1.0
C316 1.0
C317 1.0
C318 1.0
C319 1.0
C320 1.0
C321 1.0
C322 1.0
C323 1.0
C324 1.0
C325 1.0
num_input_per_config[0] 1.0
num_input_per_config[1] 32.0
num_input_per_config[2] 1.0
C329 1.0
C330 0.0
C331 1.0
C332 0.0
C333 0.0
C334 0.0
C335 0.0
C336 0.0
C337 0.0
C338 0.0
C339 0.0
C340 0.0
C341 32.0
C342 32.0
C343 32.0
C344 32.0
C345 0.0
C346 0.0
C347 0.0
C348 1.0
C349 0.0
C350 0.0
C351 0.0
C352 0.0
C353 0.0
C354 1.0
C355 1.0
num_tile_per_config[0] 29.0
num_tile_per_config[1] 1.0
num_tile_per_config[2] 29.0
zzzz[0] 0.0
zzzz[1] 4.0
zzzz[2] 0.0
C362 0.0
C363 1.0
C364 0.0
Par_lane[0] 1.0
Par_lane[1] 1.0
Par_lane[2] 142.0
Par_lane[3] 132.0
Par_lane[4] 173.0
Par_lane[5] 80.0
Par_lane[6] 116.0
Par_lane[7] 81.0
Par_lane[8] 1.0
Par_stage[0] 377.0
Par_stage[1] 216.0
Par_stage[2] 1.0
Par_stage[3] 1.0
Par_stage[4] 1.0
Par_stage[5] 1.0
Par_stage[6] 1.0
Par_stage[7] 1.0
Par_stage[8] 216.0
Par_total[0] 377.0
Par_total[1] 216.0
Par_total[2] 142.0
Par_total[3] 132.0
Par_total[4] 173.0
Par_total[5] 80.0
Par_total[6] 116.0
Par_total[7] 81.0
Par_total[8] 216.0
C392 1.0
C393 1.0
C394 0.0
C395 0.0
C396 1.0
C397 0.0
C398 0.0
C399 1.0
C400 0.0
C401 0.0
C402 0.0
C403 0.0
C404 1.0
C405 0.0
C406 0.0
C407 0.0
C408 1.0
C409 1.0
C410 1.0
C411 1.0
C412 0.0
C413 1.0
C414 1.0
C415 1.0
C416 0.0
C417 0.0
C418 0.0
C419 1.0
C420 0.0
C421 0.0
C422 0.0
C423 0.0
C424 1.0
C425 0.0
C426 0.0
C427 1.0
C428 1.0
C429 0.0
C430 0.0
C431 1.0
C432 0.0
C433 0.0
C434 1.0
C435 0.0
C436 0.0
C437 0.0
C438 0.0
C439 1.0
C440 0.0
C441 0.0
C442 1.0
C443 1.0
C444 0.0
C445 0.0
C446 1.0
C447 0.0
C448 0.0
C449 1.0
C450 0.0
C451 0.0
C452 0.0
C453 0.0
C454 1.0
C455 0.0
C456 0.0
C457 1.0
C458 1.0
C459 0.0
C460 0.0
C461 1.0
C462 0.0
C463 0.0
C464 1.0
C465 0.0
C466 0.0
C467 0.0
C468 0.0
C469 1.0
C470 0.0
C471 0.0
C472 0.0
C473 1.0
C474 1.0
C475 1.0
C476 1.0
C477 0.0
C478 1.0
C479 1.0
C480 1.0
C481 0.0
C482 0.0
C483 0.0
C484 1.0
C485 0.0
C486 0.0
C487 0.0
C488 0.0
C489 1.0
C490 0.0
C491 0.0
C492 1.0
C493 1.0
C494 0.0
C495 0.0
C496 1.0
C497 0.0
C498 0.0
C499 1.0
C500 0.0
C501 0.0
C502 0.0
C503 0.0
C504 1.0
C505 0.0
C506 0.0
C507 1.0
C508 1.0
C509 0.0
C510 0.0
C511 1.0
C512 1.0
C513 1.0
C514 1.0
C515 0.0
C516 1.0
C517 1.0
C518 0.0
C519 1.0
C520 1.0
C521 1.0
C522 1.0
C523 1.0
C524 1.0
C525 0.0
C526 0.0
C527 1.0
C528 1.0
C529 0.0
C530 0.0
C531 0.0
C532 0.0
C533 0.0
C534 1.0
C535 0.0
C536 1.0
C537 1.0
C538 0.0
C539 0.0
C540 0.0
C541 0.0
C542 0.0
C543 1.0
C544 0.0
C545 1.0
C546 1.0
C547 1.0
C548 0.0
C549 0.0
C550 1.0
C551 0.0
C552 1.0
C553 1.0
C554 1.0
C555 0.0
C556 0.0
C557 1.0
C558 1.0
C559 1.0
C560 0.0
C561 1.0
C562 1.0
C563 1.0
C564 0.0
C565 0.0
C566 1.0
C567 1.0
C568 1.0
C569 1.0
C570 1.0
C571 0.0
C572 0.0
C573 0.0
C574 0.0
C575 0.0
C576 1.0
C577 0.0
C578 0.0
C579 1.0
C580 1.0
C581 0.0
C582 0.0
C583 1.0
C584 0.0
C585 0.0
C586 1.0
C587 0.0
C588 0.0
C589 0.0
C590 0.0
C591 1.0
C592 0.0
C593 0.0
C594 1.0
C595 1.0
C596 1.0
C597 1.0
C598 1.0
C599 1.0
C600 0.0
C601 0.0
C602 1.0
C603 1.0
C604 0.0
C605 0.0
C606 0.0
C607 0.0
C608 0.0
C609 1.0
C610 0.0
C611 0.0
C612 1.0
C613 1.0
C614 0.0
C615 0.0
C616 1.0
C617 0.0
C618 0.0
C619 1.0
C620 0.0
C621 0.0
C622 0.0
C623 0.0
C624 1.0
C625 0.0
C626 0.0
C627 1.0
C628 1.0
C629 1.0
C630 1.0
C631 1.0
C632 1.0
C633 0.0
C634 0.0
C635 1.0
C636 1.0
C637 0.0
C638 0.0
C639 0.0
C640 0.0
C641 0.0
C642 1.0
C643 0.0
C644 0.0
C645 1.0
C646 1.0
C647 0.0
C648 0.0
C649 1.0
C650 0.0
C651 0.0
C652 1.0
C653 0.0
C654 0.0
C655 0.0
C656 0.0
C657 1.0
C658 0.0
C659 0.0
C660 1.0
C661 1.0
C662 1.0
C663 1.0
C664 1.0
C665 1.0
C666 0.0
C667 0.0
C668 1.0
C669 1.0
C670 0.0
C671 0.0
C672 0.0
C673 0.0
C674 0.0
C675 1.0
C676 0.0
C677 0.0
C678 1.0
C679 1.0
C680 0.0
C681 0.0
C682 0.0
C683 0.0
C684 0.0
C685 1.0
C686 0.0
C687 0.0
C688 0.0
C689 0.0
C690 1.0
C691 0.0
C692 0.0
C693 1.0
C694 1.0
C695 1.0
C696 0.0
C697 0.0
C698 1.0
C699 1.0
C700 1.0
C701 0.0
C702 1.0
C703 1.0
C704 1.0
C705 0.0
C706 0.0
C707 1.0
C708 1.0
C709 1.0
C710 0.0
C711 0.0
C712 1.0
C713 0.0
C714 0.0
C715 0.0
C716 0.0
C717 0.0
C718 1.0
C719 0.0
C720 0.0
C721 0.0
C722 0.0
C723 1.0
C724 0.0
C725 0.0
C726 0.0
C727 1.0
C728 0.0
C729 0.0
C730 0.0
C731 0.0
C732 1.0
C733 0.0
C734 0.0
C735 1.0
C736 1.0
C737 1.0
C738 1.0
C739 1.0
C740 1.0
C741 0.0
C742 0.0
C743 0.0
C744 0.0
C745 1.0
C746 0.0
C747 0.0
C748 0.0
C749 0.0
C750 0.0
C751 1.0
C752 0.0
C753 0.0
C754 0.0
C755 0.0
C756 1.0
C757 0.0
C758 0.0
C759 0.0
C760 1.0
C761 0.0
C762 0.0
C763 0.0
C764 0.0
C765 1.0
C766 0.0
C767 0.0
C768 1.0
C769 1.0
C770 1.0
C771 1.0
C772 1.0
C773 1.0
C774 0.0
C775 0.0
shard_intermediate_buffer_size_depth_original[0] 4628224.0
shard_intermediate_buffer_size_depth_original[1] 4194304.0
shard_intermediate_buffer_size_depth_original[2] 4194304.0
shard_intermediate_buffer_size_depth_original[3] 4194304.0
shard_intermediate_buffer_size_depth_original[4] 4194304.0
shard_intermediate_buffer_size_depth_original[5] 16198783.999999937
shard_intermediate_buffer_size_depth_original[6] 144632.0
shard_intermediate_buffer_size_depth_original[7] 4628224.0
shard_intermediate_buffer_size_depth_two[0] 4628224.0
shard_intermediate_buffer_size_depth_two[1] 4194304.0
shard_intermediate_buffer_size_depth_two[2] 4194304.0
shard_intermediate_buffer_size_depth_two[3] 4194304.0
shard_intermediate_buffer_size_depth_two[4] 4194304.0
shard_intermediate_buffer_size_depth_two[5] 4628223.999999982
shard_intermediate_buffer_size_depth_two[6] 144632.0
shard_intermediate_buffer_size_depth_two[7] 4628224.0
shard_initiation_buffer_size_depth_one[0] 2048.0
shard_initiation_buffer_size_depth_one[1] 2047.999999999992
shard_initiation_buffer_size_depth_one[2] 0.0
shard_initiation_buffer_size_depth_one[3] 0.0
shard_initiation_buffer_size_depth_one[4] 0.0
shard_initiation_buffer_size_depth_one[5] 0.0
shard_initiation_buffer_size_depth_one[6] 0.0
shard_initiation_buffer_size_depth_one[7] 2048.0
tiling_factor[0] 1.0
tiling_factor[1] 1.0
tiling_factor[2] 1.0
tiling_factor[3] 1.0
tiling_factor[4] 1.0
tiling_factor[5] 1.0
tiling_factor[6] 1.0
tiling_factor[7] 1.0
tiling_factor[8] 1.0
C809 0.0
C810 0.0
C811 0.0
C812 0.0
C813 0.0
C814 0.0
C815 0.0
C816 0.0
C817 0.0
SRAM_Per_Config_extra[0] -0.0
SRAM_Per_Config_extra[1] -0.0
SRAM_Per_Config_extra[2] -0.0
SRAM_Per_Config_total[0] 8824576.0
SRAM_Per_Config_total[1] 21405439.99999998
SRAM_Per_Config_total[2] 9405175.999999981
SRAM_Per_Config_intermediate_dram[0] 4194304.0
SRAM_Per_Config_intermediate_dram[1] 8822527.999999981
SRAM_Per_Config_intermediate_dram[2] 4628223.999999982
SRAM_Per_Config_intermediate_onchip[0] 4628224.0
SRAM_Per_Config_intermediate_onchip[1] 12582912.0
SRAM_Per_Config_intermediate_onchip[2] 4772856.0
SRAM_Per_Config_initiation[0] 2048.0
SRAM_Per_Config_initiation[1] 0.0
SRAM_Per_Config_initiation[2] 4095.999999999992
dram_bytes_per_config_intermediate[0] 2097164.0
dram_bytes_per_config_intermediate[1] 2169468.0
dram_bytes_per_config_intermediate[2] 60817408.0
dram_bytes_per_config_initiation[0] 2316160.0
dram_bytes_per_config_initiation[1] 16777216.0
dram_bytes_per_config_initiation[2] 4095.999999999992
C839 72316.0
C840 2169468.0
C841 2097152.0
dram_bytes_extra 0.0
dram_bytes_initiation 19097472.0
dram_bytes_intermediate 60817408.0
dram_bytes_total 79914880.0
weight 19097472.0
activation 60817408.0
DRAM_BW 8192.0
Cycle[0] 256.0
Cycle[1] 448.0
Cycle[2] 256.0
Cycle[3] 249.0
Cycle[4] 190.0
Cycle[5] 410.0
Cycle[6] 283.0
Cycle[7] 448.0
Cycle[8] 448.0
m_factor[0] 1.0
m_factor[1] 1.0
m_factor[2] 8.0
m_factor[3] 249.0
m_factor[4] 190.0
m_factor[5] 410.0
m_factor[6] 283.0
m_factor[7] 14.0
m_factor[8] 1.0
n_factor[0] 8.0
n_factor[1] 14.0
n_factor[2] 1.0
n_factor[3] 1.0
n_factor[4] 1.0
n_factor[5] 1.0
n_factor[6] 1.0
n_factor[7] 1.0
n_factor[8] 14.0
MMM[0] 1.0
MMM[1] 1.0
MMM[2] 8.0
MMM[3] 249.0
MMM[4] 190.0
MMM[5] 410.0
MMM[6] 283.0
MMM[7] 14.0
MMM[8] 1.0
KKK[0] 32.0
KKK[1] 32.0
KKK[2] 32.0
KKK[3] 2.0
KKK[4] 2.0
KKK[5] 2.0
KKK[6] 2.0
KKK[7] 1.0
KKK[8] 32.0
NNN[0] 8.0
NNN[1] 14.0
NNN[2] 1.0
NNN[3] 1.0
NNN[4] 1.0
NNN[5] 1.0
NNN[6] 1.0
NNN[7] 32.0
NNN[8] 14.0
C903 8.0
C904 14.0
C905 8.0
C906 249.0
C907 190.0
C908 410.0
C909 283.0
C910 14.0
Compute_Latency[0] 4639.999930858613
Compute_Latency[1] 256.2499961815775
Compute_Latency[2] 8119.999879002573
C914 256.0
C915 -0.0
C916 256.0
C917 0.0
C918 0.0
C919 0.0
C920 0.0
C921 0.0
C922 0.0
C923 256.0
C924 0.0
C925 0.0
C926 0.0
C927 249.0
C928 190.0
C929 410.0
C930 283.0
C931 0.0
C932 0.0
C933 410.0
C934 0.0
C935 448.0
C936 0.0
C937 0.0
C938 0.0
C939 0.0
C940 0.0
C941 448.0
C942 448.0
C943 448.0
Memory_Latency[0] 256.00146484375
Memory_Latency[1] 264.82763671875
Memory_Latency[2] 7424.0
memory_latency[0] 256.00146484375
memory_latency[1] 264.82763671875
memory_latency[2] 7424.0
explicit_memory_latency[0] 0.0
explicit_memory_latency[1] 0.0
explicit_memory_latency[2] 0.0
C953 72316.0
C954 2169468.0
C955 2097152.0
Network_Latency[0] 0.0
Network_Latency[1] 0.0
Network_Latency[2] 0.0
p2p_latency 0.0
Network_Latency_ALL_REDUCE_node[0] 0.0
Network_Latency_ALL_REDUCE_node[1] 0.0
Network_Latency_ALL_REDUCE_node[2] 0.0
C963 0.0
C964 0.0
C965 0.0
C966 0.0
C967 0.0
C968 0.0
C969 0.0
C970 0.0
C971 0.0
C972 0.0
C973 0.0
C974 0.0
C975 0.0
C976 0.0
C977 0.0
C978 0.0
C979 0.0
C980 0.0
C981 0.0
C982 0.0
C983 0.0
C984 0.0
C985 0.0
C986 0.0
C987 0.0
C988 0.0
C989 0.0
C990 0.0
C991 0.0
C992 0.0
C993 0.0
C994 0.0
C995 0.0
C996 0.0
C997 0.0
C998 0.0
C999 0.0
C1000 0.0
C1001 0.0
C1002 0.0
C1003 0.0
C1004 0.0
C1005 0.0
C1006 0.0
C1007 0.0
C1008 0.0
C1009 0.0
C1010 0.0
C1011 0.0
C1012 0.0
C1013 0.0
C1014 0.0
C1015 0.0
C1016 0.0
C1017 0.0
C1018 0.0
C1019 0.0
C1020 0.0
C1021 0.0
C1022 0.0
C1023 0.0
C1024 0.0
C1025 0.0
C1026 0.0
C1027 0.0
C1028 0.0
C1029 0.0
C1030 0.0
C1031 0.0
C1032 0.0
C1033 0.0
C1034 0.0
C1035 0.0
C1036 0.0
C1037 0.0
C1038 0.0
C1039 0.0
C1040 0.0
C1041 0.0
C1042 0.0
C1043 0.0
C1044 0.0
C1045 0.0
C1046 0.0
C1047 0.0
C1048 0.0
C1049 0.0
C1050 0.0
C1051 0.0
C1052 0.0
C1053 0.0
C1054 0.0
C1055 0.0
Network_Latency_ALL_TO_ALL_node[0] 0.0
Network_Latency_ALL_TO_ALL_node[1] 0.0
Network_Latency_ALL_TO_ALL_node[2] 0.0
C1059 0.0
C1060 0.36250000000000004
C1061 0.0
C1062 0.0125
C1063 0.0
C1064 0.36250000000000004
Network_Latency_ALL_GATHER_node[0] 0.0
Network_Latency_ALL_GATHER_node[1] 0.0
Network_Latency_ALL_GATHER_node[2] 0.0
C1068 0.0
C1069 0.0
C1070 0.0
C1071 0.0
C1072 0.0
C1073 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[0] 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[1] 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[2] 0.0
C1077 0.0
C1078 0.0
C1079 0.0
C1080 0.0
C1081 0.0
C1082 0.0
Network_Latency_ALL_REDUCE_edge[0] 0.0
Network_Latency_ALL_REDUCE_edge[1] 0.0
Network_Latency_ALL_REDUCE_edge[2] 0.0
C1086 0.0
C1087 0.0
C1088 0.0
C1089 0.0
C1090 0.0
C1091 0.0
C1092 0.0
C1093 0.0
C1094 0.0
C1095 0.0
C1096 0.0
C1097 0.0
C1098 0.0
C1099 0.0
C1100 0.0
C1101 0.0
C1102 0.0
C1103 0.0
C1104 0.0
C1105 0.0
C1106 0.0
C1107 0.0
C1108 0.0
C1109 0.0
C1110 0.0
C1111 0.0
C1112 0.0
C1113 0.0
C1114 0.0
C1115 0.0
C1116 0.0
C1117 0.0
C1118 0.0
C1119 0.0
C1120 0.0
C1121 0.0
C1122 0.0
C1123 0.0
C1124 0.0
C1125 0.0
C1126 0.0
C1127 0.0
C1128 0.0
C1129 0.0
C1130 0.0
C1131 0.0
C1132 0.0
C1133 0.0
C1134 0.0
C1135 0.0
C1136 0.0
C1137 0.0
C1138 0.0
C1139 0.0
C1140 0.0
C1141 0.0
C1142 0.0
C1143 0.0
C1144 0.0
C1145 0.0
C1146 0.0
C1147 0.0
C1148 0.0
C1149 0.0
C1150 0.0
C1151 0.0
C1152 0.0
C1153 0.0
C1154 0.0
C1155 0.0
C1156 0.0
C1157 0.0
C1158 0.0
C1159 0.0
C1160 0.0
C1161 0.0
C1162 0.0
C1163 0.0
C1164 0.0
C1165 0.0
C1166 0.0
C1167 0.0
C1168 0.0
C1169 0.0
Network_Latency_ALL_TO_ALL_edge[0] 0.0
Network_Latency_ALL_TO_ALL_edge[1] 0.0
Network_Latency_ALL_TO_ALL_edge[2] 0.0
C1173 0.0
C1174 0.36250000000000004
C1175 0.0
C1176 0.0125
C1177 0.0
C1178 0.36250000000000004
Network_Latency_ALL_GATHER_edge[0] 0.0
Network_Latency_ALL_GATHER_edge[1] 0.0
Network_Latency_ALL_GATHER_edge[2] 0.0
C1182 0.0
C1183 0.0
C1184 0.0
C1185 0.0
C1186 0.0
C1187 0.0
Compute_Memory_Latency[0] 0.0
Compute_Memory_Latency[1] 0.0
Compute_Memory_Latency[2] 0.0
Per_Config_II[0] 4639.999930858613
Per_Config_II[1] 8474.484375
Per_Config_II[2] 8119.999879002573
C1194 4639.999930858613
C1195 264.82763671875
C1196 8119.999879002573
C1197 21234.48418486119
ns_per_batch 21234.48418486119
all_config_II 21234.48418486119
C1200 21234.48418486119
C1201 21234.48418486119
C1202 21234.48418486119
C1203 0.0
pipeline_factor 1.0
C1205 1.0
C1206 0.0
C1207 1.0
LINK_cost[0] 20.0
SWITCH_cost[0] 480.0
less_or_equal_one_chip 1.0
less_or_equal_four_chip 1.0
total_DRAM_cost 8192.0
total_accelerator_cost 16522.25
total_link_cost 0.0
total_switch_cost 0.0
C1216 20.0
C1217 480.0
total_cost 24714.25
LINK_power[0] 0.5200000107288361
SWITCH_power[0] 1.0400000214576721
total_DRAM_power 1331.0361328125
total_accelerator_power 444.7062072753906
total_link_power 0.0
total_switch_power 0.0
C1225 0.5200000107288361
C1226 1.0400000214576721
total_power 1775.7423400878906
final_ns 21234.48418486119
------------Statistics------------
FLOP per kernel:
SYSTOLIC Proj1 32 32 1048576 1 2147483648
SYSTOLIC Proj2 32 32 1048576 1 2147483648
SYSTOLIC Conv 1048576 32 1 1 67108864
SYSTOLIC Scan_stage_0 1048576 2 1 32 134217728
SYSTOLIC Scan_stage_1 1048576 2 1 32 134217728
SYSTOLIC Scan_stage_2 1048576 2 1 32 134217728
SYSTOLIC Scan_stage_3 1048576 2 1 32 134217728
SIMD Multiply 1048576 1 32 1 33554432
SYSTOLIC Proj3 32 32 1048576 1 2147483648
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
kernel_name ['Proj1', 'Proj2', 'Conv', 'Scan_stage_0', 'Scan_stage_1', 'Scan_stage_2', 'Scan_stage_3', 'Multiply', 'Proj3']
Proj1 Conv
Conv Scan_stage_0
Scan_stage_0 Scan_stage_1
Scan_stage_1 Scan_stage_2
Scan_stage_2 Scan_stage_3
Scan_stage_3 Multiply
Proj2 Multiply
Multiply Proj3
depth
2
2
2
2
2
2
7
2



TP 1.0
PP 1.0
DP 1.0
final_s 2.123448418486119e-05
Number of Chips 1
Per-Accelerator Throughput (GFLOPS) 638976.0095214844
DRAM BW 8192.0
Link BW [10.0]
System Cost 24714.25
System Power 1775.7423400878906
Workload FLOP 7079985152.0
System FLOPS Utilization 0.5218024071899365
Optimizer Runtime (s) 4.2424843311309814




