{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744335258824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744335258825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 13:34:18 2025 " "Processing started: Fri Apr 11 13:34:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744335258825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335258825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335258825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744335259191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744335259192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop (to be sorted)/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "ReCOP (To be sorted)/various_constants.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "ReCOP (To be sorted)/registers.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264323 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "ReCOP (To be sorted)/registers.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "ReCOP (To be sorted)/registerfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264326 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "ReCOP (To be sorted)/registerfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264328 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop (to be sorted)/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "ReCOP (To be sorted)/recop_types.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "ReCOP (To be sorted)/recop_pll.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264332 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "ReCOP (To be sorted)/recop_pll.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "ReCOP (To be sorted)/prog_mem.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264334 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "ReCOP (To be sorted)/prog_mem.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ReCOP (To be sorted)/pll.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264337 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ReCOP (To be sorted)/pll.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop (to be sorted)/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "ReCOP (To be sorted)/opcodes.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "ReCOP (To be sorted)/memory_model.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264341 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ReCOP (To be sorted)/memory_model.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "ReCOP (To be sorted)/memory_arbiter.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264343 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "ReCOP (To be sorted)/memory_arbiter.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Behavioral " "Found design unit 1: datapath-Behavioral" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264345 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "ReCOP (To be sorted)/data_mem.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264347 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ReCOP (To be sorted)/data_mem.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-Behavioral " "Found design unit 1: controlunit-Behavioral" {  } { { "ReCOP (To be sorted)/controlunit.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/controlunit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264349 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "ReCOP (To be sorted)/controlunit.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/controlunit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop (to be sorted)/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop (to be sorted)/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ReCOP (To be sorted)/ALU.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264351 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ReCOP (To be sorted)/ALU.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744335264351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264351 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "reset datapath.vhd(93) " "VHDL Association List error at datapath.vhd(93): formal \"reset\" does not exist" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 93 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1744335264354 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "init datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"init\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264354 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "init regfile.vhd(14) " "HDL error at regfile.vhd(14): see declaration for object \"init\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ld_r datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"ld_r\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ld_r regfile.vhd(16) " "HDL error at regfile.vhd(16): see declaration for object \"ld_r\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel_z datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"sel_z\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sel_z regfile.vhd(18) " "HDL error at regfile.vhd(18): see declaration for object \"sel_z\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel_x datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"sel_x\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sel_x regfile.vhd(19) " "HDL error at regfile.vhd(19): see declaration for object \"sel_x\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rf_input_sel datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"rf_input_sel\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rf_input_sel regfile.vhd(24) " "HDL error at regfile.vhd(24): see declaration for object \"rf_input_sel\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ir_operand datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"ir_operand\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ir_operand regfile.vhd(26) " "HDL error at regfile.vhd(26): see declaration for object \"ir_operand\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dm_out datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"dm_out\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "dm_out regfile.vhd(27) " "HDL error at regfile.vhd(27): see declaration for object \"dm_out\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 27 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "aluout datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"aluout\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "aluout regfile.vhd(28) " "HDL error at regfile.vhd(28): see declaration for object \"aluout\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 28 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rz_max datapath.vhd(90) " "VHDL error at datapath.vhd(90): formal port or parameter \"rz_max\" must have actual or default value" {  } { { "ReCOP (To be sorted)/datapath.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 90 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rz_max regfile.vhd(29) " "HDL error at regfile.vhd(29): see declaration for object \"rz_max\"" {  } { { "ReCOP (To be sorted)/regfile.vhd" "" { Text "C:/Users/cyeh243/Downloads/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744335264355 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744335264449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 13:34:24 2025 " "Processing ended: Fri Apr 11 13:34:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744335264449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744335264449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744335264449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744335264449 ""}
