// Seed: 1116998844
module module_0;
  rpmos (-1'd0, -1);
  always id_1 = id_1;
  assign id_2 = 1;
  assign id_1 = -1'b0;
  assign id_1 = id_2;
  tri1 id_3, id_4;
  assign id_1 = id_1;
  wire id_5, id_6 = id_6;
  parameter id_7 = 1;
  wire id_8;
  if (id_7 ^ 1) wire id_9;
  else wire id_10;
  always_comb id_1 <= 1'b0;
  wire id_11;
  assign id_5 = id_11;
  assign id_3 = 1'b0;
  wire id_12;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3[1] = -1;
  assign id_8 = id_5;
  module_0 modCall_1 ();
  wire id_9, id_10;
endmodule
