Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 12 14:27:11 2019
| Host         : DESKTOP-DUF9KV0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file girador_control_sets_placed.rpt
| Design       : girador
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            3 |
|      6 |            1 |
|      7 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|                     Clock Signal                     |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/pixel_tick_reg_n_0 |                                      |                1 |              2 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 |                                      |                                      |                1 |              3 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 |                                      | rst_IBUF                             |                1 |              3 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0           | VGA/vga_sync_unit/v_count[9]_i_1_n_0 |                1 |              3 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0           |                                      |                2 |              6 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/pixel_tick_reg_n_0 | VGA/vga_sync_unit/v_count0           |                3 |              7 |
+------------------------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


