-- generated by newgenasym Mon Mar 07 16:50:33 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity usb_a_f is
    port (    
	DM:        INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VCC:       INOUT  STD_LOGIC);
end usb_a_f;
