<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:add7a6c8a09c8956af4db4d596e18c41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#add7a6c8a09c8956af4db4d596e18c41b">REG_UART_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0800U)</td></tr>
<tr class="memdesc:add7a6c8a09c8956af4db4d596e18c41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Control Register  <a href="#add7a6c8a09c8956af4db4d596e18c41b">More...</a><br /></td></tr>
<tr class="separator:add7a6c8a09c8956af4db4d596e18c41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bbdf6c1726be3b31280b088f7b587a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a26bbdf6c1726be3b31280b088f7b587a">REG_UART_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0804U)</td></tr>
<tr class="memdesc:a26bbdf6c1726be3b31280b088f7b587a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Mode Register  <a href="#a26bbdf6c1726be3b31280b088f7b587a">More...</a><br /></td></tr>
<tr class="separator:a26bbdf6c1726be3b31280b088f7b587a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5452ce29df0c01bf6fe41ccc2b7c31ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a5452ce29df0c01bf6fe41ccc2b7c31ed">REG_UART_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0808U)</td></tr>
<tr class="memdesc:a5452ce29df0c01bf6fe41ccc2b7c31ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Interrupt Enable Register  <a href="#a5452ce29df0c01bf6fe41ccc2b7c31ed">More...</a><br /></td></tr>
<tr class="separator:a5452ce29df0c01bf6fe41ccc2b7c31ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fcf6000822a96e36ccdeda240dc4784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a1fcf6000822a96e36ccdeda240dc4784">REG_UART_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E080CU)</td></tr>
<tr class="memdesc:a1fcf6000822a96e36ccdeda240dc4784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Interrupt Disable Register  <a href="#a1fcf6000822a96e36ccdeda240dc4784">More...</a><br /></td></tr>
<tr class="separator:a1fcf6000822a96e36ccdeda240dc4784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fc1d8ee0d9684beb381693054c19c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#ab6fc1d8ee0d9684beb381693054c19c9">REG_UART_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0810U)</td></tr>
<tr class="memdesc:ab6fc1d8ee0d9684beb381693054c19c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Interrupt Mask Register  <a href="#ab6fc1d8ee0d9684beb381693054c19c9">More...</a><br /></td></tr>
<tr class="separator:ab6fc1d8ee0d9684beb381693054c19c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b2b71cd84167605f07586431eefe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a14b2b71cd84167605f07586431eefe12">REG_UART_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0814U)</td></tr>
<tr class="memdesc:a14b2b71cd84167605f07586431eefe12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Status Register  <a href="#a14b2b71cd84167605f07586431eefe12">More...</a><br /></td></tr>
<tr class="separator:a14b2b71cd84167605f07586431eefe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658eab24159b850eb41ace72a6968c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a658eab24159b850eb41ace72a6968c2a">REG_UART_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0818U)</td></tr>
<tr class="memdesc:a658eab24159b850eb41ace72a6968c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Receive Holding Register  <a href="#a658eab24159b850eb41ace72a6968c2a">More...</a><br /></td></tr>
<tr class="separator:a658eab24159b850eb41ace72a6968c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7e6ef2470d88545da5d050fb81dcf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#afb7e6ef2470d88545da5d050fb81dcf1">REG_UART_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E081CU)</td></tr>
<tr class="memdesc:afb7e6ef2470d88545da5d050fb81dcf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transmit Holding Register  <a href="#afb7e6ef2470d88545da5d050fb81dcf1">More...</a><br /></td></tr>
<tr class="separator:afb7e6ef2470d88545da5d050fb81dcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fd741fbc150203f298ec16229e3f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a76fd741fbc150203f298ec16229e3f94">REG_UART_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0820U)</td></tr>
<tr class="memdesc:a76fd741fbc150203f298ec16229e3f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Baud Rate Generator Register  <a href="#a76fd741fbc150203f298ec16229e3f94">More...</a><br /></td></tr>
<tr class="separator:a76fd741fbc150203f298ec16229e3f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74df09f1ab57832874c63a3d9c8cf68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#aa74df09f1ab57832874c63a3d9c8cf68">REG_UART_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0900U)</td></tr>
<tr class="memdesc:aa74df09f1ab57832874c63a3d9c8cf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Receive Pointer Register  <a href="#aa74df09f1ab57832874c63a3d9c8cf68">More...</a><br /></td></tr>
<tr class="separator:aa74df09f1ab57832874c63a3d9c8cf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb712df923f16d24eddd07876e70916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#aaeb712df923f16d24eddd07876e70916">REG_UART_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0904U)</td></tr>
<tr class="memdesc:aaeb712df923f16d24eddd07876e70916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Receive Counter Register  <a href="#aaeb712df923f16d24eddd07876e70916">More...</a><br /></td></tr>
<tr class="separator:aaeb712df923f16d24eddd07876e70916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5314ab9180ad7f577808c65b5fb05111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a5314ab9180ad7f577808c65b5fb05111">REG_UART_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0908U)</td></tr>
<tr class="memdesc:a5314ab9180ad7f577808c65b5fb05111"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transmit Pointer Register  <a href="#a5314ab9180ad7f577808c65b5fb05111">More...</a><br /></td></tr>
<tr class="separator:a5314ab9180ad7f577808c65b5fb05111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac60c3fd4323dd0aadd5b20e7a802ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#acac60c3fd4323dd0aadd5b20e7a802ab">REG_UART_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E090CU)</td></tr>
<tr class="memdesc:acac60c3fd4323dd0aadd5b20e7a802ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transmit Counter Register  <a href="#acac60c3fd4323dd0aadd5b20e7a802ab">More...</a><br /></td></tr>
<tr class="separator:acac60c3fd4323dd0aadd5b20e7a802ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69c3826567ebf46c03147eabd06570c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#af69c3826567ebf46c03147eabd06570c">REG_UART_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0910U)</td></tr>
<tr class="memdesc:af69c3826567ebf46c03147eabd06570c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Receive Next Pointer Register  <a href="#af69c3826567ebf46c03147eabd06570c">More...</a><br /></td></tr>
<tr class="separator:af69c3826567ebf46c03147eabd06570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407bd1bca9aab910f93f48122d706c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a407bd1bca9aab910f93f48122d706c10">REG_UART_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0914U)</td></tr>
<tr class="memdesc:a407bd1bca9aab910f93f48122d706c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Receive Next Counter Register  <a href="#a407bd1bca9aab910f93f48122d706c10">More...</a><br /></td></tr>
<tr class="separator:a407bd1bca9aab910f93f48122d706c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac853b0e1a849e46db86d6fed838aa47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#ac853b0e1a849e46db86d6fed838aa47f">REG_UART_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0918U)</td></tr>
<tr class="memdesc:ac853b0e1a849e46db86d6fed838aa47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transmit Next Pointer Register  <a href="#ac853b0e1a849e46db86d6fed838aa47f">More...</a><br /></td></tr>
<tr class="separator:ac853b0e1a849e46db86d6fed838aa47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4120d3de7210b53d19522f93ee29e0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a4120d3de7210b53d19522f93ee29e0f5">REG_UART_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E091CU)</td></tr>
<tr class="memdesc:a4120d3de7210b53d19522f93ee29e0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transmit Next Counter Register  <a href="#a4120d3de7210b53d19522f93ee29e0f5">More...</a><br /></td></tr>
<tr class="separator:a4120d3de7210b53d19522f93ee29e0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab16331368caba855767e2cae274b855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#aab16331368caba855767e2cae274b855">REG_UART_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0920U)</td></tr>
<tr class="memdesc:aab16331368caba855767e2cae274b855"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transfer Control Register  <a href="#aab16331368caba855767e2cae274b855">More...</a><br /></td></tr>
<tr class="separator:aab16331368caba855767e2cae274b855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b181d8dc20fa76da390a6e3f9f5ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uart_8h.html#a55b181d8dc20fa76da390a6e3f9f5ed3">REG_UART_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0924U)</td></tr>
<tr class="memdesc:a55b181d8dc20fa76da390a6e3f9f5ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART) Transfer Status Register  <a href="#a55b181d8dc20fa76da390a6e3f9f5ed3">More...</a><br /></td></tr>
<tr class="separator:a55b181d8dc20fa76da390a6e3f9f5ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a76fd741fbc150203f298ec16229e3f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fd741fbc150203f298ec16229e3f94">&#9670;&nbsp;</a></span>REG_UART_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_BRGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0820U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00067">67</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="add7a6c8a09c8956af4db4d596e18c41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7a6c8a09c8956af4db4d596e18c41b">&#9670;&nbsp;</a></span>REG_UART_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00059">59</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a1fcf6000822a96e36ccdeda240dc4784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fcf6000822a96e36ccdeda240dc4784">&#9670;&nbsp;</a></span>REG_UART_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E080CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00062">62</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a5452ce29df0c01bf6fe41ccc2b7c31ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5452ce29df0c01bf6fe41ccc2b7c31ed">&#9670;&nbsp;</a></span>REG_UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0808U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00061">61</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="ab6fc1d8ee0d9684beb381693054c19c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fc1d8ee0d9684beb381693054c19c9">&#9670;&nbsp;</a></span>REG_UART_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0810U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00063">63</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a26bbdf6c1726be3b31280b088f7b587a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bbdf6c1726be3b31280b088f7b587a">&#9670;&nbsp;</a></span>REG_UART_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00060">60</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="aab16331368caba855767e2cae274b855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab16331368caba855767e2cae274b855">&#9670;&nbsp;</a></span>REG_UART_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0920U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00076">76</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a55b181d8dc20fa76da390a6e3f9f5ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b181d8dc20fa76da390a6e3f9f5ed3">&#9670;&nbsp;</a></span>REG_UART_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0924U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00077">77</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="aaeb712df923f16d24eddd07876e70916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb712df923f16d24eddd07876e70916">&#9670;&nbsp;</a></span>REG_UART_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0904U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00069">69</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a658eab24159b850eb41ace72a6968c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658eab24159b850eb41ace72a6968c2a">&#9670;&nbsp;</a></span>REG_UART_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0818U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00065">65</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a407bd1bca9aab910f93f48122d706c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407bd1bca9aab910f93f48122d706c10">&#9670;&nbsp;</a></span>REG_UART_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0914U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00073">73</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="af69c3826567ebf46c03147eabd06570c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69c3826567ebf46c03147eabd06570c">&#9670;&nbsp;</a></span>REG_UART_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0910U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00072">72</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="aa74df09f1ab57832874c63a3d9c8cf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74df09f1ab57832874c63a3d9c8cf68">&#9670;&nbsp;</a></span>REG_UART_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0900U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00068">68</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a14b2b71cd84167605f07586431eefe12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b2b71cd84167605f07586431eefe12">&#9670;&nbsp;</a></span>REG_UART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0814U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00064">64</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="acac60c3fd4323dd0aadd5b20e7a802ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac60c3fd4323dd0aadd5b20e7a802ab">&#9670;&nbsp;</a></span>REG_UART_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E090CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00071">71</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="afb7e6ef2470d88545da5d050fb81dcf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7e6ef2470d88545da5d050fb81dcf1">&#9670;&nbsp;</a></span>REG_UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E081CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00066">66</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a4120d3de7210b53d19522f93ee29e0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4120d3de7210b53d19522f93ee29e0f5">&#9670;&nbsp;</a></span>REG_UART_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E091CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00075">75</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="ac853b0e1a849e46db86d6fed838aa47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac853b0e1a849e46db86d6fed838aa47f">&#9670;&nbsp;</a></span>REG_UART_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0918U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00074">74</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
<a id="a5314ab9180ad7f577808c65b5fb05111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5314ab9180ad7f577808c65b5fb05111">&#9670;&nbsp;</a></span>REG_UART_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UART_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0908U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uart_8h_source.html#l00070">70</a> of file <a class="el" href="instance__uart_8h_source.html">instance_uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
