try|tempname DUM,mov|r8d|6|	|jmp|const_2|	|push|r15|	|push|r14|	|mov|r15|rdi|	|push|r13|	|push|r12|	|mov|r14|r8|	|push|rbp|	|push|rbx|	|mov|ebp|esi|	|sub|rsp|const_7|	|mov|qword|ptr|rsp|+|const_8|rdx|	|mov|qword|ptr|rsp|rdi|	|mov|qword|ptr|rsp|+|const_3|rcx|	|call|const_12|	|mov|qword|ptr|rsp|+|8|rax|	|mov|eax|dword|ptr|rax|	|mov|rdi|r15|	|mov|dword|ptr|rsp|+|const_1|eax|	|call|const_5|	|movsxd|rsi|ebp|	|lea|rdx|rsi|+|r14|	|cmp|rdx|rax|	|ja|const_9|	|mov|rax|qword|ptr|rsp|+|8|	|mov|edx|const_11|	|mov|dword|ptr|rax|const_4|	|jmp|const_10|	|add|rsp|const_7|	|mov|eax|edx|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|pop|r15|	|ret|	|CONS|<Bool|__eq__|ret_0|const_0|>	|<Bool|Not|ULE|__add__|const_6|Concat|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|0|reg_rsi|ret_1|>	|<Bool|__le__|ret_0|const_0|>	,DUM
try|tempname DUM,mov|r8d|6|	|jmp|const_2|	|push|r15|	|push|r14|	|mov|r15|rdi|	|push|r13|	|push|r12|	|mov|r14|r8|	|push|rbp|	|push|rbx|	|mov|ebp|esi|	|sub|rsp|const_7|	|mov|qword|ptr|rsp|+|const_8|rdx|	|mov|qword|ptr|rsp|rdi|	|mov|qword|ptr|rsp|+|const_3|rcx|	|call|const_12|	|mov|qword|ptr|rsp|+|8|rax|	|mov|eax|dword|ptr|rax|	|mov|rdi|r15|	|mov|dword|ptr|rsp|+|const_1|eax|	|call|const_5|	|movsxd|rsi|ebp|	|lea|rdx|rsi|+|r14|	|cmp|rdx|rax|	|ja|const_9|	|sub|rax|r14|	|mov|rbx|rax|	|sub|rbx|rsi|	|lea|rsi|rip|+|const_15|	|lea|rax|r15|+|rbx|	|mov|rdi|rax|	|mov|qword|ptr|rsp|+|const_14|rax|	|call|const_13|	|cmp|r14|rax|	|ja|const_9|	|mov|rax|qword|ptr|rsp|+|8|	|mov|edx|const_11|	|mov|dword|ptr|rax|const_4|	|jmp|const_10|	|add|rsp|const_7|	|mov|eax|edx|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|pop|r15|	|ret|	|CONS|<Bool|__eq__|ret_0|const_0|>	|<Bool|ULE|__add__|const_6|Concat|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|31|reg_rsi|Extract|31|0|reg_rsi|ret_1|>	|<Bool|Not|ULE|const_6|ret_2|>	|<Bool|__le__|ret_0|const_0|>	,DUM
try|tempname DUM,mov|r8d|6|	|jmp|const_2|	|push|r15|	|push|r14|	|mov|r15|rdi|	|push|r13|	|push|r12|	|mov|r14|r8|	|push|rbp|	|push|rbx|	|mov|ebp|esi|	|sub|rsp|const_7|	|mov|qword|ptr|rsp|+|const_8|rdx|	|mov|qword|ptr|rsp|rdi|	|mov|qword|ptr|rsp|+|const_3|rcx|	|call|const_12|	|mov|qword|ptr|rsp|+|8|rax|	|mov|eax|dword|ptr|rax|	|mov|rdi|r15|	|mov|dword|ptr|rsp|+|const_1|eax|	|call|const_5|	|movsxd|rsi|ebp|	|lea|rdx|rsi|+|r14|	|cmp|rdx|rax|	|ja|const_9|	|sub|rax|r14|	|mov|rbx|rax|	|sub|rbx|rsi|	|lea|rsi|rip|+|const_15|	|lea|rax|r15|+|rbx|	|mov|rdi|rax|	|mov|qword|ptr|rsp|+|const_14|rax|	|call|const_13|	|cmp|r14|rax|	|ja|const_9|	|xor|edi|edi|	|mov|rsi|r14|	|call|const_19|	|test|rax|rax|	|mov|rbp|rax|	|je|const_16|	|mov|edx|const_11|	|jmp|const_10|	|add|rsp|const_7|	|mov|eax|edx|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|pop|r15|	|ret|	|CONS|<Bool|__le__|ret_0|const_18|>	|<Bool|__eq__|ret_0|const_0|>	|<Bool|__le__|__add__|SignExt|32|Extract|31|0|reg_rsi|const_6|ret_1|>	|<Bool|__le__|const_6|ret_2|>	|<Bool|__eq__|ret_3|const_17|>	,DUM
