
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  00000e9c  00000f30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  00800152  00800152  00000f82  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00000f82  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002a6  00000000  00000000  00000fc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000f2a  00000000  00000000  00001268  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000046d  00000000  00000000  00002192  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000dbc  00000000  00000000  000025ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000250  00000000  00000000  000033bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003ff  00000000  00000000  0000360c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000802  00000000  00000000  00003a0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  0000420d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	22 c0       	rjmp	.+68     	; 0x46 <__ctors_end>
   2:	3c c0       	rjmp	.+120    	; 0x7c <__bad_interrupt>
   4:	3b c0       	rjmp	.+118    	; 0x7c <__bad_interrupt>
   6:	3a c0       	rjmp	.+116    	; 0x7c <__bad_interrupt>
   8:	39 c0       	rjmp	.+114    	; 0x7c <__bad_interrupt>
   a:	38 c0       	rjmp	.+112    	; 0x7c <__bad_interrupt>
   c:	37 c0       	rjmp	.+110    	; 0x7c <__bad_interrupt>
   e:	36 c0       	rjmp	.+108    	; 0x7c <__bad_interrupt>
  10:	35 c0       	rjmp	.+106    	; 0x7c <__bad_interrupt>
  12:	2c c4       	rjmp	.+2136   	; 0x86c <__vector_9>
  14:	33 c0       	rjmp	.+102    	; 0x7c <__bad_interrupt>
  16:	32 c0       	rjmp	.+100    	; 0x7c <__bad_interrupt>
  18:	31 c0       	rjmp	.+98     	; 0x7c <__bad_interrupt>
  1a:	04 c4       	rjmp	.+2056   	; 0x824 <__vector_13>
  1c:	2f c0       	rjmp	.+94     	; 0x7c <__bad_interrupt>
  1e:	2e c0       	rjmp	.+92     	; 0x7c <__bad_interrupt>
  20:	d4 c3       	rjmp	.+1960   	; 0x7ca <__vector_16>
  22:	2c c0       	rjmp	.+88     	; 0x7c <__bad_interrupt>
  24:	a2 c3       	rjmp	.+1860   	; 0x76a <__vector_18>
  26:	2a c0       	rjmp	.+84     	; 0x7c <__bad_interrupt>
  28:	29 c0       	rjmp	.+82     	; 0x7c <__bad_interrupt>
  2a:	28 c0       	rjmp	.+80     	; 0x7c <__bad_interrupt>
  2c:	27 c0       	rjmp	.+78     	; 0x7c <__bad_interrupt>
  2e:	26 c0       	rjmp	.+76     	; 0x7c <__bad_interrupt>
  30:	25 c0       	rjmp	.+74     	; 0x7c <__bad_interrupt>
  32:	24 c0       	rjmp	.+72     	; 0x7c <__bad_interrupt>
  34:	48 c3       	rjmp	.+1680   	; 0x6c6 <A7139_SetPowerLevel+0x22>
  36:	4b c3       	rjmp	.+1686   	; 0x6ce <A7139_SetPowerLevel+0x2a>
  38:	4e c3       	rjmp	.+1692   	; 0x6d6 <A7139_SetPowerLevel+0x32>
  3a:	51 c3       	rjmp	.+1698   	; 0x6de <A7139_SetPowerLevel+0x3a>
  3c:	54 c3       	rjmp	.+1704   	; 0x6e6 <A7139_SetPowerLevel+0x42>
  3e:	57 c3       	rjmp	.+1710   	; 0x6ee <A7139_SetPowerLevel+0x4a>
  40:	5a c3       	rjmp	.+1716   	; 0x6f6 <A7139_SetPowerLevel+0x52>
  42:	5d c3       	rjmp	.+1722   	; 0x6fe <A7139_SetPowerLevel+0x5a>
  44:	60 c3       	rjmp	.+1728   	; 0x706 <A7139_SetPowerLevel+0x62>

00000046 <__ctors_end>:
  46:	11 24       	eor	r1, r1
  48:	1f be       	out	0x3f, r1	; 63
  4a:	cf ef       	ldi	r28, 0xFF	; 255
  4c:	d2 e0       	ldi	r29, 0x02	; 2
  4e:	de bf       	out	0x3e, r29	; 62
  50:	cd bf       	out	0x3d, r28	; 61

00000052 <__do_copy_data>:
  52:	11 e0       	ldi	r17, 0x01	; 1
  54:	a0 e0       	ldi	r26, 0x00	; 0
  56:	b1 e0       	ldi	r27, 0x01	; 1
  58:	ec e9       	ldi	r30, 0x9C	; 156
  5a:	fe e0       	ldi	r31, 0x0E	; 14
  5c:	02 c0       	rjmp	.+4      	; 0x62 <.do_copy_data_start>

0000005e <.do_copy_data_loop>:
  5e:	05 90       	lpm	r0, Z+
  60:	0d 92       	st	X+, r0

00000062 <.do_copy_data_start>:
  62:	a2 35       	cpi	r26, 0x52	; 82
  64:	b1 07       	cpc	r27, r17
  66:	d9 f7       	brne	.-10     	; 0x5e <.do_copy_data_loop>

00000068 <__do_clear_bss>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a2 e5       	ldi	r26, 0x52	; 82
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	01 c0       	rjmp	.+2      	; 0x72 <.do_clear_bss_start>

00000070 <.do_clear_bss_loop>:
  70:	1d 92       	st	X+, r1

00000072 <.do_clear_bss_start>:
  72:	ab 36       	cpi	r26, 0x6B	; 107
  74:	b1 07       	cpc	r27, r17
  76:	e1 f7       	brne	.-8      	; 0x70 <.do_clear_bss_loop>
  78:	42 d4       	rcall	.+2180   	; 0x8fe <main>
  7a:	0e c7       	rjmp	.+3612   	; 0xe98 <_exit>

0000007c <__bad_interrupt>:
  7c:	c1 cf       	rjmp	.-126    	; 0x0 <__vectors>

0000007e <SPIx_WriteByte>:
const Uint16  A7139Config[];

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
  7e:	20 9a       	sbi	0x04, 0	; 4
  80:	90 e0       	ldi	r25, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (src & 0x80)
  82:	87 ff       	sbrs	r24, 7
  84:	02 c0       	rjmp	.+4      	; 0x8a <SPIx_WriteByte+0xc>
            SPI_DATA_H;
  86:	28 9a       	sbi	0x05, 0	; 5
  88:	01 c0       	rjmp	.+2      	; 0x8c <SPIx_WriteByte+0xe>
        else
            SPI_DATA_L;
  8a:	28 98       	cbi	0x05, 0	; 5
        asm("nop");
  8c:	00 00       	nop
        SPI_SCK_H;
  8e:	41 9a       	sbi	0x08, 1	; 8
        asm("nop");
  90:	00 00       	nop
        SPI_SCK_L;
  92:	41 98       	cbi	0x08, 1	; 8

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
    for (i = 0; i < 8; i++)
  94:	9f 5f       	subi	r25, 0xFF	; 255
  96:	98 30       	cpi	r25, 0x08	; 8
  98:	11 f0       	breq	.+4      	; 0x9e <SPIx_WriteByte+0x20>
            SPI_DATA_L;
        asm("nop");
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  9a:	88 0f       	add	r24, r24
  9c:	f2 cf       	rjmp	.-28     	; 0x82 <SPIx_WriteByte+0x4>
  9e:	08 95       	ret

000000a0 <SPIx_ReadByte>:
}

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
  a0:	20 98       	cbi	0x04, 0	; 4
  a2:	90 e0       	ldi	r25, 0x00	; 0
  a4:	80 e0       	ldi	r24, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (SPI_DATA_HL)
  a6:	1a 9b       	sbis	0x03, 2	; 3
  a8:	03 c0       	rjmp	.+6      	; 0xb0 <SPIx_ReadByte+0x10>
            tmp = (tmp << 1) | 0x01;
  aa:	88 0f       	add	r24, r24
  ac:	81 60       	ori	r24, 0x01	; 1
  ae:	01 c0       	rjmp	.+2      	; 0xb2 <SPIx_ReadByte+0x12>
        else
            tmp = tmp << 1;
  b0:	88 0f       	add	r24, r24
        asm("nop");
  b2:	00 00       	nop
        SPI_SCK_H;
  b4:	41 9a       	sbi	0x08, 1	; 8
        asm("nop");
  b6:	00 00       	nop
        SPI_SCK_L;
  b8:	41 98       	cbi	0x08, 1	; 8

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
    for (i = 0; i < 8; i++)
  ba:	9f 5f       	subi	r25, 0xFF	; 255
  bc:	98 30       	cpi	r25, 0x08	; 8
  be:	99 f7       	brne	.-26     	; 0xa6 <SPIx_ReadByte+0x6>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return tmp;
}
  c0:	08 95       	ret

000000c2 <SPIx_WriteWord>:

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
  c2:	20 9a       	sbi	0x04, 0	; 4
  c4:	20 e0       	ldi	r18, 0x00	; 0
    for (i = 0; i < 16; i++)
    {
        if (src & 0x8000)
  c6:	97 ff       	sbrs	r25, 7
  c8:	02 c0       	rjmp	.+4      	; 0xce <SPIx_WriteWord+0xc>
            SPI_DATA_H;
  ca:	28 9a       	sbi	0x05, 0	; 5
  cc:	01 c0       	rjmp	.+2      	; 0xd0 <SPIx_WriteWord+0xe>
        else
            SPI_DATA_L;
  ce:	28 98       	cbi	0x05, 0	; 5
        SPI_SCK_H;
  d0:	41 9a       	sbi	0x08, 1	; 8
        asm("nop");
  d2:	00 00       	nop
        SPI_SCK_L;
  d4:	41 98       	cbi	0x08, 1	; 8

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
    for (i = 0; i < 16; i++)
  d6:	2f 5f       	subi	r18, 0xFF	; 255
  d8:	20 31       	cpi	r18, 0x10	; 16
  da:	19 f0       	breq	.+6      	; 0xe2 <SPIx_WriteWord+0x20>
        else
            SPI_DATA_L;
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  dc:	88 0f       	add	r24, r24
  de:	99 1f       	adc	r25, r25
  e0:	f2 cf       	rjmp	.-28     	; 0xc6 <SPIx_WriteWord+0x4>
  e2:	08 95       	ret

000000e4 <SPIx_ReadWord>:

Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
  e4:	20 98       	cbi	0x04, 0	; 4
  e6:	20 e0       	ldi	r18, 0x00	; 0
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	c9 01       	movw	r24, r18
  ee:	88 0f       	add	r24, r24
  f0:	99 1f       	adc	r25, r25
    for (i = 0; i < 16; i++)
    {
        if (SPI_DATA_HL)
  f2:	1a 9b       	sbis	0x03, 2	; 3
  f4:	03 c0       	rjmp	.+6      	; 0xfc <SPIx_ReadWord+0x18>
            regVal = (regVal << 1) | 0x01;
  f6:	9c 01       	movw	r18, r24
  f8:	21 60       	ori	r18, 0x01	; 1
  fa:	01 c0       	rjmp	.+2      	; 0xfe <SPIx_ReadWord+0x1a>
        else
            regVal = regVal << 1;
  fc:	9c 01       	movw	r18, r24
        SPI_SCK_H;
  fe:	41 9a       	sbi	0x08, 1	; 8
        asm("nop");
 100:	00 00       	nop
        SPI_SCK_L;
 102:	41 98       	cbi	0x08, 1	; 8
Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
    for (i = 0; i < 16; i++)
 104:	4f 5f       	subi	r20, 0xFF	; 255
 106:	40 31       	cpi	r20, 0x10	; 16
 108:	89 f7       	brne	.-30     	; 0xec <SPIx_ReadWord+0x8>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return regVal;
}
 10a:	c9 01       	movw	r24, r18
 10c:	08 95       	ret

0000010e <A7139_WriteReg>:

static void A7139_WriteReg(Uint8 regAddr, Uint16 regVal)
{
 10e:	0f 93       	push	r16
 110:	1f 93       	push	r17
 112:	8b 01       	movw	r16, r22
    SPI_SCS_L;
 114:	42 98       	cbi	0x08, 2	; 8
    regAddr |= CMD_Reg_W;
    SPIx_WriteByte(regAddr);
 116:	b3 df       	rcall	.-154    	; 0x7e <SPIx_WriteByte>
    
    SPIx_WriteWord(regVal);
 118:	c8 01       	movw	r24, r16
 11a:	d3 df       	rcall	.-90     	; 0xc2 <SPIx_WriteWord>
    SPI_SCS_H;
 11c:	42 9a       	sbi	0x08, 2	; 8
}
 11e:	1f 91       	pop	r17
 120:	0f 91       	pop	r16
 122:	08 95       	ret

00000124 <A7139_ReadReg>:

Uint16 A7139_ReadReg(Uint8 regAddr)
{
    Uint16 regVal;
    SPI_SCS_L;
 124:	42 98       	cbi	0x08, 2	; 8
    regAddr |= CMD_Reg_R;
    SPIx_WriteByte(regAddr);
 126:	80 68       	ori	r24, 0x80	; 128
 128:	aa df       	rcall	.-172    	; 0x7e <SPIx_WriteByte>
    asm("nop");
 12a:	00 00       	nop
    regVal=SPIx_ReadWord();
 12c:	db df       	rcall	.-74     	; 0xe4 <SPIx_ReadWord>
    SPI_SCS_H;
 12e:	42 9a       	sbi	0x08, 2	; 8
    return regVal;
}
 130:	08 95       	ret

00000132 <A7139_WritePageA>:

static void A7139_WritePageA(Uint8 address, Uint16 dataWord)
{
 132:	0f 93       	push	r16
 134:	1f 93       	push	r17
 136:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 138:	78 2f       	mov	r23, r24
 13a:	72 95       	swap	r23
 13c:	70 7f       	andi	r23, 0xF0	; 240
 13e:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 140:	61 61       	ori	r22, 0x11	; 17
 142:	87 e0       	ldi	r24, 0x07	; 7
 144:	e4 df       	rcall	.-56     	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(PAGEA_REG, dataWord);
 146:	88 e0       	ldi	r24, 0x08	; 8
 148:	b8 01       	movw	r22, r16
 14a:	e1 df       	rcall	.-62     	; 0x10e <A7139_WriteReg>
}
 14c:	1f 91       	pop	r17
 14e:	0f 91       	pop	r16
 150:	08 95       	ret

00000152 <A7139_WritePageB>:

static void A7139_WritePageB(Uint8 address, Uint16 dataWord)
{
 152:	0f 93       	push	r16
 154:	1f 93       	push	r17
 156:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 7) | A7139Config[CRYSTAL_REG]);
 158:	68 2f       	mov	r22, r24
 15a:	70 e0       	ldi	r23, 0x00	; 0
 15c:	76 95       	lsr	r23
 15e:	76 2f       	mov	r23, r22
 160:	66 27       	eor	r22, r22
 162:	77 95       	ror	r23
 164:	67 95       	ror	r22
    A7139_WriteReg(CRYSTAL_REG, tmp);
 166:	61 61       	ori	r22, 0x11	; 17
 168:	87 e0       	ldi	r24, 0x07	; 7
 16a:	d1 df       	rcall	.-94     	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(PAGEB_REG, dataWord);
 16c:	89 e0       	ldi	r24, 0x09	; 9
 16e:	b8 01       	movw	r22, r16
 170:	ce df       	rcall	.-100    	; 0x10e <A7139_WriteReg>
}
 172:	1f 91       	pop	r17
 174:	0f 91       	pop	r16
 176:	08 95       	ret

00000178 <A7139_ReadPageA>:

static Uint16 A7139_ReadPageA(Uint8 address)
{
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 178:	78 2f       	mov	r23, r24
 17a:	72 95       	swap	r23
 17c:	70 7f       	andi	r23, 0xF0	; 240
 17e:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 180:	61 61       	ori	r22, 0x11	; 17
 182:	87 e0       	ldi	r24, 0x07	; 7
 184:	c4 df       	rcall	.-120    	; 0x10e <A7139_WriteReg>
    tmp = A7139_ReadReg(PAGEA_REG);
 186:	88 e0       	ldi	r24, 0x08	; 8
 188:	cd df       	rcall	.-102    	; 0x124 <A7139_ReadReg>
    return tmp;
}
 18a:	08 95       	ret

0000018c <A7139_RCOSC_Cal>:
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
}

static Uint8 A7139_RCOSC_Cal(void)
{
 18c:	1f 93       	push	r17
 18e:	cf 93       	push	r28
 190:	df 93       	push	r29
    Uint8  retry = 0xFF;
    Uint16 calbrtVal,t_retry=0xFFFF;
    //RCOSC_E[4:4] = 1,enable internal RC Oscillator
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 192:	82 e0       	ldi	r24, 0x02	; 2
 194:	60 e1       	ldi	r22, 0x10	; 16
 196:	78 ef       	ldi	r23, 0xF8	; 248
 198:	cc df       	rcall	.-104    	; 0x132 <A7139_WritePageA>
 19a:	cf ef       	ldi	r28, 0xFF	; 255
 19c:	df ef       	ldi	r29, 0xFF	; 255
 19e:	1f ef       	ldi	r17, 0xFF	; 255
    do{
        //ENCAL[0:0] = 1,then start RC OSC Calbrt
        A7139_WritePageA(WCAL_PAGEA, A7139Config_PageA[WCAL_PAGEA] | 0x0001);
 1a0:	8f e0       	ldi	r24, 0x0F	; 15
 1a2:	61 e0       	ldi	r22, 0x01	; 1
 1a4:	70 e0       	ldi	r23, 0x00	; 0
 1a6:	c5 df       	rcall	.-118    	; 0x132 <A7139_WritePageA>
        do{
            calbrtVal = A7139_ReadPageA(WCAL_PAGEA) & 0x0001;
 1a8:	8f e0       	ldi	r24, 0x0F	; 15
 1aa:	e6 df       	rcall	.-52     	; 0x178 <A7139_ReadPageA>
        }while(calbrtVal && t_retry--);
 1ac:	80 ff       	sbrs	r24, 0
 1ae:	05 c0       	rjmp	.+10     	; 0x1ba <A7139_RCOSC_Cal+0x2e>
 1b0:	21 97       	sbiw	r28, 0x01	; 1
 1b2:	8f ef       	ldi	r24, 0xFF	; 255
 1b4:	cf 3f       	cpi	r28, 0xFF	; 255
 1b6:	d8 07       	cpc	r29, r24
 1b8:	b9 f7       	brne	.-18     	; 0x1a8 <A7139_RCOSC_Cal+0x1c>
        //read NUMLH[9:1]
        calbrtVal = (A7139_ReadPageA(WCAL_PAGEA) & 0x03FF) >> 1;
 1ba:	8f e0       	ldi	r24, 0x0F	; 15
 1bc:	dd df       	rcall	.-70     	; 0x178 <A7139_ReadPageA>
        if(calbrtVal>186 && calbrtVal<198)
 1be:	93 70       	andi	r25, 0x03	; 3
 1c0:	96 95       	lsr	r25
 1c2:	87 95       	ror	r24
 1c4:	8b 5b       	subi	r24, 0xBB	; 187
 1c6:	90 40       	sbci	r25, 0x00	; 0
 1c8:	0b 97       	sbiw	r24, 0x0b	; 11
 1ca:	30 f0       	brcs	.+12     	; 0x1d8 <A7139_RCOSC_Cal+0x4c>
            return OK_RCOSC_CAL;
    }while(retry--);
 1cc:	11 23       	and	r17, r17
 1ce:	11 f4       	brne	.+4      	; 0x1d4 <A7139_RCOSC_Cal+0x48>
 1d0:	84 e0       	ldi	r24, 0x04	; 4
 1d2:	03 c0       	rjmp	.+6      	; 0x1da <A7139_RCOSC_Cal+0x4e>
 1d4:	11 50       	subi	r17, 0x01	; 1
 1d6:	e4 cf       	rjmp	.-56     	; 0x1a0 <A7139_RCOSC_Cal+0x14>
 1d8:	85 e0       	ldi	r24, 0x05	; 5
    return ERR_RCOSC_CAL;
}
 1da:	df 91       	pop	r29
 1dc:	cf 91       	pop	r28
 1de:	1f 91       	pop	r17
 1e0:	08 95       	ret

000001e2 <StrobeCmd>:

void StrobeCmd(Uint8 cmd)
{
    SPI_SCS_L;
 1e2:	42 98       	cbi	0x08, 2	; 8
    SPIx_WriteByte(cmd);
 1e4:	4c df       	rcall	.-360    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 1e6:	42 9a       	sbi	0x08, 2	; 8
}
 1e8:	08 95       	ret

000001ea <A7139_SetCID>:
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}

Uint8 A7139_SetCID(Uint32 id)
{
 1ea:	ef 92       	push	r14
 1ec:	ff 92       	push	r15
 1ee:	0f 93       	push	r16
 1f0:	1f 93       	push	r17
 1f2:	7b 01       	movw	r14, r22
 1f4:	8c 01       	movw	r16, r24
    SPI_SCS_L;
 1f6:	42 98       	cbi	0x08, 2	; 8
    SPIx_WriteByte(CMD_CID_W);
 1f8:	80 e2       	ldi	r24, 0x20	; 32
 1fa:	41 df       	rcall	.-382    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>24));
 1fc:	81 2f       	mov	r24, r17
 1fe:	99 27       	eor	r25, r25
 200:	aa 27       	eor	r26, r26
 202:	bb 27       	eor	r27, r27
 204:	3c df       	rcall	.-392    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>16));
 206:	c8 01       	movw	r24, r16
 208:	aa 27       	eor	r26, r26
 20a:	bb 27       	eor	r27, r27
 20c:	38 df       	rcall	.-400    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>8));
 20e:	bb 27       	eor	r27, r27
 210:	a1 2f       	mov	r26, r17
 212:	90 2f       	mov	r25, r16
 214:	8f 2d       	mov	r24, r15
 216:	33 df       	rcall	.-410    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)id);
 218:	8e 2d       	mov	r24, r14
 21a:	31 df       	rcall	.-414    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 21c:	42 9a       	sbi	0x08, 2	; 8
    return 0;
}
 21e:	80 e0       	ldi	r24, 0x00	; 0
 220:	1f 91       	pop	r17
 222:	0f 91       	pop	r16
 224:	ff 90       	pop	r15
 226:	ef 90       	pop	r14
 228:	08 95       	ret

0000022a <A7139_Init>:
    SPIx_WriteByte(cmd);
    SPI_SCS_H;
}

Uint8 A7139_Init(float rfFreq)
{
 22a:	6f 92       	push	r6
 22c:	7f 92       	push	r7
 22e:	8f 92       	push	r8
 230:	9f 92       	push	r9
 232:	af 92       	push	r10
 234:	bf 92       	push	r11
 236:	cf 92       	push	r12
 238:	df 92       	push	r13
 23a:	ef 92       	push	r14
 23c:	ff 92       	push	r15
 23e:	0f 93       	push	r16
 240:	1f 93       	push	r17
 242:	cf 93       	push	r28
 244:	df 93       	push	r29
 246:	3b 01       	movw	r6, r22
 248:	4c 01       	movw	r8, r24
    SPI_SCS_H;
 24a:	42 9a       	sbi	0x08, 2	; 8
    SPI_SCK_L;
 24c:	41 98       	cbi	0x08, 1	; 8
    SPI_DATA_H;
 24e:	28 9a       	sbi	0x05, 0	; 5
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
 250:	80 e7       	ldi	r24, 0x70	; 112
 252:	c7 df       	rcall	.-114    	; 0x1e2 <StrobeCmd>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 254:	80 e2       	ldi	r24, 0x20	; 32
 256:	9e e4       	ldi	r25, 0x4E	; 78
 258:	01 97       	sbiw	r24, 0x01	; 1
 25a:	f1 f7       	brne	.-4      	; 0x258 <A7139_Init+0x2e>
 25c:	c0 e0       	ldi	r28, 0x00	; 0
 25e:	d1 e0       	ldi	r29, 0x01	; 1
 260:	00 e0       	ldi	r16, 0x00	; 0

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
 262:	69 91       	ld	r22, Y+
 264:	79 91       	ld	r23, Y+
 266:	80 2f       	mov	r24, r16
 268:	52 df       	rcall	.-348    	; 0x10e <A7139_WriteReg>
}

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
 26a:	0f 5f       	subi	r16, 0xFF	; 255
 26c:	08 30       	cpi	r16, 0x08	; 8
 26e:	c9 f7       	brne	.-14     	; 0x262 <A7139_Init+0x38>
 270:	c4 e1       	ldi	r28, 0x14	; 20
 272:	d1 e0       	ldi	r29, 0x01	; 1
 274:	0a e0       	ldi	r16, 0x0A	; 10
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
 276:	69 91       	ld	r22, Y+
 278:	79 91       	ld	r23, Y+
 27a:	80 2f       	mov	r24, r16
 27c:	48 df       	rcall	.-368    	; 0x10e <A7139_WriteReg>
static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
 27e:	0f 5f       	subi	r16, 0xFF	; 255
 280:	00 31       	cpi	r16, 0x10	; 16
 282:	c9 f7       	brne	.-14     	; 0x276 <A7139_Init+0x4c>
 284:	c0 e2       	ldi	r28, 0x20	; 32
 286:	d1 e0       	ldi	r29, 0x01	; 1
 288:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
 28a:	69 91       	ld	r22, Y+
 28c:	79 91       	ld	r23, Y+
 28e:	80 2f       	mov	r24, r16
 290:	50 df       	rcall	.-352    	; 0x132 <A7139_WritePageA>
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
 292:	0f 5f       	subi	r16, 0xFF	; 255
 294:	00 31       	cpi	r16, 0x10	; 16
 296:	c9 f7       	brne	.-14     	; 0x28a <A7139_Init+0x60>
 298:	c0 e4       	ldi	r28, 0x40	; 64
 29a:	d1 e0       	ldi	r29, 0x01	; 1
 29c:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
        A7139_WritePageB(i, A7139Config_PageB[i]);
 29e:	69 91       	ld	r22, Y+
 2a0:	79 91       	ld	r23, Y+
 2a2:	80 2f       	mov	r24, r16
 2a4:	56 df       	rcall	.-340    	; 0x152 <A7139_WritePageB>
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
 2a6:	0f 5f       	subi	r16, 0xFF	; 255
 2a8:	05 30       	cpi	r16, 0x05	; 5
 2aa:	c9 f7       	brne	.-14     	; 0x29e <A7139_Init+0x74>
 2ac:	80 e2       	ldi	r24, 0x20	; 32
 2ae:	9e e4       	ldi	r25, 0x4E	; 78
 2b0:	01 97       	sbiw	r24, 0x01	; 1
 2b2:	f1 f7       	brne	.-4      	; 0x2b0 <A7139_Init+0x86>
    SPI_DATA_H;
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
    _delay_ms(10);
    A7139_Config();			  //config A7139 chip
    _delay_ms(10);			  //for crystal stabilized
    A7139_SetCID(0x0A7139A8); //set CID code
 2b4:	68 ea       	ldi	r22, 0xA8	; 168
 2b6:	79 e3       	ldi	r23, 0x39	; 57
 2b8:	81 e7       	ldi	r24, 0x71	; 113
 2ba:	9a e0       	ldi	r25, 0x0A	; 10
 2bc:	96 df       	rcall	.-212    	; 0x1ea <A7139_SetCID>
 2be:	80 ed       	ldi	r24, 0xD0	; 208
 2c0:	97 e0       	ldi	r25, 0x07	; 7
 2c2:	01 97       	sbiw	r24, 0x01	; 1
 2c4:	f1 f7       	brne	.-4      	; 0x2c2 <A7139_Init+0x98>
    return 0;
}

static void A7139_SetFreq(float rfFreq)
{
    float  divFreq = rfFreq / 12.800f;
 2c6:	c4 01       	movw	r24, r8
 2c8:	b3 01       	movw	r22, r6
 2ca:	2d ec       	ldi	r18, 0xCD	; 205
 2cc:	3c ec       	ldi	r19, 0xCC	; 204
 2ce:	4c e4       	ldi	r20, 0x4C	; 76
 2d0:	51 e4       	ldi	r21, 0x41	; 65
 2d2:	32 d4       	rcall	.+2148   	; 0xb38 <__divsf3>
 2d4:	5b 01       	movw	r10, r22
 2d6:	6c 01       	movw	r12, r24
    Uint8  intFreq = (Uint8)(divFreq); //integer part
 2d8:	97 d4       	rcall	.+2350   	; 0xc08 <__fixunssfsi>
 2da:	e6 2e       	mov	r14, r22
    float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
    Uint16 fpFreg	= (Uint16)(fltFreq * 65536);  //FP register val
    Uint16 orgVal;
    StrobeCmd(CMD_STBY); //enter stand-by mode
 2dc:	84 e1       	ldi	r24, 0x14	; 20
 2de:	81 df       	rcall	.-254    	; 0x1e2 <StrobeCmd>
    //AFC[15:15] = 0
    orgVal = A7139Config[PLL3_REG] & 0x7FFF;
    A7139_WriteReg(PLL3_REG,orgVal);
 2e0:	83 e0       	ldi	r24, 0x03	; 3
 2e2:	60 e0       	ldi	r22, 0x00	; 0
 2e4:	70 e0       	ldi	r23, 0x00	; 0
 2e6:	13 df       	rcall	.-474    	; 0x10e <A7139_WriteReg>
    //RFC[15:12] = 0000
    orgVal = A7139Config[PLL6_REG] & 0x0FFF;
    A7139_WriteReg(PLL6_REG,orgVal);
 2e8:	86 e0       	ldi	r24, 0x06	; 6
 2ea:	60 e0       	ldi	r22, 0x00	; 0
 2ec:	70 e0       	ldi	r23, 0x00	; 0
 2ee:	0f df       	rcall	.-482    	; 0x10e <A7139_WriteReg>
    //MD1[12:12]=0,1
    if(rfFreq < 860)	//433-510
 2f0:	c4 01       	movw	r24, r8
 2f2:	b3 01       	movw	r22, r6
 2f4:	20 e0       	ldi	r18, 0x00	; 0
 2f6:	30 e0       	ldi	r19, 0x00	; 0
 2f8:	47 e5       	ldi	r20, 0x57	; 87
 2fa:	54 e4       	ldi	r21, 0x44	; 68
 2fc:	19 d4       	rcall	.+2098   	; 0xb30 <__cmpsf2>
 2fe:	88 23       	and	r24, r24
 300:	1c f4       	brge	.+6      	; 0x308 <__stack+0x9>
 302:	60 e2       	ldi	r22, 0x20	; 32
 304:	7a e0       	ldi	r23, 0x0A	; 10
 306:	02 c0       	rjmp	.+4      	; 0x30c <__stack+0xd>
 308:	60 e2       	ldi	r22, 0x20	; 32
 30a:	7a e1       	ldi	r23, 0x1A	; 26
        orgVal = A7139Config[PLL4_REG] & 0xEFFF;
    else	 //868-915
        orgVal = A7139Config[PLL4_REG] | 0x1000;
    A7139_WriteReg(PLL4_REG,orgVal);
 30c:	84 e0       	ldi	r24, 0x04	; 4
 30e:	ff de       	rcall	.-514    	; 0x10e <A7139_WriteReg>
    //IP[8:0] = intg
    orgVal = A7139Config[PLL1_REG] & 0xFF00;
    A7139_WriteReg(PLL1_REG,orgVal|intFreq);
 310:	ff 24       	eor	r15, r15
 312:	b7 01       	movw	r22, r14
 314:	7a 60       	ori	r23, 0x0A	; 10
 316:	81 e0       	ldi	r24, 0x01	; 1
 318:	fa de       	rcall	.-524    	; 0x10e <A7139_WriteReg>
    //FP[15:0] =  fpFreg
    A7139_WriteReg(PLL2_REG,fpFreg);
 31a:	00 27       	eor	r16, r16
 31c:	f7 fc       	sbrc	r15, 7
 31e:	00 95       	com	r16
 320:	10 2f       	mov	r17, r16
 322:	c8 01       	movw	r24, r16
 324:	b7 01       	movw	r22, r14
 326:	9e d4       	rcall	.+2364   	; 0xc64 <__floatsisf>
 328:	9b 01       	movw	r18, r22
 32a:	ac 01       	movw	r20, r24
 32c:	c6 01       	movw	r24, r12
 32e:	b5 01       	movw	r22, r10
 330:	9a d3       	rcall	.+1844   	; 0xa66 <__subsf3>
 332:	20 e0       	ldi	r18, 0x00	; 0
 334:	30 e0       	ldi	r19, 0x00	; 0
 336:	40 e8       	ldi	r20, 0x80	; 128
 338:	57 e4       	ldi	r21, 0x47	; 71
 33a:	44 d5       	rcall	.+2696   	; 0xdc4 <__mulsf3>
 33c:	65 d4       	rcall	.+2250   	; 0xc08 <__fixunssfsi>
 33e:	9b 01       	movw	r18, r22
 340:	ac 01       	movw	r20, r24
 342:	82 e0       	ldi	r24, 0x02	; 2
 344:	b9 01       	movw	r22, r18
 346:	e3 de       	rcall	.-570    	; 0x10e <A7139_WriteReg>
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
 348:	82 e0       	ldi	r24, 0x02	; 2
 34a:	60 e0       	ldi	r22, 0x00	; 0
 34c:	70 e0       	ldi	r23, 0x00	; 0
 34e:	01 df       	rcall	.-510    	; 0x152 <A7139_WritePageB>
 350:	80 e3       	ldi	r24, 0x30	; 48
 352:	95 e7       	ldi	r25, 0x75	; 117
 354:	01 97       	sbiw	r24, 0x01	; 1
 356:	f1 f7       	brne	.-4      	; 0x354 <__stack+0x55>
    Uint8 fb, fcd, fbcf;	//IF Filter
    Uint8 vb,vbcf;			//VCO Current
    Uint8 vcb, vccf;		//VCO Band
    Uint16 tmp;
    //IF calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0802);			//IF Filter & VCO Current Calibration
 358:	8f e0       	ldi	r24, 0x0F	; 15
 35a:	62 ec       	ldi	r22, 0xC2	; 194
 35c:	78 e2       	ldi	r23, 0x28	; 40
 35e:	d7 de       	rcall	.-594    	; 0x10e <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 360:	8f e0       	ldi	r24, 0x0F	; 15
 362:	e0 de       	rcall	.-576    	; 0x124 <A7139_ReadReg>
    }while(tmp & 0x0802);
 364:	82 70       	andi	r24, 0x02	; 2
 366:	98 70       	andi	r25, 0x08	; 8
 368:	89 2b       	or	r24, r25
 36a:	d1 f7       	brne	.-12     	; 0x360 <__stack+0x61>
    //for check(IF Filter)
    tmp = A7139_ReadReg(CALIBRATION_REG);
 36c:	8e e0       	ldi	r24, 0x0E	; 14
 36e:	da de       	rcall	.-588    	; 0x124 <A7139_ReadReg>
 370:	8c 01       	movw	r16, r24
    if(fbcf)
    {
        return ERR_CAL;
    }
    //for check(VCO Current)
    tmp = A7139_ReadPageA(VCB_PAGEA);
 372:	8a e0       	ldi	r24, 0x0A	; 10
 374:	01 df       	rcall	.-510    	; 0x178 <A7139_ReadPageA>
    vcb = tmp & 0x0F;
    vccf = (tmp>>4) & 0x01;
    if(vccf)
 376:	24 e0       	ldi	r18, 0x04	; 4
 378:	96 95       	lsr	r25
 37a:	87 95       	ror	r24
 37c:	2a 95       	dec	r18
 37e:	e1 f7       	brne	.-8      	; 0x378 <__stack+0x79>
 380:	94 e0       	ldi	r25, 0x04	; 4
 382:	16 95       	lsr	r17
 384:	07 95       	ror	r16
 386:	9a 95       	dec	r25
 388:	e1 f7       	brne	.-8      	; 0x382 <__stack+0x83>
 38a:	80 2b       	or	r24, r16
 38c:	80 fd       	sbrc	r24, 0
 38e:	32 c0       	rjmp	.+100    	; 0x3f4 <__stack+0xf5>
    {
        return ERR_CAL;
    }
    //RSSI Calibration procedure @STB state
    A7139_WriteReg(ADC_REG, 0x4C00);									//set ADC average=64
 390:	8c e0       	ldi	r24, 0x0C	; 12
 392:	60 e0       	ldi	r22, 0x00	; 0
 394:	7c e4       	ldi	r23, 0x4C	; 76
 396:	bb de       	rcall	.-650    	; 0x10e <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, 0xF800);								//set RSSC_D=40us and RS_DLY=80us
 398:	82 e0       	ldi	r24, 0x02	; 2
 39a:	60 e0       	ldi	r22, 0x00	; 0
 39c:	78 ef       	ldi	r23, 0xF8	; 248
 39e:	c9 de       	rcall	.-622    	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA] | 0xE000);	//set RC_DLY=1.5ms
 3a0:	80 e0       	ldi	r24, 0x00	; 0
 3a2:	66 e0       	ldi	r22, 0x06	; 6
 3a4:	77 ef       	ldi	r23, 0xF7	; 247
 3a6:	c5 de       	rcall	.-630    	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x1000);			//RSSI Calibration
 3a8:	8f e0       	ldi	r24, 0x0F	; 15
 3aa:	60 ec       	ldi	r22, 0xC0	; 192
 3ac:	70 e3       	ldi	r23, 0x30	; 48
 3ae:	af de       	rcall	.-674    	; 0x10e <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3b0:	8f e0       	ldi	r24, 0x0F	; 15
 3b2:	b8 de       	rcall	.-656    	; 0x124 <A7139_ReadReg>
    }while(tmp & 0x1000);
 3b4:	94 fd       	sbrc	r25, 4
 3b6:	fc cf       	rjmp	.-8      	; 0x3b0 <__stack+0xb1>
    A7139_WriteReg(ADC_REG, A7139Config[ADC_REG]);
 3b8:	8c e0       	ldi	r24, 0x0C	; 12
 3ba:	60 e0       	ldi	r22, 0x00	; 0
 3bc:	74 e4       	ldi	r23, 0x44	; 68
 3be:	a7 de       	rcall	.-690    	; 0x10e <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA]);
 3c0:	82 e0       	ldi	r24, 0x02	; 2
 3c2:	60 e0       	ldi	r22, 0x00	; 0
 3c4:	78 ef       	ldi	r23, 0xF8	; 248
 3c6:	b5 de       	rcall	.-662    	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA]);
 3c8:	80 e0       	ldi	r24, 0x00	; 0
 3ca:	66 e0       	ldi	r22, 0x06	; 6
 3cc:	77 ef       	ldi	r23, 0xF7	; 247
 3ce:	b1 de       	rcall	.-670    	; 0x132 <A7139_WritePageA>
    //VCO calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);		// VCO Band Calibration
 3d0:	8f e0       	ldi	r24, 0x0F	; 15
 3d2:	64 ec       	ldi	r22, 0xC4	; 196
 3d4:	70 e2       	ldi	r23, 0x20	; 32
 3d6:	9b de       	rcall	.-714    	; 0x10e <A7139_WriteReg>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 3d8:	02 e0       	ldi	r16, 0x02	; 2
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3da:	8f e0       	ldi	r24, 0x0F	; 15
 3dc:	a3 de       	rcall	.-698    	; 0x124 <A7139_ReadReg>
 3de:	90 2f       	mov	r25, r16
 3e0:	9a 95       	dec	r25
 3e2:	f1 f7       	brne	.-4      	; 0x3e0 <__stack+0xe1>
        _delay_us(1);
    }while(tmp & 0x0004);	// for check(VCO Band)
 3e4:	82 fd       	sbrc	r24, 2
 3e6:	f9 cf       	rjmp	.-14     	; 0x3da <__stack+0xdb>

    tmp = A7139_ReadReg(CALIBRATION_REG);
 3e8:	8e e0       	ldi	r24, 0x0E	; 14
 3ea:	9c de       	rcall	.-712    	; 0x124 <A7139_ReadReg>
    vb = (tmp >>5) & 0x07;
    vbcf = (tmp >>8) & 0x01;
    if(vbcf)				// VCO Band Auto Calibration failed
 3ec:	90 fd       	sbrc	r25, 0
 3ee:	02 c0       	rjmp	.+4      	; 0x3f4 <__stack+0xf5>
 3f0:	80 e0       	ldi	r24, 0x00	; 0
 3f2:	01 c0       	rjmp	.+2      	; 0x3f6 <__stack+0xf7>
 3f4:	84 e0       	ldi	r24, 0x04	; 4
    _delay_ms(1);
    A7139_SetFreq(rfFreq);	  //set Freq
    //A7139_SetDataRate(10);
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}
 3f6:	df 91       	pop	r29
 3f8:	cf 91       	pop	r28
 3fa:	1f 91       	pop	r17
 3fc:	0f 91       	pop	r16
 3fe:	ff 90       	pop	r15
 400:	ef 90       	pop	r14
 402:	df 90       	pop	r13
 404:	cf 90       	pop	r12
 406:	bf 90       	pop	r11
 408:	af 90       	pop	r10
 40a:	9f 90       	pop	r9
 40c:	8f 90       	pop	r8
 40e:	7f 90       	pop	r7
 410:	6f 90       	pop	r6
 412:	08 95       	ret

00000414 <A7139_ReadCID>:
    SPI_SCS_H;
    return 0;
}

Uint8 A7139_ReadCID(unsigned char *id)
{
 414:	ef 92       	push	r14
 416:	ff 92       	push	r15
 418:	0f 93       	push	r16
 41a:	1f 93       	push	r17
 41c:	7c 01       	movw	r14, r24
    SPI_SCS_L;
 41e:	42 98       	cbi	0x08, 2	; 8
    SPIx_WriteByte(CMD_CID_R);
 420:	80 ea       	ldi	r24, 0xA0	; 160
 422:	2d de       	rcall	.-934    	; 0x7e <SPIx_WriteByte>
    *(id++) = SPIx_ReadByte();
 424:	3d de       	rcall	.-902    	; 0xa0 <SPIx_ReadByte>
 426:	f7 01       	movw	r30, r14
 428:	81 93       	st	Z+, r24
 42a:	8f 01       	movw	r16, r30
    *(id++) = SPIx_ReadByte();
 42c:	39 de       	rcall	.-910    	; 0xa0 <SPIx_ReadByte>
 42e:	f7 01       	movw	r30, r14
 430:	81 83       	std	Z+1, r24	; 0x01
    *(id++) = SPIx_ReadByte();
 432:	36 de       	rcall	.-916    	; 0xa0 <SPIx_ReadByte>
 434:	f8 01       	movw	r30, r16
 436:	81 83       	std	Z+1, r24	; 0x01
    *(id++) = SPIx_ReadByte();
 438:	33 de       	rcall	.-922    	; 0xa0 <SPIx_ReadByte>
Uint8 A7139_ReadCID(unsigned char *id)
{
    SPI_SCS_L;
    SPIx_WriteByte(CMD_CID_R);
    *(id++) = SPIx_ReadByte();
    *(id++) = SPIx_ReadByte();
 43a:	0f 5f       	subi	r16, 0xFF	; 255
 43c:	1f 4f       	sbci	r17, 0xFF	; 255
    *(id++) = SPIx_ReadByte();
    *(id++) = SPIx_ReadByte();
 43e:	f8 01       	movw	r30, r16
 440:	81 83       	std	Z+1, r24	; 0x01
    SPI_SCS_H;
 442:	42 9a       	sbi	0x08, 2	; 8
    return 0;
}
 444:	80 e0       	ldi	r24, 0x00	; 0
 446:	1f 91       	pop	r17
 448:	0f 91       	pop	r16
 44a:	ff 90       	pop	r15
 44c:	ef 90       	pop	r14
 44e:	08 95       	ret

00000450 <A7139_ReadPID>:
Uint16 A7139_ReadPID(void)
{
    Uint16 pid;
    Uint16 pagAddr = TX2_PAGEB << 7;
    pagAddr|=A7139Config[CRYSTAL_REG] & 0xF7CF;
    A7139_WriteReg(CRYSTAL_REG, pagAddr);
 450:	87 e0       	ldi	r24, 0x07	; 7
 452:	61 e0       	ldi	r22, 0x01	; 1
 454:	70 e0       	ldi	r23, 0x00	; 0
 456:	5b de       	rcall	.-842    	; 0x10e <A7139_WriteReg>
    pid = A7139_ReadReg(PAGEB_REG);
 458:	89 e0       	ldi	r24, 0x09	; 9
 45a:	64 de       	rcall	.-824    	; 0x124 <A7139_ReadReg>
    return pid;
}
 45c:	08 95       	ret

0000045e <A7139_SetDataRate>:

Uint8 A7139_SetDataRate(Uint8 datRate)
{
 45e:	1f 93       	push	r17
 460:	18 2f       	mov	r17, r24
    //enter stand by mode
    StrobeCmd(CMD_STBY);
 462:	84 e1       	ldi	r24, 0x14	; 20
 464:	be de       	rcall	.-644    	; 0x1e2 <StrobeCmd>
    //set xs[0:0] = 0 to disable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] & 0xFFFE );
 466:	87 e0       	ldi	r24, 0x07	; 7
 468:	60 e1       	ldi	r22, 0x10	; 16
 46a:	70 e0       	ldi	r23, 0x00	; 0
 46c:	50 de       	rcall	.-864    	; 0x10e <A7139_WriteReg>
    switch(datRate)
 46e:	12 33       	cpi	r17, 0x32	; 50
 470:	c9 f0       	breq	.+50     	; 0x4a4 <A7139_SetDataRate+0x46>
 472:	13 33       	cpi	r17, 0x33	; 51
 474:	28 f4       	brcc	.+10     	; 0x480 <A7139_SetDataRate+0x22>
 476:	12 30       	cpi	r17, 0x02	; 2
 478:	41 f0       	breq	.+16     	; 0x48a <A7139_SetDataRate+0x2c>
 47a:	1a 30       	cpi	r17, 0x0A	; 10
 47c:	f9 f4       	brne	.+62     	; 0x4bc <A7139_SetDataRate+0x5e>
 47e:	09 c0       	rjmp	.+18     	; 0x492 <A7139_SetDataRate+0x34>
 480:	14 36       	cpi	r17, 0x64	; 100
 482:	a1 f0       	breq	.+40     	; 0x4ac <A7139_SetDataRate+0x4e>
 484:	16 39       	cpi	r17, 0x96	; 150
 486:	d1 f4       	brne	.+52     	; 0x4bc <A7139_SetDataRate+0x5e>
 488:	1f c0       	rjmp	.+62     	; 0x4c8 <A7139_SetDataRate+0x6a>
    case 2:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x18,DCK=2Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x3023);
 48a:	80 e0       	ldi	r24, 0x00	; 0
 48c:	63 e2       	ldi	r22, 0x23	; 35
 48e:	70 e3       	ldi	r23, 0x30	; 48
 490:	03 c0       	rjmp	.+6      	; 0x498 <A7139_SetDataRate+0x3a>
    case 10:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x04,DCK=10Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0823);
 492:	80 e0       	ldi	r24, 0x00	; 0
 494:	63 e2       	ldi	r22, 0x23	; 35
 496:	78 e0       	ldi	r23, 0x08	; 8
 498:	3a de       	rcall	.-908    	; 0x10e <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D0);
 49a:	8a e0       	ldi	r24, 0x0A	; 10
 49c:	60 ed       	ldi	r22, 0xD0	; 208
 49e:	78 e1       	ldi	r23, 0x18	; 24
 4a0:	36 de       	rcall	.-916    	; 0x10e <A7139_WriteReg>
 4a2:	12 c0       	rjmp	.+36     	; 0x4c8 <A7139_SetDataRate+0x6a>
    case 50:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],100Kps
        //SDR[15:9]=0x00,DCK=50kHz
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0023);
 4a4:	80 e0       	ldi	r24, 0x00	; 0
 4a6:	63 e2       	ldi	r22, 0x23	; 35
 4a8:	70 e0       	ldi	r23, 0x00	; 0
 4aa:	f6 cf       	rjmp	.-20     	; 0x498 <A7139_SetDataRate+0x3a>
    case 100:
    {
        //CSC[2:0]=[001] ,Fcsck=6.4MHz
        //IFBW[3:2]=[01],50kHz
        //SDR[15:9]=0x00,DCK=100Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0021);
 4ac:	80 e0       	ldi	r24, 0x00	; 0
 4ae:	61 e2       	ldi	r22, 0x21	; 33
 4b0:	70 e0       	ldi	r23, 0x00	; 0
 4b2:	2d de       	rcall	.-934    	; 0x10e <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D4);
 4b4:	8a e0       	ldi	r24, 0x0A	; 10
 4b6:	64 ed       	ldi	r22, 0xD4	; 212
 4b8:	78 e1       	ldi	r23, 0x18	; 24
 4ba:	f2 cf       	rjmp	.-28     	; 0x4a0 <A7139_SetDataRate+0x42>
        //DMOS=1,IFBW=150KHz
    }
        break;
    default:
        // set xs[0:0] = 1 to open XTAL
        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 4bc:	87 e0       	ldi	r24, 0x07	; 7
 4be:	61 e1       	ldi	r22, 0x11	; 17
 4c0:	70 e0       	ldi	r23, 0x00	; 0
 4c2:	25 de       	rcall	.-950    	; 0x10e <A7139_WriteReg>
 4c4:	81 e0       	ldi	r24, 0x01	; 1
 4c6:	09 c0       	rjmp	.+18     	; 0x4da <A7139_SetDataRate+0x7c>
        return ERR_PARAM;
    }
    // set xs[0:0] = 1 to enable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 4c8:	87 e0       	ldi	r24, 0x07	; 7
 4ca:	61 e1       	ldi	r22, 0x11	; 17
 4cc:	70 e0       	ldi	r23, 0x00	; 0
 4ce:	1f de       	rcall	.-962    	; 0x10e <A7139_WriteReg>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 4d0:	80 e2       	ldi	r24, 0x20	; 32
 4d2:	9e e4       	ldi	r25, 0x4E	; 78
 4d4:	01 97       	sbiw	r24, 0x01	; 1
 4d6:	f1 f7       	brne	.-4      	; 0x4d4 <A7139_SetDataRate+0x76>
 4d8:	80 e0       	ldi	r24, 0x00	; 0
    _delay_ms(10);
    return 0;
}
 4da:	1f 91       	pop	r17
 4dc:	08 95       	ret

000004de <A7139_WriteFIFO>:

void A7139_WriteFIFO(unsigned char *buf,unsigned char len)
{
 4de:	ff 92       	push	r15
 4e0:	0f 93       	push	r16
 4e2:	1f 93       	push	r17
 4e4:	cf 93       	push	r28
 4e6:	df 93       	push	r29
 4e8:	18 2f       	mov	r17, r24
 4ea:	09 2f       	mov	r16, r25
 4ec:	f6 2e       	mov	r15, r22
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
 4ee:	80 e6       	ldi	r24, 0x60	; 96
 4f0:	78 de       	rcall	.-784    	; 0x1e2 <StrobeCmd>
    SPI_SCS_L;
 4f2:	42 98       	cbi	0x08, 2	; 8
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
 4f4:	80 e4       	ldi	r24, 0x40	; 64
 4f6:	c3 dd       	rcall	.-1146   	; 0x7e <SPIx_WriteByte>
 4f8:	21 2f       	mov	r18, r17
 4fa:	30 2f       	mov	r19, r16
 4fc:	c9 01       	movw	r24, r18
 4fe:	ec 01       	movw	r28, r24
 500:	10 e0       	ldi	r17, 0x00	; 0
 502:	03 c0       	rjmp	.+6      	; 0x50a <A7139_WriteFIFO+0x2c>
    for(i=0; i <len; i++)
        SPIx_WriteByte(buf[i]);
 504:	89 91       	ld	r24, Y+
 506:	bb dd       	rcall	.-1162   	; 0x7e <SPIx_WriteByte>
{
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
    SPI_SCS_L;
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
    for(i=0; i <len; i++)
 508:	1f 5f       	subi	r17, 0xFF	; 255
 50a:	1f 15       	cp	r17, r15
 50c:	d8 f3       	brcs	.-10     	; 0x504 <A7139_WriteFIFO+0x26>
        SPIx_WriteByte(buf[i]);
    SPI_SCS_H;
 50e:	42 9a       	sbi	0x08, 2	; 8
}
 510:	df 91       	pop	r29
 512:	cf 91       	pop	r28
 514:	1f 91       	pop	r17
 516:	0f 91       	pop	r16
 518:	ff 90       	pop	r15
 51a:	08 95       	ret

0000051c <A7139_ReadFIFO>:


unsigned char A7139_ReadFIFO(unsigned char* buf)
{
 51c:	0f 93       	push	r16
 51e:	1f 93       	push	r17
 520:	cf 93       	push	r28
 522:	df 93       	push	r29
 524:	ec 01       	movw	r28, r24
    unsigned char i=0;
    unsigned char len = 0;
    unsigned char temp = 0;
    StrobeCmd(CMD_RFR);				// 重置Rx数据指针位置
 526:	80 ee       	ldi	r24, 0xE0	; 224
 528:	5c de       	rcall	.-840    	; 0x1e2 <StrobeCmd>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 52a:	8d e0       	ldi	r24, 0x0D	; 13
 52c:	8a 95       	dec	r24
 52e:	f1 f7       	brne	.-4      	; 0x52c <A7139_ReadFIFO+0x10>
    _delay_us(5);
    SPI_SCS_L;
 530:	42 98       	cbi	0x08, 2	; 8
    SPIx_WriteByte(CMD_FIFO_R);		// 送出“读FIFO缓存区”的命令
 532:	80 ec       	ldi	r24, 0xC0	; 192
 534:	a4 dd       	rcall	.-1208   	; 0x7e <SPIx_WriteByte>
    temp = SPIx_ReadByte();			// pack head
 536:	b4 dd       	rcall	.-1176   	; 0xa0 <SPIx_ReadByte>
    if(temp == 0xFC)
 538:	8c 3f       	cpi	r24, 0xFC	; 252
 53a:	11 f0       	breq	.+4      	; 0x540 <A7139_ReadFIFO+0x24>
 53c:	00 e0       	ldi	r16, 0x00	; 0
 53e:	0f c0       	rjmp	.+30     	; 0x55e <A7139_ReadFIFO+0x42>
    {	
		buf[i++]=temp;
 540:	88 83       	st	Y, r24
        len = SPIx_ReadByte();		// pack data lenght
 542:	ae dd       	rcall	.-1188   	; 0xa0 <SPIx_ReadByte>
 544:	08 2f       	mov	r16, r24
		buf[i++]=len;
 546:	89 83       	std	Y+1, r24	; 0x01
        if(len > 0 && len < 16)
 548:	81 50       	subi	r24, 0x01	; 1
 54a:	8f 30       	cpi	r24, 0x0F	; 15
 54c:	40 f4       	brcc	.+16     	; 0x55e <A7139_ReadFIFO+0x42>
 54e:	12 e0       	ldi	r17, 0x02	; 2
 550:	03 c0       	rjmp	.+6      	; 0x558 <A7139_ReadFIFO+0x3c>
        {
            for(; i <len; i++)	
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
 552:	a6 dd       	rcall	.-1204   	; 0xa0 <SPIx_ReadByte>
 554:	89 83       	std	Y+1, r24	; 0x01
		buf[i++]=temp;
        len = SPIx_ReadByte();		// pack data lenght
		buf[i++]=len;
        if(len > 0 && len < 16)
        {
            for(; i <len; i++)	
 556:	1f 5f       	subi	r17, 0xFF	; 255
 558:	21 96       	adiw	r28, 0x01	; 1
 55a:	10 17       	cp	r17, r16
 55c:	d0 f3       	brcs	.-12     	; 0x552 <A7139_ReadFIFO+0x36>
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
        }
    }
    SPI_SCS_H;
 55e:	42 9a       	sbi	0x08, 2	; 8
    return len;
}
 560:	80 2f       	mov	r24, r16
 562:	df 91       	pop	r29
 564:	cf 91       	pop	r28
 566:	1f 91       	pop	r17
 568:	0f 91       	pop	r16
 56a:	08 95       	ret

0000056c <A7139_SetPackLen>:

Uint8 A7139_SetPackLen(Uint8 len)
{
 56c:	0f 93       	push	r16
 56e:	1f 93       	push	r17
 570:	08 2f       	mov	r16, r24
    Uint16 pagVal;
    StrobeCmd(CMD_STBY);
 572:	84 e1       	ldi	r24, 0x14	; 20
 574:	36 de       	rcall	.-916    	; 0x1e2 <StrobeCmd>
    //FEP[7:0]
    pagVal = A7139Config_PageA[FIFO_PAGEA] & 0xFF00;
    A7139_WritePageA(FIFO_PAGEA,pagVal|(len-1));
 576:	10 e0       	ldi	r17, 0x00	; 0
 578:	01 50       	subi	r16, 0x01	; 1
 57a:	10 40       	sbci	r17, 0x00	; 0
 57c:	8d e0       	ldi	r24, 0x0D	; 13
 57e:	b8 01       	movw	r22, r16
 580:	d8 dd       	rcall	.-1104   	; 0x132 <A7139_WritePageA>
    //FEP[13:8]
    pagVal = A7139Config_PageA[VCB_PAGEA] & 0xC0FF;
    A7139_WritePageA(VCB_PAGEA,pagVal);
 582:	8a e0       	ldi	r24, 0x0A	; 10
 584:	64 e0       	ldi	r22, 0x04	; 4
 586:	70 e0       	ldi	r23, 0x00	; 0
 588:	d4 dd       	rcall	.-1112   	; 0x132 <A7139_WritePageA>
    return 0;
}
 58a:	80 e0       	ldi	r24, 0x00	; 0
 58c:	1f 91       	pop	r17
 58e:	0f 91       	pop	r16
 590:	08 95       	ret

00000592 <A7139_IsBatteryLow>:

Uint8 A7139_IsBatteryLow(Uint8 low2_x)
{
 592:	1f 93       	push	r17
 594:	18 2f       	mov	r17, r24
    Uint16 pagVal;
    if(low2_x<0 || low2_x>7)
 596:	88 30       	cpi	r24, 0x08	; 8
 598:	88 f4       	brcc	.+34     	; 0x5bc <A7139_IsBatteryLow+0x2a>
        return ERR_PARAM;
    StrobeCmd(CMD_STBY);
 59a:	84 e1       	ldi	r24, 0x14	; 20
 59c:	22 de       	rcall	.-956    	; 0x1e2 <StrobeCmd>
    //BVT[3:1] BDS[0:0]
    pagVal= A7139Config[PM_PAGEA] & 0xFFF0;
    A7139_WritePageA(PM_PAGEA,pagVal | (low2_x << 1) | 0x01);
 59e:	61 2f       	mov	r22, r17
 5a0:	70 e0       	ldi	r23, 0x00	; 0
 5a2:	66 0f       	add	r22, r22
 5a4:	77 1f       	adc	r23, r23
 5a6:	61 62       	ori	r22, 0x21	; 33
 5a8:	7a 60       	ori	r23, 0x0A	; 10
 5aa:	84 e0       	ldi	r24, 0x04	; 4
 5ac:	c2 dd       	rcall	.-1148   	; 0x132 <A7139_WritePageA>
 5ae:	8a e1       	ldi	r24, 0x1A	; 26
 5b0:	8a 95       	dec	r24
 5b2:	f1 f7       	brne	.-4      	; 0x5b0 <A7139_IsBatteryLow+0x1e>
    _delay_us(10); //delay 5us at least
    //read VBD[7:7]
    return !((A7139_ReadPageA(WOR1_PAGEA) & 0x0080) >> 7);
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	e0 dd       	rcall	.-1088   	; 0x178 <A7139_ReadPageA>
 5b8:	90 e0       	ldi	r25, 0x00	; 0
 5ba:	87 ff       	sbrs	r24, 7
 5bc:	91 e0       	ldi	r25, 0x01	; 1
}
 5be:	89 2f       	mov	r24, r25
 5c0:	1f 91       	pop	r17
 5c2:	08 95       	ret

000005c4 <A7139_GetRSSI>:

Uint8 A7139_GetRSSI(void)
{	
 5c4:	cf 93       	push	r28
 5c6:	df 93       	push	r29
    Uint16  rssi;
    Uint16 t_retry = 0xFFFF;
    StrobeCmd(CMD_RX);
 5c8:	88 e1       	ldi	r24, 0x18	; 24
 5ca:	0b de       	rcall	.-1002   	; 0x1e2 <StrobeCmd>
    A7139_WriteReg(ADC_REG,A7139Config[ADC_REG] & 0xFCFF);
 5cc:	8c e0       	ldi	r24, 0x0C	; 12
 5ce:	60 e0       	ldi	r22, 0x00	; 0
 5d0:	74 e4       	ldi	r23, 0x44	; 68
 5d2:	9d dd       	rcall	.-1222   	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(MODE_REG,A7139_ReadReg(MODE_REG) | 0x0001);	// ADCM[0:0] = 1
 5d4:	8f e0       	ldi	r24, 0x0F	; 15
 5d6:	a6 dd       	rcall	.-1204   	; 0x124 <A7139_ReadReg>
 5d8:	bc 01       	movw	r22, r24
 5da:	61 60       	ori	r22, 0x01	; 1
 5dc:	8f e0       	ldi	r24, 0x0F	; 15
 5de:	97 dd       	rcall	.-1234   	; 0x10e <A7139_WriteReg>
 5e0:	cf ef       	ldi	r28, 0xFF	; 255
 5e2:	df ef       	ldi	r29, 0xFF	; 255
    do{
        rssi = A7139_ReadReg(MODE_REG) & 0x0001; //ADCM auto clear when measurement done
 5e4:	8f e0       	ldi	r24, 0x0F	; 15
 5e6:	9e dd       	rcall	.-1220   	; 0x124 <A7139_ReadReg>

    }while(t_retry-- && rssi);
 5e8:	21 97       	sbiw	r28, 0x01	; 1
 5ea:	9f ef       	ldi	r25, 0xFF	; 255
 5ec:	cf 3f       	cpi	r28, 0xFF	; 255
 5ee:	d9 07       	cpc	r29, r25
 5f0:	11 f0       	breq	.+4      	; 0x5f6 <A7139_GetRSSI+0x32>
 5f2:	80 fd       	sbrc	r24, 0
 5f4:	f7 cf       	rjmp	.-18     	; 0x5e4 <A7139_GetRSSI+0x20>
    if(t_retry>0)
 5f6:	cd 2b       	or	r28, r29
 5f8:	19 f4       	brne	.+6      	; 0x600 <A7139_GetRSSI+0x3c>
 5fa:	c0 e0       	ldi	r28, 0x00	; 0
 5fc:	d0 e0       	ldi	r29, 0x00	; 0
 5fe:	04 c0       	rjmp	.+8      	; 0x608 <A7139_GetRSSI+0x44>
        rssi=(A7139_ReadReg(RX2_REG) & 0x01FF);  //ADCO[8:0]: RSSI value
 600:	8b e0       	ldi	r24, 0x0B	; 11
 602:	90 dd       	rcall	.-1248   	; 0x124 <A7139_ReadReg>
 604:	ec 01       	movw	r28, r24
 606:	d1 70       	andi	r29, 0x01	; 1
    else
        rssi = ERR_GET_RSSI;
    StrobeCmd(CMD_STBY);
 608:	84 e1       	ldi	r24, 0x14	; 20
 60a:	eb dd       	rcall	.-1066   	; 0x1e2 <StrobeCmd>
    return rssi;
}
 60c:	8c 2f       	mov	r24, r28
 60e:	df 91       	pop	r29
 610:	cf 91       	pop	r28
 612:	08 95       	ret

00000614 <A7139_WOT>:

Uint8 A7139_WOT(void)
{
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 614:	bb dd       	rcall	.-1162   	; 0x18c <A7139_RCOSC_Cal>
 616:	84 30       	cpi	r24, 0x04	; 4
 618:	99 f0       	breq	.+38     	; 0x640 <A7139_WOT+0x2c>
        return ERR_RCOSC_CAL;
    StrobeCmd(CMD_STBY);
 61a:	84 e1       	ldi	r24, 0x14	; 20
 61c:	e2 dd       	rcall	.-1084   	; 0x1e2 <StrobeCmd>
    //GIO1=FSYNC, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 61e:	88 e0       	ldi	r24, 0x08	; 8
 620:	65 e4       	ldi	r22, 0x45	; 69
 622:	70 e0       	ldi	r23, 0x00	; 0
 624:	86 dd       	rcall	.-1268   	; 0x132 <A7139_WritePageA>
    //setup WOT Sleep time
    A7139_WritePageA(WOR1_PAGEA, 0x027f);
 626:	81 e0       	ldi	r24, 0x01	; 1
 628:	6f e7       	ldi	r22, 0x7F	; 127
 62a:	72 e0       	ldi	r23, 0x02	; 2
 62c:	82 dd       	rcall	.-1276   	; 0x132 <A7139_WritePageA>
    //WMODE=1 select WOT function
    A7139_WriteReg(PIN_REG, A7139Config[PIN_REG] | 0x0400);
 62e:	8d e0       	ldi	r24, 0x0D	; 13
 630:	60 e0       	ldi	r22, 0x00	; 0
 632:	7c e0       	ldi	r23, 0x0C	; 12
 634:	6c dd       	rcall	.-1320   	; 0x10e <A7139_WriteReg>
    //WORE=1 to enable WOT function
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 636:	8f e0       	ldi	r24, 0x0F	; 15
 638:	60 ec       	ldi	r22, 0xC0	; 192
 63a:	72 e2       	ldi	r23, 0x22	; 34
 63c:	68 dd       	rcall	.-1328   	; 0x10e <A7139_WriteReg>
 63e:	80 e0       	ldi	r24, 0x00	; 0
    //while(1); //注意此处为死循环，代码只为演示之用，用户必须按业务实际逻辑进行需改
    return 0;
}
 640:	08 95       	ret

00000642 <A7139_WOR_BySync>:

Uint8 A7139_WOR_BySync(void)
{
    StrobeCmd(CMD_STBY);		//GIO1=FSYNC, GIO2=WTR
 642:	84 e1       	ldi	r24, 0x14	; 20
 644:	ce dd       	rcall	.-1124   	; 0x1e2 <StrobeCmd>
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 646:	88 e0       	ldi	r24, 0x08	; 8
 648:	65 e4       	ldi	r22, 0x45	; 69
 64a:	70 e0       	ldi	r23, 0x00	; 0
 64c:	72 dd       	rcall	.-1308   	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(WOR1_PAGEA, 0xFF06);	//setup WOR Sleep time and Rx time  active:15.6ms sleep:554ms
 64e:	81 e0       	ldi	r24, 0x01	; 1
 650:	66 e0       	ldi	r22, 0x06	; 6
 652:	7f ef       	ldi	r23, 0xFF	; 255
 654:	6e dd       	rcall	.-1316   	; 0x132 <A7139_WritePageA>
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 656:	9a dd       	rcall	.-1228   	; 0x18c <A7139_RCOSC_Cal>
 658:	84 30       	cpi	r24, 0x04	; 4
 65a:	49 f0       	breq	.+18     	; 0x66e <A7139_WOR_BySync+0x2c>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);	//enable RC OSC & WOR by sync
 65c:	82 e0       	ldi	r24, 0x02	; 2
 65e:	60 e1       	ldi	r22, 0x10	; 16
 660:	78 ef       	ldi	r23, 0xF8	; 248
 662:	67 dd       	rcall	.-1330   	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 664:	8f e0       	ldi	r24, 0x0F	; 15
 666:	60 ec       	ldi	r22, 0xC0	; 192
 668:	72 e2       	ldi	r23, 0x22	; 34
 66a:	51 dd       	rcall	.-1374   	; 0x10e <A7139_WriteReg>
 66c:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 66e:	08 95       	ret

00000670 <A7139_WOR_ByPreamble>:

Uint8 A7139_WOR_ByPreamble(void)
{
    StrobeCmd(CMD_STBY);
 670:	84 e1       	ldi	r24, 0x14	; 20
 672:	b7 dd       	rcall	.-1170   	; 0x1e2 <StrobeCmd>
 674:	85 e3       	ldi	r24, 0x35	; 53
 676:	8a 95       	dec	r24
 678:	f1 f7       	brne	.-4      	; 0x676 <A7139_WOR_ByPreamble+0x6>
    _delay_us(20);
    //	A7139_WritePageA(GIO_PAGEA, 0x004D);	//GIO1=PMDO, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0047);	// 0043
 67a:	88 e0       	ldi	r24, 0x08	; 8
 67c:	67 e4       	ldi	r22, 0x47	; 71
 67e:	70 e0       	ldi	r23, 0x00	; 0
 680:	58 dd       	rcall	.-1360   	; 0x132 <A7139_WritePageA>
    //Real WOR Active Period = (WOR_AC[5:0]+1) x 244us,XTAL and Regulator Settling Time
    //Note : Be aware that Xtal settling time requirement includes initial tolerance,
    //       temperature drift, aging and crystal loading.
    A7139_WritePageA(WOR1_PAGEA, 0x9860);	//setup WOR Sleep time and Rx time	active:9.5ms sleep:758ms
 682:	81 e0       	ldi	r24, 0x01	; 1
 684:	60 e6       	ldi	r22, 0x60	; 96
 686:	78 e9       	ldi	r23, 0x98	; 152
 688:	54 dd       	rcall	.-1368   	; 0x132 <A7139_WritePageA>
    //RC Oscillator Calibration
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 68a:	80 dd       	rcall	.-1280   	; 0x18c <A7139_RCOSC_Cal>
 68c:	84 30       	cpi	r24, 0x04	; 4
 68e:	49 f0       	breq	.+18     	; 0x6a2 <A7139_WOR_ByPreamble+0x32>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0030);	// enable RC OSC & WOR by preamble
 690:	82 e0       	ldi	r24, 0x02	; 2
 692:	60 e3       	ldi	r22, 0x30	; 48
 694:	78 ef       	ldi	r23, 0xF8	; 248
 696:	4d dd       	rcall	.-1382   	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);				// WORE=1 to enable WOR function
 698:	8f e0       	ldi	r24, 0x0F	; 15
 69a:	60 ec       	ldi	r22, 0xC0	; 192
 69c:	72 e2       	ldi	r23, 0x22	; 34
 69e:	37 dd       	rcall	.-1426   	; 0x10e <A7139_WriteReg>
 6a0:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 6a2:	08 95       	ret

000006a4 <A7139_SetPowerLevel>:

Uint8 A7139_SetPowerLevel(Uint8 pwrLev)
{
 6a4:	1f 93       	push	r17
 6a6:	18 2f       	mov	r17, r24
    Uint16 pagVal= A7139Config_PageB[TX2_PAGEB] & 0xFF80;
    StrobeCmd(CMD_STBY);
 6a8:	84 e1       	ldi	r24, 0x14	; 20
 6aa:	9b dd       	rcall	.-1226   	; 0x1e2 <StrobeCmd>
 6ac:	85 e3       	ldi	r24, 0x35	; 53
 6ae:	8a 95       	dec	r24
 6b0:	f1 f7       	brne	.-4      	; 0x6ae <A7139_SetPowerLevel+0xa>
    _delay_us(20);
    switch(pwrLev)
 6b2:	e1 2f       	mov	r30, r17
 6b4:	f0 e0       	ldi	r31, 0x00	; 0
 6b6:	e9 30       	cpi	r30, 0x09	; 9
 6b8:	f1 05       	cpc	r31, r1
 6ba:	18 f4       	brcc	.+6      	; 0x6c2 <A7139_SetPowerLevel+0x1e>
 6bc:	e6 5e       	subi	r30, 0xE6	; 230
 6be:	ff 4f       	sbci	r31, 0xFF	; 255
 6c0:	09 94       	ijmp
 6c2:	81 e0       	ldi	r24, 0x01	; 1
 6c4:	25 c0       	rjmp	.+74     	; 0x710 <A7139_SetPowerLevel+0x6c>
    {
    case 0:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x01);	//-1.1dBm
 6c6:	80 e0       	ldi	r24, 0x00	; 0
 6c8:	61 e0       	ldi	r22, 0x01	; 1
 6ca:	73 e0       	ldi	r23, 0x03	; 3
 6cc:	1f c0       	rjmp	.+62     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 1:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x09);	//1.2dBm
 6ce:	80 e0       	ldi	r24, 0x00	; 0
 6d0:	69 e0       	ldi	r22, 0x09	; 9
 6d2:	73 e0       	ldi	r23, 0x03	; 3
 6d4:	1b c0       	rjmp	.+54     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 2:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x0A);	//4.8dBm
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	6a e0       	ldi	r22, 0x0A	; 10
 6da:	73 e0       	ldi	r23, 0x03	; 3
 6dc:	17 c0       	rjmp	.+46     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 3:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x61);	//6.7dBm
 6de:	80 e0       	ldi	r24, 0x00	; 0
 6e0:	61 e6       	ldi	r22, 0x61	; 97
 6e2:	73 e0       	ldi	r23, 0x03	; 3
 6e4:	13 c0       	rjmp	.+38     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 4:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x2A);	//10.9dBm
 6e6:	80 e0       	ldi	r24, 0x00	; 0
 6e8:	6a e2       	ldi	r22, 0x2A	; 42
 6ea:	73 e0       	ldi	r23, 0x03	; 3
 6ec:	0f c0       	rjmp	.+30     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 5:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x1C);	//13.2dBm
 6ee:	80 e0       	ldi	r24, 0x00	; 0
 6f0:	6c e1       	ldi	r22, 0x1C	; 28
 6f2:	73 e0       	ldi	r23, 0x03	; 3
 6f4:	0b c0       	rjmp	.+22     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 6:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x26);	//18dBm
 6f6:	80 e0       	ldi	r24, 0x00	; 0
 6f8:	66 e2       	ldi	r22, 0x26	; 38
 6fa:	73 e0       	ldi	r23, 0x03	; 3
 6fc:	07 c0       	rjmp	.+14     	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 7:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x3E);	//20dBm
 6fe:	80 e0       	ldi	r24, 0x00	; 0
 700:	6e e3       	ldi	r22, 0x3E	; 62
 702:	73 e0       	ldi	r23, 0x03	; 3
 704:	03 c0       	rjmp	.+6      	; 0x70c <A7139_SetPowerLevel+0x68>
        break;
    case 8:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x5F);  //21dBm
 706:	80 e0       	ldi	r24, 0x00	; 0
 708:	6f e5       	ldi	r22, 0x5F	; 95
 70a:	73 e0       	ldi	r23, 0x03	; 3
 70c:	22 dd       	rcall	.-1468   	; 0x152 <A7139_WritePageB>
 70e:	80 e0       	ldi	r24, 0x00	; 0
        break;
    default:
        return ERR_PARAM;
    }
    return 0;
}
 710:	1f 91       	pop	r17
 712:	08 95       	ret

00000714 <PortInit>:
#define T0_ON	{ TCCR0B|=1<<CS02; TIMSK0|=1<<TOIE0;}
#define T0_OFF	{ TCCR0B=0; TIMSK0&=~1<<TOIE0;}

void PortInit(void)
{
    DDRB = 0B00001111;		// PB3->BG_PWM
 714:	8f e0       	ldi	r24, 0x0F	; 15
 716:	84 b9       	out	0x04, r24	; 4
    PORTB= 0B00001000;
 718:	88 e0       	ldi	r24, 0x08	; 8
 71a:	85 b9       	out	0x05, r24	; 5
    PINB = 0x00;
 71c:	13 b8       	out	0x03, r1	; 3

    DDRD = 0B11100000;		// PD6->GIO2,PD7->GIO1
 71e:	80 ee       	ldi	r24, 0xE0	; 224
 720:	8a b9       	out	0x0a, r24	; 10
    PORTD= 0B00000000;
 722:	1b b8       	out	0x0b, r1	; 11
    PIND = 0x00;
 724:	19 b8       	out	0x09, r1	; 9

    DDRC = 0B00000111;			
 726:	87 e0       	ldi	r24, 0x07	; 7
 728:	87 b9       	out	0x07, r24	; 7
    PORTC= 0B00000000;
 72a:	18 b8       	out	0x08, r1	; 8
    PINC = 0x00;
 72c:	16 b8       	out	0x06, r1	; 6
}
 72e:	08 95       	ret

00000730 <UartInit>:

void UartInit(void)
{
    UBRR0H = (F_CPU / BAUD / 16 - 1) / 256;
 730:	10 92 c5 00 	sts	0x00C5, r1
    UBRR0L = (F_CPU / BAUD / 16 - 1) % 256;
 734:	8c e0       	ldi	r24, 0x0C	; 12
 736:	80 93 c4 00 	sts	0x00C4, r24
    UCSR0B = 1<<RXEN0 | 1<<TXEN0 | 1<<RXCIE0;
 73a:	88 e9       	ldi	r24, 0x98	; 152
 73c:	80 93 c1 00 	sts	0x00C1, r24
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
 740:	86 e0       	ldi	r24, 0x06	; 6
 742:	80 93 c2 00 	sts	0x00C2, r24
}
 746:	08 95       	ret

00000748 <U0Send>:
	}
    return A7139_ReadFIFO(buf);
}

void U0Send(unsigned char* data,unsigned char len)
{
 748:	58 2f       	mov	r21, r24
 74a:	28 2f       	mov	r18, r24
 74c:	39 2f       	mov	r19, r25
 74e:	f9 01       	movw	r30, r18
 750:	07 c0       	rjmp	.+14     	; 0x760 <U0Send+0x18>
    unsigned char i;
    for(i=0; i<len; i++)
    {
        while(!(UCSR0A & (1 << UDRE0)));
 752:	80 91 c0 00 	lds	r24, 0x00C0
 756:	85 ff       	sbrs	r24, 5
 758:	fc cf       	rjmp	.-8      	; 0x752 <U0Send+0xa>
        UDR0 = *(data++);
 75a:	81 91       	ld	r24, Z+
 75c:	80 93 c6 00 	sts	0x00C6, r24
}

void U0Send(unsigned char* data,unsigned char len)
{
    unsigned char i;
    for(i=0; i<len; i++)
 760:	8e 2f       	mov	r24, r30
 762:	85 1b       	sub	r24, r21
 764:	86 17       	cp	r24, r22
 766:	a8 f3       	brcs	.-22     	; 0x752 <U0Send+0xa>
    {
        while(!(UCSR0A & (1 << UDRE0)));
        UDR0 = *(data++);
    }
}
 768:	08 95       	ret

0000076a <__vector_18>:
	}
	U0Count = 0;
}

ISR(USART_RX_vect)
{
 76a:	1f 92       	push	r1
 76c:	0f 92       	push	r0
 76e:	0f b6       	in	r0, 0x3f	; 63
 770:	0f 92       	push	r0
 772:	11 24       	eor	r1, r1
 774:	8f 93       	push	r24
 776:	9f 93       	push	r25
 778:	ef 93       	push	r30
 77a:	ff 93       	push	r31
    unsigned char tmp;
    tmp = UDR0;
 77c:	90 91 c6 00 	lds	r25, 0x00C6
    uBuf[U0Count++] = tmp;
 780:	80 91 67 01 	lds	r24, 0x0167
 784:	e8 2f       	mov	r30, r24
 786:	f0 e0       	ldi	r31, 0x00	; 0
 788:	ed 5a       	subi	r30, 0xAD	; 173
 78a:	fe 4f       	sbci	r31, 0xFE	; 254
 78c:	90 83       	st	Z, r25
 78e:	8f 5f       	subi	r24, 0xFF	; 255
 790:	80 93 67 01 	sts	0x0167, r24
	T2_ON;
 794:	80 91 b1 00 	lds	r24, 0x00B1
 798:	85 60       	ori	r24, 0x05	; 5
 79a:	80 93 b1 00 	sts	0x00B1, r24
 79e:	80 91 70 00 	lds	r24, 0x0070
 7a2:	81 60       	ori	r24, 0x01	; 1
 7a4:	80 93 70 00 	sts	0x0070, r24
 7a8:	10 92 b2 00 	sts	0x00B2, r1
    if(U0Count >= 16)
 7ac:	80 91 67 01 	lds	r24, 0x0167
 7b0:	80 31       	cpi	r24, 0x10	; 16
 7b2:	10 f0       	brcs	.+4      	; 0x7b8 <__vector_18+0x4e>
        U0Count = 0;
 7b4:	10 92 67 01 	sts	0x0167, r1
}
 7b8:	ff 91       	pop	r31
 7ba:	ef 91       	pop	r30
 7bc:	9f 91       	pop	r25
 7be:	8f 91       	pop	r24
 7c0:	0f 90       	pop	r0
 7c2:	0f be       	out	0x3f, r0	; 63
 7c4:	0f 90       	pop	r0
 7c6:	1f 90       	pop	r1
 7c8:	18 95       	reti

000007ca <__vector_16>:
volatile unsigned char total = 15;
unsigned char count = 0;
volatile unsigned char T0Flag = 0;

ISR(TIMER0_OVF_vect)		// 8.85ms
{
 7ca:	1f 92       	push	r1
 7cc:	0f 92       	push	r0
 7ce:	0f b6       	in	r0, 0x3f	; 63
 7d0:	0f 92       	push	r0
 7d2:	11 24       	eor	r1, r1
 7d4:	8f 93       	push	r24
 7d6:	9f 93       	push	r25
    if(count++ > total)
 7d8:	80 91 69 01 	lds	r24, 0x0169
 7dc:	90 91 51 01 	lds	r25, 0x0151
 7e0:	8f 5f       	subi	r24, 0xFF	; 255
 7e2:	80 93 69 01 	sts	0x0169, r24
 7e6:	81 50       	subi	r24, 0x01	; 1
 7e8:	98 17       	cp	r25, r24
 7ea:	a8 f4       	brcc	.+42     	; 0x816 <__vector_16+0x4c>
    {
        count = 0;
 7ec:	10 92 69 01 	sts	0x0169, r1
        if(T0Flag)			// 接收间隔
 7f0:	80 91 6a 01 	lds	r24, 0x016A
 7f4:	88 23       	and	r24, r24
 7f6:	11 f0       	breq	.+4      	; 0x7fc <__vector_16+0x32>
            total = 6;
 7f8:	86 e0       	ldi	r24, 0x06	; 6
 7fa:	01 c0       	rjmp	.+2      	; 0x7fe <__vector_16+0x34>
        else
            total = 15;
 7fc:	8f e0       	ldi	r24, 0x0F	; 15
 7fe:	80 93 51 01 	sts	0x0151, r24
        T0Flag ^= 0x01;
 802:	80 91 6a 01 	lds	r24, 0x016A
 806:	91 e0       	ldi	r25, 0x01	; 1
 808:	89 27       	eor	r24, r25
 80a:	80 93 6a 01 	sts	0x016A, r24
		LED_BLINK;
 80e:	8b b1       	in	r24, 0x0b	; 11
 810:	90 e2       	ldi	r25, 0x20	; 32
 812:	89 27       	eor	r24, r25
 814:	8b b9       	out	0x0b, r24	; 11
    }
}
 816:	9f 91       	pop	r25
 818:	8f 91       	pop	r24
 81a:	0f 90       	pop	r0
 81c:	0f be       	out	0x3f, r0	; 63
 81e:	0f 90       	pop	r0
 820:	1f 90       	pop	r1
 822:	18 95       	reti

00000824 <__vector_13>:

ISR(TIMER1_OVF_vect)		// 9s
{
 824:	1f 92       	push	r1
 826:	0f 92       	push	r0
 828:	0f b6       	in	r0, 0x3f	; 63
 82a:	0f 92       	push	r0
 82c:	11 24       	eor	r1, r1
 82e:	8f 93       	push	r24
 830:	ef 93       	push	r30
 832:	ff 93       	push	r31
	T1_OFF;
 834:	10 92 81 00 	sts	0x0081, r1
 838:	ef e6       	ldi	r30, 0x6F	; 111
 83a:	f0 e0       	ldi	r31, 0x00	; 0
 83c:	80 81       	ld	r24, Z
 83e:	8e 7f       	andi	r24, 0xFE	; 254
 840:	80 83       	st	Z, r24
	T0_OFF;
 842:	15 bc       	out	0x25, r1	; 37
 844:	ee e6       	ldi	r30, 0x6E	; 110
 846:	f0 e0       	ldi	r31, 0x00	; 0
 848:	80 81       	ld	r24, Z
 84a:	8e 7f       	andi	r24, 0xFE	; 254
 84c:	80 83       	st	Z, r24
	T0Flag = sFlag = 0;
 84e:	10 92 52 01 	sts	0x0152, r1
 852:	80 91 52 01 	lds	r24, 0x0152
 856:	80 93 6a 01 	sts	0x016A, r24
	LED_OFF;
 85a:	5d 98       	cbi	0x0b, 5	; 11
}
 85c:	ff 91       	pop	r31
 85e:	ef 91       	pop	r30
 860:	8f 91       	pop	r24
 862:	0f 90       	pop	r0
 864:	0f be       	out	0x3f, r0	; 63
 866:	0f 90       	pop	r0
 868:	1f 90       	pop	r1
 86a:	18 95       	reti

0000086c <__vector_9>:
volatile unsigned char U0Count = 0;

volatile unsigned char U0Ready = 0;

ISR(TIMER2_OVF_vect)			// UART0 timeout
{
 86c:	1f 92       	push	r1
 86e:	0f 92       	push	r0
 870:	0f b6       	in	r0, 0x3f	; 63
 872:	0f 92       	push	r0
 874:	11 24       	eor	r1, r1
 876:	8f 93       	push	r24
 878:	af 93       	push	r26
 87a:	bf 93       	push	r27
 87c:	ef 93       	push	r30
 87e:	ff 93       	push	r31
    T2_OFF;
 880:	10 92 b1 00 	sts	0x00B1, r1
 884:	80 91 70 00 	lds	r24, 0x0070
 888:	8e 7f       	andi	r24, 0xFE	; 254
 88a:	80 93 70 00 	sts	0x0070, r24
	if(U0Count == 7)
 88e:	80 91 67 01 	lds	r24, 0x0167
 892:	87 30       	cpi	r24, 0x07	; 7
 894:	59 f4       	brne	.+22     	; 0x8ac <__vector_9+0x40>
	{
		memcpy(tBuf,uBuf,7);
 896:	aa e4       	ldi	r26, 0x4A	; 74
 898:	b1 e0       	ldi	r27, 0x01	; 1
 89a:	e3 e5       	ldi	r30, 0x53	; 83
 89c:	f1 e0       	ldi	r31, 0x01	; 1
 89e:	01 90       	ld	r0, Z+
 8a0:	0d 92       	st	X+, r0
 8a2:	81 50       	subi	r24, 0x01	; 1
 8a4:	e1 f7       	brne	.-8      	; 0x89e <__vector_9+0x32>
		U0Ready = 1;
 8a6:	81 e0       	ldi	r24, 0x01	; 1
 8a8:	80 93 68 01 	sts	0x0168, r24
	}
	U0Count = 0;
 8ac:	10 92 67 01 	sts	0x0167, r1
}
 8b0:	ff 91       	pop	r31
 8b2:	ef 91       	pop	r30
 8b4:	bf 91       	pop	r27
 8b6:	af 91       	pop	r26
 8b8:	8f 91       	pop	r24
 8ba:	0f 90       	pop	r0
 8bc:	0f be       	out	0x3f, r0	; 63
 8be:	0f 90       	pop	r0
 8c0:	1f 90       	pop	r1
 8c2:	18 95       	reti

000008c4 <RecvData>:
    _delay_us(10);
    while(GIO2);
}
volatile unsigned char sFlag = 0;
unsigned char RecvData(unsigned char *buf)
{
 8c4:	cf 93       	push	r28
 8c6:	df 93       	push	r29
 8c8:	ec 01       	movw	r28, r24
    StrobeCmd(CMD_RX);
 8ca:	88 e1       	ldi	r24, 0x18	; 24
 8cc:	8a dc       	rcall	.-1772   	; 0x1e2 <StrobeCmd>
 8ce:	8a e1       	ldi	r24, 0x1A	; 26
 8d0:	8a 95       	dec	r24
 8d2:	f1 f7       	brne	.-4      	; 0x8d0 <RecvData+0xc>
 8d4:	04 c0       	rjmp	.+8      	; 0x8de <RecvData+0x1a>
    _delay_us(10);
    while(GIO2)
	{
		if(sFlag==0)
 8d6:	80 91 52 01 	lds	r24, 0x0152
 8da:	88 23       	and	r24, r24
 8dc:	21 f0       	breq	.+8      	; 0x8e6 <RecvData+0x22>
volatile unsigned char sFlag = 0;
unsigned char RecvData(unsigned char *buf)
{
    StrobeCmd(CMD_RX);
    _delay_us(10);
    while(GIO2)
 8de:	4e 99       	sbic	0x09, 6	; 9
 8e0:	fa cf       	rjmp	.-12     	; 0x8d6 <RecvData+0x12>
	{
		if(sFlag==0)
			return 0;
	}
    return A7139_ReadFIFO(buf);
 8e2:	ce 01       	movw	r24, r28
 8e4:	1b de       	rcall	.-970    	; 0x51c <A7139_ReadFIFO>
}
 8e6:	df 91       	pop	r29
 8e8:	cf 91       	pop	r28
 8ea:	08 95       	ret

000008ec <A7139Send>:
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
}

void A7139Send(unsigned char *buf,unsigned char len)
{
    A7139_WriteFIFO(buf,len);
 8ec:	f8 dd       	rcall	.-1040   	; 0x4de <A7139_WriteFIFO>
    StrobeCmd(CMD_TX);
 8ee:	8a e1       	ldi	r24, 0x1A	; 26
 8f0:	78 dc       	rcall	.-1808   	; 0x1e2 <StrobeCmd>
 8f2:	8a e1       	ldi	r24, 0x1A	; 26
 8f4:	8a 95       	dec	r24
 8f6:	f1 f7       	brne	.-4      	; 0x8f4 <A7139Send+0x8>
    _delay_us(10);
    while(GIO2);
 8f8:	4e 99       	sbic	0x09, 6	; 9
 8fa:	fe cf       	rjmp	.-4      	; 0x8f8 <A7139Send+0xc>
}
 8fc:	08 95       	ret

000008fe <main>:
	T0Flag = sFlag = 0;
	LED_OFF;
}

int main(void)
{
 8fe:	cf 92       	push	r12
 900:	df 92       	push	r13
 902:	ef 92       	push	r14
 904:	ff 92       	push	r15
 906:	0f 93       	push	r16
 908:	1f 93       	push	r17
 90a:	df 93       	push	r29
 90c:	cf 93       	push	r28
 90e:	cd b7       	in	r28, 0x3d	; 61
 910:	de b7       	in	r29, 0x3e	; 62
 912:	64 97       	sbiw	r28, 0x14	; 20
 914:	0f b6       	in	r0, 0x3f	; 63
 916:	f8 94       	cli
 918:	de bf       	out	0x3e, r29	; 62
 91a:	0f be       	out	0x3f, r0	; 63
 91c:	cd bf       	out	0x3d, r28	; 61
	unsigned char rBuf[16] = {0};
 91e:	fe 01       	movw	r30, r28
 920:	35 96       	adiw	r30, 0x05	; 5
 922:	80 e1       	ldi	r24, 0x10	; 16
 924:	df 01       	movw	r26, r30
 926:	1d 92       	st	X+, r1
 928:	8a 95       	dec	r24
 92a:	e9 f7       	brne	.-6      	; 0x926 <main+0x28>
    unsigned char tmp = 0;
	unsigned char rLen = 0;
	unsigned char cid[4] = {0};
 92c:	19 82       	std	Y+1, r1	; 0x01
 92e:	1a 82       	std	Y+2, r1	; 0x02
 930:	1b 82       	std	Y+3, r1	; 0x03
 932:	1c 82       	std	Y+4, r1	; 0x04
    cli();
 934:	f8 94       	cli
    PortInit();
 936:	ee de       	rcall	.-548    	; 0x714 <PortInit>
    PINC = 0x00;
}

void UartInit(void)
{
    UBRR0H = (F_CPU / BAUD / 16 - 1) / 256;
 938:	10 92 c5 00 	sts	0x00C5, r1
    UBRR0L = (F_CPU / BAUD / 16 - 1) % 256;
 93c:	8c e0       	ldi	r24, 0x0C	; 12
 93e:	80 93 c4 00 	sts	0x00C4, r24
    UCSR0B = 1<<RXEN0 | 1<<TXEN0 | 1<<RXCIE0;
 942:	88 e9       	ldi	r24, 0x98	; 152
 944:	80 93 c1 00 	sts	0x00C1, r24
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
 948:	86 e0       	ldi	r24, 0x06	; 6
 94a:	80 93 c2 00 	sts	0x00C2, r24
	unsigned char rLen = 0;
	unsigned char cid[4] = {0};
    cli();
    PortInit();
    UartInit();
	LED_BLINK;
 94e:	8b b1       	in	r24, 0x0b	; 11
 950:	90 e2       	ldi	r25, 0x20	; 32
 952:	89 27       	eor	r24, r25
 954:	8b b9       	out	0x0b, r24	; 11
 956:	80 ed       	ldi	r24, 0xD0	; 208
 958:	97 e0       	ldi	r25, 0x07	; 7
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 95a:	28 ec       	ldi	r18, 0xC8	; 200
 95c:	30 e0       	ldi	r19, 0x00	; 0
 95e:	f9 01       	movw	r30, r18
 960:	31 97       	sbiw	r30, 0x01	; 1
 962:	f1 f7       	brne	.-4      	; 0x960 <main+0x62>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 964:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 966:	d9 f7       	brne	.-10     	; 0x95e <main+0x60>
	_delay_ms(200);
	LED_BLINK;
 968:	8b b1       	in	r24, 0x0b	; 11
 96a:	90 e2       	ldi	r25, 0x20	; 32
 96c:	89 27       	eor	r24, r25
 96e:	8b b9       	out	0x0b, r24	; 11
 970:	08 ec       	ldi	r16, 0xC8	; 200
 972:	10 e0       	ldi	r17, 0x00	; 0
	
    do
    {
        tmp = A7139_Init(470.001f); 		// A7139初始化
 974:	61 e2       	ldi	r22, 0x21	; 33
 976:	70 e0       	ldi	r23, 0x00	; 0
 978:	8b ee       	ldi	r24, 0xEB	; 235
 97a:	93 e4       	ldi	r25, 0x43	; 67
 97c:	56 dc       	rcall	.-1876   	; 0x22a <A7139_Init>
 97e:	28 ee       	ldi	r18, 0xE8	; 232
 980:	33 e0       	ldi	r19, 0x03	; 3
 982:	f8 01       	movw	r30, r16
 984:	31 97       	sbiw	r30, 0x01	; 1
 986:	f1 f7       	brne	.-4      	; 0x984 <main+0x86>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 988:	21 50       	subi	r18, 0x01	; 1
 98a:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 98c:	d1 f7       	brne	.-12     	; 0x982 <main+0x84>
        _delay_ms(100);
    }while(tmp);
 98e:	88 23       	and	r24, r24
 990:	89 f7       	brne	.-30     	; 0x974 <main+0x76>
    A7139_SetPowerLevel(8);		// 功率设置函数，参数范围0-8，0最小功率，8功率最大
 992:	88 e0       	ldi	r24, 0x08	; 8
 994:	87 de       	rcall	.-754    	; 0x6a4 <A7139_SetPowerLevel>
    A7139_SetPackLen(7);
 996:	87 e0       	ldi	r24, 0x07	; 7
 998:	e9 dd       	rcall	.-1070   	; 0x56c <A7139_SetPackLen>
	A7139_ReadCID(cid);
 99a:	8e 01       	movw	r16, r28
 99c:	0f 5f       	subi	r16, 0xFF	; 255
 99e:	1f 4f       	sbci	r17, 0xFF	; 255
 9a0:	c8 01       	movw	r24, r16
 9a2:	38 dd       	rcall	.-1424   	; 0x414 <A7139_ReadCID>
	U0Send(cid,4);
 9a4:	c8 01       	movw	r24, r16
 9a6:	64 e0       	ldi	r22, 0x04	; 4
 9a8:	cf de       	rcall	.-610    	; 0x748 <U0Send>
	sei();
 9aa:	78 94       	sei
				StrobeCmd(CMD_RX);
				while(!GIO1 && T0Flag);
				{
					if(T0Flag)
					{
						if((rLen=RecvData(rBuf))>0)
 9ac:	95 e0       	ldi	r25, 0x05	; 5
 9ae:	e9 2e       	mov	r14, r25
 9b0:	f1 2c       	mov	r15, r1
 9b2:	ec 0e       	add	r14, r28
 9b4:	fd 1e       	adc	r15, r29
		if(U0Ready)
		{

			if(tBuf[0]==0xFE && tBuf[6]==0xFF && tBuf[1]==0x07)
			{
				T1_ON;
 9b6:	c1 2c       	mov	r12, r1
 9b8:	80 e4       	ldi	r24, 0x40	; 64
 9ba:	d8 2e       	mov	r13, r24
				T0_ON;
				sFlag = 1;
 9bc:	11 e0       	ldi	r17, 0x01	; 1
 9be:	24 c0       	rjmp	.+72     	; 0xa08 <main+0x10a>
    {
		while(sFlag)
		{
			while(T0Flag)
			{
				StrobeCmd(CMD_RX);
 9c0:	88 e1       	ldi	r24, 0x18	; 24
 9c2:	0f dc       	rcall	.-2018   	; 0x1e2 <StrobeCmd>
				while(!GIO1 && T0Flag);
 9c4:	4f 99       	sbic	0x09, 7	; 9
 9c6:	04 c0       	rjmp	.+8      	; 0x9d0 <main+0xd2>
 9c8:	80 91 6a 01 	lds	r24, 0x016A
 9cc:	88 23       	and	r24, r24
 9ce:	d1 f7       	brne	.-12     	; 0x9c4 <main+0xc6>
				{
					if(T0Flag)
 9d0:	80 91 6a 01 	lds	r24, 0x016A
 9d4:	88 23       	and	r24, r24
 9d6:	71 f0       	breq	.+28     	; 0x9f4 <main+0xf6>
					{
						if((rLen=RecvData(rBuf))>0)
 9d8:	c7 01       	movw	r24, r14
 9da:	74 df       	rcall	.-280    	; 0x8c4 <RecvData>
 9dc:	08 2f       	mov	r16, r24
 9de:	88 23       	and	r24, r24
 9e0:	49 f0       	breq	.+18     	; 0x9f4 <main+0xf6>
						{
							U0Send(rBuf,rLen);
 9e2:	c7 01       	movw	r24, r14
 9e4:	60 2f       	mov	r22, r16
 9e6:	b0 de       	rcall	.-672    	; 0x748 <U0Send>
							memset(rBuf,0x00,rLen);
 9e8:	c7 01       	movw	r24, r14
 9ea:	60 e0       	ldi	r22, 0x00	; 0
 9ec:	70 e0       	ldi	r23, 0x00	; 0
 9ee:	40 2f       	mov	r20, r16
 9f0:	50 e0       	ldi	r21, 0x00	; 0
 9f2:	4b d2       	rcall	.+1174   	; 0xe8a <memset>
						}
					}
				}
				StrobeCmd(CMD_STBY);
 9f4:	84 e1       	ldi	r24, 0x14	; 20
 9f6:	f5 db       	rcall	.-2070   	; 0x1e2 <StrobeCmd>

    while(1)
    {
		while(sFlag)
		{
			while(T0Flag)
 9f8:	80 91 6a 01 	lds	r24, 0x016A
 9fc:	88 23       	and	r24, r24
 9fe:	01 f7       	brne	.-64     	; 0x9c0 <main+0xc2>
						}
					}
				}
				StrobeCmd(CMD_STBY);
			}
			A7139Send(tBuf,7);
 a00:	8a e4       	ldi	r24, 0x4A	; 74
 a02:	91 e0       	ldi	r25, 0x01	; 1
 a04:	67 e0       	ldi	r22, 0x07	; 7
 a06:	72 df       	rcall	.-284    	; 0x8ec <A7139Send>
	U0Send(cid,4);
	sei();

    while(1)
    {
		while(sFlag)
 a08:	80 91 52 01 	lds	r24, 0x0152
 a0c:	88 23       	and	r24, r24
 a0e:	a1 f7       	brne	.-24     	; 0x9f8 <main+0xfa>
				}
				StrobeCmd(CMD_STBY);
			}
			A7139Send(tBuf,7);
		}
		if(U0Ready)
 a10:	80 91 68 01 	lds	r24, 0x0168
 a14:	88 23       	and	r24, r24
 a16:	c1 f3       	breq	.-16     	; 0xa08 <main+0x10a>
		{

			if(tBuf[0]==0xFE && tBuf[6]==0xFF && tBuf[1]==0x07)
 a18:	80 91 4a 01 	lds	r24, 0x014A
 a1c:	8e 3f       	cpi	r24, 0xFE	; 254
 a1e:	01 f5       	brne	.+64     	; 0xa60 <main+0x162>
 a20:	80 91 50 01 	lds	r24, 0x0150
 a24:	8f 3f       	cpi	r24, 0xFF	; 255
 a26:	e1 f4       	brne	.+56     	; 0xa60 <main+0x162>
 a28:	80 91 4b 01 	lds	r24, 0x014B
 a2c:	87 30       	cpi	r24, 0x07	; 7
 a2e:	c1 f4       	brne	.+48     	; 0xa60 <main+0x162>
			{
				T1_ON;
 a30:	80 91 81 00 	lds	r24, 0x0081
 a34:	85 60       	ori	r24, 0x05	; 5
 a36:	80 93 81 00 	sts	0x0081, r24
 a3a:	80 91 6f 00 	lds	r24, 0x006F
 a3e:	81 60       	ori	r24, 0x01	; 1
 a40:	80 93 6f 00 	sts	0x006F, r24
 a44:	d0 92 85 00 	sts	0x0085, r13
 a48:	c0 92 84 00 	sts	0x0084, r12
				T0_ON;
 a4c:	85 b5       	in	r24, 0x25	; 37
 a4e:	84 60       	ori	r24, 0x04	; 4
 a50:	85 bd       	out	0x25, r24	; 37
 a52:	80 91 6e 00 	lds	r24, 0x006E
 a56:	81 60       	ori	r24, 0x01	; 1
 a58:	80 93 6e 00 	sts	0x006E, r24
				sFlag = 1;
 a5c:	10 93 52 01 	sts	0x0152, r17
			}
			U0Ready = 0;
 a60:	10 92 68 01 	sts	0x0168, r1
 a64:	d1 cf       	rjmp	.-94     	; 0xa08 <main+0x10a>

00000a66 <__subsf3>:
 a66:	50 58       	subi	r21, 0x80	; 128

00000a68 <__addsf3>:
 a68:	bb 27       	eor	r27, r27
 a6a:	aa 27       	eor	r26, r26
 a6c:	0e d0       	rcall	.+28     	; 0xa8a <__addsf3x>
 a6e:	70 c1       	rjmp	.+736    	; 0xd50 <__fp_round>
 a70:	61 d1       	rcall	.+706    	; 0xd34 <__fp_pscA>
 a72:	30 f0       	brcs	.+12     	; 0xa80 <__addsf3+0x18>
 a74:	66 d1       	rcall	.+716    	; 0xd42 <__fp_pscB>
 a76:	20 f0       	brcs	.+8      	; 0xa80 <__addsf3+0x18>
 a78:	31 f4       	brne	.+12     	; 0xa86 <__addsf3+0x1e>
 a7a:	9f 3f       	cpi	r25, 0xFF	; 255
 a7c:	11 f4       	brne	.+4      	; 0xa82 <__addsf3+0x1a>
 a7e:	1e f4       	brtc	.+6      	; 0xa86 <__addsf3+0x1e>
 a80:	56 c1       	rjmp	.+684    	; 0xd2e <__fp_nan>
 a82:	0e f4       	brtc	.+2      	; 0xa86 <__addsf3+0x1e>
 a84:	e0 95       	com	r30
 a86:	e7 fb       	bst	r30, 7
 a88:	4c c1       	rjmp	.+664    	; 0xd22 <__fp_inf>

00000a8a <__addsf3x>:
 a8a:	e9 2f       	mov	r30, r25
 a8c:	72 d1       	rcall	.+740    	; 0xd72 <__fp_split3>
 a8e:	80 f3       	brcs	.-32     	; 0xa70 <__addsf3+0x8>
 a90:	ba 17       	cp	r27, r26
 a92:	62 07       	cpc	r22, r18
 a94:	73 07       	cpc	r23, r19
 a96:	84 07       	cpc	r24, r20
 a98:	95 07       	cpc	r25, r21
 a9a:	18 f0       	brcs	.+6      	; 0xaa2 <__addsf3x+0x18>
 a9c:	71 f4       	brne	.+28     	; 0xaba <__addsf3x+0x30>
 a9e:	9e f5       	brtc	.+102    	; 0xb06 <__addsf3x+0x7c>
 aa0:	8a c1       	rjmp	.+788    	; 0xdb6 <__fp_zero>
 aa2:	0e f4       	brtc	.+2      	; 0xaa6 <__addsf3x+0x1c>
 aa4:	e0 95       	com	r30
 aa6:	0b 2e       	mov	r0, r27
 aa8:	ba 2f       	mov	r27, r26
 aaa:	a0 2d       	mov	r26, r0
 aac:	0b 01       	movw	r0, r22
 aae:	b9 01       	movw	r22, r18
 ab0:	90 01       	movw	r18, r0
 ab2:	0c 01       	movw	r0, r24
 ab4:	ca 01       	movw	r24, r20
 ab6:	a0 01       	movw	r20, r0
 ab8:	11 24       	eor	r1, r1
 aba:	ff 27       	eor	r31, r31
 abc:	59 1b       	sub	r21, r25
 abe:	99 f0       	breq	.+38     	; 0xae6 <__addsf3x+0x5c>
 ac0:	59 3f       	cpi	r21, 0xF9	; 249
 ac2:	50 f4       	brcc	.+20     	; 0xad8 <__addsf3x+0x4e>
 ac4:	50 3e       	cpi	r21, 0xE0	; 224
 ac6:	68 f1       	brcs	.+90     	; 0xb22 <__addsf3x+0x98>
 ac8:	1a 16       	cp	r1, r26
 aca:	f0 40       	sbci	r31, 0x00	; 0
 acc:	a2 2f       	mov	r26, r18
 ace:	23 2f       	mov	r18, r19
 ad0:	34 2f       	mov	r19, r20
 ad2:	44 27       	eor	r20, r20
 ad4:	58 5f       	subi	r21, 0xF8	; 248
 ad6:	f3 cf       	rjmp	.-26     	; 0xabe <__addsf3x+0x34>
 ad8:	46 95       	lsr	r20
 ada:	37 95       	ror	r19
 adc:	27 95       	ror	r18
 ade:	a7 95       	ror	r26
 ae0:	f0 40       	sbci	r31, 0x00	; 0
 ae2:	53 95       	inc	r21
 ae4:	c9 f7       	brne	.-14     	; 0xad8 <__addsf3x+0x4e>
 ae6:	7e f4       	brtc	.+30     	; 0xb06 <__addsf3x+0x7c>
 ae8:	1f 16       	cp	r1, r31
 aea:	ba 0b       	sbc	r27, r26
 aec:	62 0b       	sbc	r22, r18
 aee:	73 0b       	sbc	r23, r19
 af0:	84 0b       	sbc	r24, r20
 af2:	ba f0       	brmi	.+46     	; 0xb22 <__addsf3x+0x98>
 af4:	91 50       	subi	r25, 0x01	; 1
 af6:	a1 f0       	breq	.+40     	; 0xb20 <__addsf3x+0x96>
 af8:	ff 0f       	add	r31, r31
 afa:	bb 1f       	adc	r27, r27
 afc:	66 1f       	adc	r22, r22
 afe:	77 1f       	adc	r23, r23
 b00:	88 1f       	adc	r24, r24
 b02:	c2 f7       	brpl	.-16     	; 0xaf4 <__addsf3x+0x6a>
 b04:	0e c0       	rjmp	.+28     	; 0xb22 <__addsf3x+0x98>
 b06:	ba 0f       	add	r27, r26
 b08:	62 1f       	adc	r22, r18
 b0a:	73 1f       	adc	r23, r19
 b0c:	84 1f       	adc	r24, r20
 b0e:	48 f4       	brcc	.+18     	; 0xb22 <__addsf3x+0x98>
 b10:	87 95       	ror	r24
 b12:	77 95       	ror	r23
 b14:	67 95       	ror	r22
 b16:	b7 95       	ror	r27
 b18:	f7 95       	ror	r31
 b1a:	9e 3f       	cpi	r25, 0xFE	; 254
 b1c:	08 f0       	brcs	.+2      	; 0xb20 <__addsf3x+0x96>
 b1e:	b3 cf       	rjmp	.-154    	; 0xa86 <__addsf3+0x1e>
 b20:	93 95       	inc	r25
 b22:	88 0f       	add	r24, r24
 b24:	08 f0       	brcs	.+2      	; 0xb28 <__addsf3x+0x9e>
 b26:	99 27       	eor	r25, r25
 b28:	ee 0f       	add	r30, r30
 b2a:	97 95       	ror	r25
 b2c:	87 95       	ror	r24
 b2e:	08 95       	ret

00000b30 <__cmpsf2>:
 b30:	d4 d0       	rcall	.+424    	; 0xcda <__fp_cmp>
 b32:	08 f4       	brcc	.+2      	; 0xb36 <__cmpsf2+0x6>
 b34:	81 e0       	ldi	r24, 0x01	; 1
 b36:	08 95       	ret

00000b38 <__divsf3>:
 b38:	0c d0       	rcall	.+24     	; 0xb52 <__divsf3x>
 b3a:	0a c1       	rjmp	.+532    	; 0xd50 <__fp_round>
 b3c:	02 d1       	rcall	.+516    	; 0xd42 <__fp_pscB>
 b3e:	40 f0       	brcs	.+16     	; 0xb50 <__divsf3+0x18>
 b40:	f9 d0       	rcall	.+498    	; 0xd34 <__fp_pscA>
 b42:	30 f0       	brcs	.+12     	; 0xb50 <__divsf3+0x18>
 b44:	21 f4       	brne	.+8      	; 0xb4e <__divsf3+0x16>
 b46:	5f 3f       	cpi	r21, 0xFF	; 255
 b48:	19 f0       	breq	.+6      	; 0xb50 <__divsf3+0x18>
 b4a:	eb c0       	rjmp	.+470    	; 0xd22 <__fp_inf>
 b4c:	51 11       	cpse	r21, r1
 b4e:	34 c1       	rjmp	.+616    	; 0xdb8 <__fp_szero>
 b50:	ee c0       	rjmp	.+476    	; 0xd2e <__fp_nan>

00000b52 <__divsf3x>:
 b52:	0f d1       	rcall	.+542    	; 0xd72 <__fp_split3>
 b54:	98 f3       	brcs	.-26     	; 0xb3c <__divsf3+0x4>

00000b56 <__divsf3_pse>:
 b56:	99 23       	and	r25, r25
 b58:	c9 f3       	breq	.-14     	; 0xb4c <__divsf3+0x14>
 b5a:	55 23       	and	r21, r21
 b5c:	b1 f3       	breq	.-20     	; 0xb4a <__divsf3+0x12>
 b5e:	95 1b       	sub	r25, r21
 b60:	55 0b       	sbc	r21, r21
 b62:	bb 27       	eor	r27, r27
 b64:	aa 27       	eor	r26, r26
 b66:	62 17       	cp	r22, r18
 b68:	73 07       	cpc	r23, r19
 b6a:	84 07       	cpc	r24, r20
 b6c:	38 f0       	brcs	.+14     	; 0xb7c <__divsf3_pse+0x26>
 b6e:	9f 5f       	subi	r25, 0xFF	; 255
 b70:	5f 4f       	sbci	r21, 0xFF	; 255
 b72:	22 0f       	add	r18, r18
 b74:	33 1f       	adc	r19, r19
 b76:	44 1f       	adc	r20, r20
 b78:	aa 1f       	adc	r26, r26
 b7a:	a9 f3       	breq	.-22     	; 0xb66 <__divsf3_pse+0x10>
 b7c:	33 d0       	rcall	.+102    	; 0xbe4 <__divsf3_pse+0x8e>
 b7e:	0e 2e       	mov	r0, r30
 b80:	3a f0       	brmi	.+14     	; 0xb90 <__divsf3_pse+0x3a>
 b82:	e0 e8       	ldi	r30, 0x80	; 128
 b84:	30 d0       	rcall	.+96     	; 0xbe6 <__divsf3_pse+0x90>
 b86:	91 50       	subi	r25, 0x01	; 1
 b88:	50 40       	sbci	r21, 0x00	; 0
 b8a:	e6 95       	lsr	r30
 b8c:	00 1c       	adc	r0, r0
 b8e:	ca f7       	brpl	.-14     	; 0xb82 <__divsf3_pse+0x2c>
 b90:	29 d0       	rcall	.+82     	; 0xbe4 <__divsf3_pse+0x8e>
 b92:	fe 2f       	mov	r31, r30
 b94:	27 d0       	rcall	.+78     	; 0xbe4 <__divsf3_pse+0x8e>
 b96:	66 0f       	add	r22, r22
 b98:	77 1f       	adc	r23, r23
 b9a:	88 1f       	adc	r24, r24
 b9c:	bb 1f       	adc	r27, r27
 b9e:	26 17       	cp	r18, r22
 ba0:	37 07       	cpc	r19, r23
 ba2:	48 07       	cpc	r20, r24
 ba4:	ab 07       	cpc	r26, r27
 ba6:	b0 e8       	ldi	r27, 0x80	; 128
 ba8:	09 f0       	breq	.+2      	; 0xbac <__divsf3_pse+0x56>
 baa:	bb 0b       	sbc	r27, r27
 bac:	80 2d       	mov	r24, r0
 bae:	bf 01       	movw	r22, r30
 bb0:	ff 27       	eor	r31, r31
 bb2:	93 58       	subi	r25, 0x83	; 131
 bb4:	5f 4f       	sbci	r21, 0xFF	; 255
 bb6:	2a f0       	brmi	.+10     	; 0xbc2 <__divsf3_pse+0x6c>
 bb8:	9e 3f       	cpi	r25, 0xFE	; 254
 bba:	51 05       	cpc	r21, r1
 bbc:	68 f0       	brcs	.+26     	; 0xbd8 <__divsf3_pse+0x82>
 bbe:	b1 c0       	rjmp	.+354    	; 0xd22 <__fp_inf>
 bc0:	fb c0       	rjmp	.+502    	; 0xdb8 <__fp_szero>
 bc2:	5f 3f       	cpi	r21, 0xFF	; 255
 bc4:	ec f3       	brlt	.-6      	; 0xbc0 <__divsf3_pse+0x6a>
 bc6:	98 3e       	cpi	r25, 0xE8	; 232
 bc8:	dc f3       	brlt	.-10     	; 0xbc0 <__divsf3_pse+0x6a>
 bca:	86 95       	lsr	r24
 bcc:	77 95       	ror	r23
 bce:	67 95       	ror	r22
 bd0:	b7 95       	ror	r27
 bd2:	f7 95       	ror	r31
 bd4:	9f 5f       	subi	r25, 0xFF	; 255
 bd6:	c9 f7       	brne	.-14     	; 0xbca <__divsf3_pse+0x74>
 bd8:	88 0f       	add	r24, r24
 bda:	91 1d       	adc	r25, r1
 bdc:	96 95       	lsr	r25
 bde:	87 95       	ror	r24
 be0:	97 f9       	bld	r25, 7
 be2:	08 95       	ret
 be4:	e1 e0       	ldi	r30, 0x01	; 1
 be6:	66 0f       	add	r22, r22
 be8:	77 1f       	adc	r23, r23
 bea:	88 1f       	adc	r24, r24
 bec:	bb 1f       	adc	r27, r27
 bee:	62 17       	cp	r22, r18
 bf0:	73 07       	cpc	r23, r19
 bf2:	84 07       	cpc	r24, r20
 bf4:	ba 07       	cpc	r27, r26
 bf6:	20 f0       	brcs	.+8      	; 0xc00 <__divsf3_pse+0xaa>
 bf8:	62 1b       	sub	r22, r18
 bfa:	73 0b       	sbc	r23, r19
 bfc:	84 0b       	sbc	r24, r20
 bfe:	ba 0b       	sbc	r27, r26
 c00:	ee 1f       	adc	r30, r30
 c02:	88 f7       	brcc	.-30     	; 0xbe6 <__divsf3_pse+0x90>
 c04:	e0 95       	com	r30
 c06:	08 95       	ret

00000c08 <__fixunssfsi>:
 c08:	bc d0       	rcall	.+376    	; 0xd82 <__fp_splitA>
 c0a:	88 f0       	brcs	.+34     	; 0xc2e <__fixunssfsi+0x26>
 c0c:	9f 57       	subi	r25, 0x7F	; 127
 c0e:	90 f0       	brcs	.+36     	; 0xc34 <__fixunssfsi+0x2c>
 c10:	b9 2f       	mov	r27, r25
 c12:	99 27       	eor	r25, r25
 c14:	b7 51       	subi	r27, 0x17	; 23
 c16:	a0 f0       	brcs	.+40     	; 0xc40 <__fixunssfsi+0x38>
 c18:	d1 f0       	breq	.+52     	; 0xc4e <__fixunssfsi+0x46>
 c1a:	66 0f       	add	r22, r22
 c1c:	77 1f       	adc	r23, r23
 c1e:	88 1f       	adc	r24, r24
 c20:	99 1f       	adc	r25, r25
 c22:	1a f0       	brmi	.+6      	; 0xc2a <__fixunssfsi+0x22>
 c24:	ba 95       	dec	r27
 c26:	c9 f7       	brne	.-14     	; 0xc1a <__fixunssfsi+0x12>
 c28:	12 c0       	rjmp	.+36     	; 0xc4e <__fixunssfsi+0x46>
 c2a:	b1 30       	cpi	r27, 0x01	; 1
 c2c:	81 f0       	breq	.+32     	; 0xc4e <__fixunssfsi+0x46>
 c2e:	c3 d0       	rcall	.+390    	; 0xdb6 <__fp_zero>
 c30:	b1 e0       	ldi	r27, 0x01	; 1
 c32:	08 95       	ret
 c34:	c0 c0       	rjmp	.+384    	; 0xdb6 <__fp_zero>
 c36:	67 2f       	mov	r22, r23
 c38:	78 2f       	mov	r23, r24
 c3a:	88 27       	eor	r24, r24
 c3c:	b8 5f       	subi	r27, 0xF8	; 248
 c3e:	39 f0       	breq	.+14     	; 0xc4e <__fixunssfsi+0x46>
 c40:	b9 3f       	cpi	r27, 0xF9	; 249
 c42:	cc f3       	brlt	.-14     	; 0xc36 <__fixunssfsi+0x2e>
 c44:	86 95       	lsr	r24
 c46:	77 95       	ror	r23
 c48:	67 95       	ror	r22
 c4a:	b3 95       	inc	r27
 c4c:	d9 f7       	brne	.-10     	; 0xc44 <__fixunssfsi+0x3c>
 c4e:	3e f4       	brtc	.+14     	; 0xc5e <__fixunssfsi+0x56>
 c50:	90 95       	com	r25
 c52:	80 95       	com	r24
 c54:	70 95       	com	r23
 c56:	61 95       	neg	r22
 c58:	7f 4f       	sbci	r23, 0xFF	; 255
 c5a:	8f 4f       	sbci	r24, 0xFF	; 255
 c5c:	9f 4f       	sbci	r25, 0xFF	; 255
 c5e:	08 95       	ret

00000c60 <__floatunsisf>:
 c60:	e8 94       	clt
 c62:	09 c0       	rjmp	.+18     	; 0xc76 <__floatsisf+0x12>

00000c64 <__floatsisf>:
 c64:	97 fb       	bst	r25, 7
 c66:	3e f4       	brtc	.+14     	; 0xc76 <__floatsisf+0x12>
 c68:	90 95       	com	r25
 c6a:	80 95       	com	r24
 c6c:	70 95       	com	r23
 c6e:	61 95       	neg	r22
 c70:	7f 4f       	sbci	r23, 0xFF	; 255
 c72:	8f 4f       	sbci	r24, 0xFF	; 255
 c74:	9f 4f       	sbci	r25, 0xFF	; 255
 c76:	99 23       	and	r25, r25
 c78:	a9 f0       	breq	.+42     	; 0xca4 <__floatsisf+0x40>
 c7a:	f9 2f       	mov	r31, r25
 c7c:	96 e9       	ldi	r25, 0x96	; 150
 c7e:	bb 27       	eor	r27, r27
 c80:	93 95       	inc	r25
 c82:	f6 95       	lsr	r31
 c84:	87 95       	ror	r24
 c86:	77 95       	ror	r23
 c88:	67 95       	ror	r22
 c8a:	b7 95       	ror	r27
 c8c:	f1 11       	cpse	r31, r1
 c8e:	f8 cf       	rjmp	.-16     	; 0xc80 <__floatsisf+0x1c>
 c90:	fa f4       	brpl	.+62     	; 0xcd0 <__floatsisf+0x6c>
 c92:	bb 0f       	add	r27, r27
 c94:	11 f4       	brne	.+4      	; 0xc9a <__floatsisf+0x36>
 c96:	60 ff       	sbrs	r22, 0
 c98:	1b c0       	rjmp	.+54     	; 0xcd0 <__floatsisf+0x6c>
 c9a:	6f 5f       	subi	r22, 0xFF	; 255
 c9c:	7f 4f       	sbci	r23, 0xFF	; 255
 c9e:	8f 4f       	sbci	r24, 0xFF	; 255
 ca0:	9f 4f       	sbci	r25, 0xFF	; 255
 ca2:	16 c0       	rjmp	.+44     	; 0xcd0 <__floatsisf+0x6c>
 ca4:	88 23       	and	r24, r24
 ca6:	11 f0       	breq	.+4      	; 0xcac <__floatsisf+0x48>
 ca8:	96 e9       	ldi	r25, 0x96	; 150
 caa:	11 c0       	rjmp	.+34     	; 0xcce <__floatsisf+0x6a>
 cac:	77 23       	and	r23, r23
 cae:	21 f0       	breq	.+8      	; 0xcb8 <__floatsisf+0x54>
 cb0:	9e e8       	ldi	r25, 0x8E	; 142
 cb2:	87 2f       	mov	r24, r23
 cb4:	76 2f       	mov	r23, r22
 cb6:	05 c0       	rjmp	.+10     	; 0xcc2 <__floatsisf+0x5e>
 cb8:	66 23       	and	r22, r22
 cba:	71 f0       	breq	.+28     	; 0xcd8 <__floatsisf+0x74>
 cbc:	96 e8       	ldi	r25, 0x86	; 134
 cbe:	86 2f       	mov	r24, r22
 cc0:	70 e0       	ldi	r23, 0x00	; 0
 cc2:	60 e0       	ldi	r22, 0x00	; 0
 cc4:	2a f0       	brmi	.+10     	; 0xcd0 <__floatsisf+0x6c>
 cc6:	9a 95       	dec	r25
 cc8:	66 0f       	add	r22, r22
 cca:	77 1f       	adc	r23, r23
 ccc:	88 1f       	adc	r24, r24
 cce:	da f7       	brpl	.-10     	; 0xcc6 <__floatsisf+0x62>
 cd0:	88 0f       	add	r24, r24
 cd2:	96 95       	lsr	r25
 cd4:	87 95       	ror	r24
 cd6:	97 f9       	bld	r25, 7
 cd8:	08 95       	ret

00000cda <__fp_cmp>:
 cda:	99 0f       	add	r25, r25
 cdc:	00 08       	sbc	r0, r0
 cde:	55 0f       	add	r21, r21
 ce0:	aa 0b       	sbc	r26, r26
 ce2:	e0 e8       	ldi	r30, 0x80	; 128
 ce4:	fe ef       	ldi	r31, 0xFE	; 254
 ce6:	16 16       	cp	r1, r22
 ce8:	17 06       	cpc	r1, r23
 cea:	e8 07       	cpc	r30, r24
 cec:	f9 07       	cpc	r31, r25
 cee:	c0 f0       	brcs	.+48     	; 0xd20 <__fp_cmp+0x46>
 cf0:	12 16       	cp	r1, r18
 cf2:	13 06       	cpc	r1, r19
 cf4:	e4 07       	cpc	r30, r20
 cf6:	f5 07       	cpc	r31, r21
 cf8:	98 f0       	brcs	.+38     	; 0xd20 <__fp_cmp+0x46>
 cfa:	62 1b       	sub	r22, r18
 cfc:	73 0b       	sbc	r23, r19
 cfe:	84 0b       	sbc	r24, r20
 d00:	95 0b       	sbc	r25, r21
 d02:	39 f4       	brne	.+14     	; 0xd12 <__fp_cmp+0x38>
 d04:	0a 26       	eor	r0, r26
 d06:	61 f0       	breq	.+24     	; 0xd20 <__fp_cmp+0x46>
 d08:	23 2b       	or	r18, r19
 d0a:	24 2b       	or	r18, r20
 d0c:	25 2b       	or	r18, r21
 d0e:	21 f4       	brne	.+8      	; 0xd18 <__fp_cmp+0x3e>
 d10:	08 95       	ret
 d12:	0a 26       	eor	r0, r26
 d14:	09 f4       	brne	.+2      	; 0xd18 <__fp_cmp+0x3e>
 d16:	a1 40       	sbci	r26, 0x01	; 1
 d18:	a6 95       	lsr	r26
 d1a:	8f ef       	ldi	r24, 0xFF	; 255
 d1c:	81 1d       	adc	r24, r1
 d1e:	81 1d       	adc	r24, r1
 d20:	08 95       	ret

00000d22 <__fp_inf>:
 d22:	97 f9       	bld	r25, 7
 d24:	9f 67       	ori	r25, 0x7F	; 127
 d26:	80 e8       	ldi	r24, 0x80	; 128
 d28:	70 e0       	ldi	r23, 0x00	; 0
 d2a:	60 e0       	ldi	r22, 0x00	; 0
 d2c:	08 95       	ret

00000d2e <__fp_nan>:
 d2e:	9f ef       	ldi	r25, 0xFF	; 255
 d30:	80 ec       	ldi	r24, 0xC0	; 192
 d32:	08 95       	ret

00000d34 <__fp_pscA>:
 d34:	00 24       	eor	r0, r0
 d36:	0a 94       	dec	r0
 d38:	16 16       	cp	r1, r22
 d3a:	17 06       	cpc	r1, r23
 d3c:	18 06       	cpc	r1, r24
 d3e:	09 06       	cpc	r0, r25
 d40:	08 95       	ret

00000d42 <__fp_pscB>:
 d42:	00 24       	eor	r0, r0
 d44:	0a 94       	dec	r0
 d46:	12 16       	cp	r1, r18
 d48:	13 06       	cpc	r1, r19
 d4a:	14 06       	cpc	r1, r20
 d4c:	05 06       	cpc	r0, r21
 d4e:	08 95       	ret

00000d50 <__fp_round>:
 d50:	09 2e       	mov	r0, r25
 d52:	03 94       	inc	r0
 d54:	00 0c       	add	r0, r0
 d56:	11 f4       	brne	.+4      	; 0xd5c <__fp_round+0xc>
 d58:	88 23       	and	r24, r24
 d5a:	52 f0       	brmi	.+20     	; 0xd70 <__fp_round+0x20>
 d5c:	bb 0f       	add	r27, r27
 d5e:	40 f4       	brcc	.+16     	; 0xd70 <__fp_round+0x20>
 d60:	bf 2b       	or	r27, r31
 d62:	11 f4       	brne	.+4      	; 0xd68 <__fp_round+0x18>
 d64:	60 ff       	sbrs	r22, 0
 d66:	04 c0       	rjmp	.+8      	; 0xd70 <__fp_round+0x20>
 d68:	6f 5f       	subi	r22, 0xFF	; 255
 d6a:	7f 4f       	sbci	r23, 0xFF	; 255
 d6c:	8f 4f       	sbci	r24, 0xFF	; 255
 d6e:	9f 4f       	sbci	r25, 0xFF	; 255
 d70:	08 95       	ret

00000d72 <__fp_split3>:
 d72:	57 fd       	sbrc	r21, 7
 d74:	90 58       	subi	r25, 0x80	; 128
 d76:	44 0f       	add	r20, r20
 d78:	55 1f       	adc	r21, r21
 d7a:	59 f0       	breq	.+22     	; 0xd92 <__fp_splitA+0x10>
 d7c:	5f 3f       	cpi	r21, 0xFF	; 255
 d7e:	71 f0       	breq	.+28     	; 0xd9c <__fp_splitA+0x1a>
 d80:	47 95       	ror	r20

00000d82 <__fp_splitA>:
 d82:	88 0f       	add	r24, r24
 d84:	97 fb       	bst	r25, 7
 d86:	99 1f       	adc	r25, r25
 d88:	61 f0       	breq	.+24     	; 0xda2 <__fp_splitA+0x20>
 d8a:	9f 3f       	cpi	r25, 0xFF	; 255
 d8c:	79 f0       	breq	.+30     	; 0xdac <__fp_splitA+0x2a>
 d8e:	87 95       	ror	r24
 d90:	08 95       	ret
 d92:	12 16       	cp	r1, r18
 d94:	13 06       	cpc	r1, r19
 d96:	14 06       	cpc	r1, r20
 d98:	55 1f       	adc	r21, r21
 d9a:	f2 cf       	rjmp	.-28     	; 0xd80 <__fp_split3+0xe>
 d9c:	46 95       	lsr	r20
 d9e:	f1 df       	rcall	.-30     	; 0xd82 <__fp_splitA>
 da0:	08 c0       	rjmp	.+16     	; 0xdb2 <__fp_splitA+0x30>
 da2:	16 16       	cp	r1, r22
 da4:	17 06       	cpc	r1, r23
 da6:	18 06       	cpc	r1, r24
 da8:	99 1f       	adc	r25, r25
 daa:	f1 cf       	rjmp	.-30     	; 0xd8e <__fp_splitA+0xc>
 dac:	86 95       	lsr	r24
 dae:	71 05       	cpc	r23, r1
 db0:	61 05       	cpc	r22, r1
 db2:	08 94       	sec
 db4:	08 95       	ret

00000db6 <__fp_zero>:
 db6:	e8 94       	clt

00000db8 <__fp_szero>:
 db8:	bb 27       	eor	r27, r27
 dba:	66 27       	eor	r22, r22
 dbc:	77 27       	eor	r23, r23
 dbe:	cb 01       	movw	r24, r22
 dc0:	97 f9       	bld	r25, 7
 dc2:	08 95       	ret

00000dc4 <__mulsf3>:
 dc4:	0b d0       	rcall	.+22     	; 0xddc <__mulsf3x>
 dc6:	c4 cf       	rjmp	.-120    	; 0xd50 <__fp_round>
 dc8:	b5 df       	rcall	.-150    	; 0xd34 <__fp_pscA>
 dca:	28 f0       	brcs	.+10     	; 0xdd6 <__mulsf3+0x12>
 dcc:	ba df       	rcall	.-140    	; 0xd42 <__fp_pscB>
 dce:	18 f0       	brcs	.+6      	; 0xdd6 <__mulsf3+0x12>
 dd0:	95 23       	and	r25, r21
 dd2:	09 f0       	breq	.+2      	; 0xdd6 <__mulsf3+0x12>
 dd4:	a6 cf       	rjmp	.-180    	; 0xd22 <__fp_inf>
 dd6:	ab cf       	rjmp	.-170    	; 0xd2e <__fp_nan>
 dd8:	11 24       	eor	r1, r1
 dda:	ee cf       	rjmp	.-36     	; 0xdb8 <__fp_szero>

00000ddc <__mulsf3x>:
 ddc:	ca df       	rcall	.-108    	; 0xd72 <__fp_split3>
 dde:	a0 f3       	brcs	.-24     	; 0xdc8 <__mulsf3+0x4>

00000de0 <__mulsf3_pse>:
 de0:	95 9f       	mul	r25, r21
 de2:	d1 f3       	breq	.-12     	; 0xdd8 <__mulsf3+0x14>
 de4:	95 0f       	add	r25, r21
 de6:	50 e0       	ldi	r21, 0x00	; 0
 de8:	55 1f       	adc	r21, r21
 dea:	62 9f       	mul	r22, r18
 dec:	f0 01       	movw	r30, r0
 dee:	72 9f       	mul	r23, r18
 df0:	bb 27       	eor	r27, r27
 df2:	f0 0d       	add	r31, r0
 df4:	b1 1d       	adc	r27, r1
 df6:	63 9f       	mul	r22, r19
 df8:	aa 27       	eor	r26, r26
 dfa:	f0 0d       	add	r31, r0
 dfc:	b1 1d       	adc	r27, r1
 dfe:	aa 1f       	adc	r26, r26
 e00:	64 9f       	mul	r22, r20
 e02:	66 27       	eor	r22, r22
 e04:	b0 0d       	add	r27, r0
 e06:	a1 1d       	adc	r26, r1
 e08:	66 1f       	adc	r22, r22
 e0a:	82 9f       	mul	r24, r18
 e0c:	22 27       	eor	r18, r18
 e0e:	b0 0d       	add	r27, r0
 e10:	a1 1d       	adc	r26, r1
 e12:	62 1f       	adc	r22, r18
 e14:	73 9f       	mul	r23, r19
 e16:	b0 0d       	add	r27, r0
 e18:	a1 1d       	adc	r26, r1
 e1a:	62 1f       	adc	r22, r18
 e1c:	83 9f       	mul	r24, r19
 e1e:	a0 0d       	add	r26, r0
 e20:	61 1d       	adc	r22, r1
 e22:	22 1f       	adc	r18, r18
 e24:	74 9f       	mul	r23, r20
 e26:	33 27       	eor	r19, r19
 e28:	a0 0d       	add	r26, r0
 e2a:	61 1d       	adc	r22, r1
 e2c:	23 1f       	adc	r18, r19
 e2e:	84 9f       	mul	r24, r20
 e30:	60 0d       	add	r22, r0
 e32:	21 1d       	adc	r18, r1
 e34:	82 2f       	mov	r24, r18
 e36:	76 2f       	mov	r23, r22
 e38:	6a 2f       	mov	r22, r26
 e3a:	11 24       	eor	r1, r1
 e3c:	9f 57       	subi	r25, 0x7F	; 127
 e3e:	50 40       	sbci	r21, 0x00	; 0
 e40:	8a f0       	brmi	.+34     	; 0xe64 <__mulsf3_pse+0x84>
 e42:	e1 f0       	breq	.+56     	; 0xe7c <__mulsf3_pse+0x9c>
 e44:	88 23       	and	r24, r24
 e46:	4a f0       	brmi	.+18     	; 0xe5a <__mulsf3_pse+0x7a>
 e48:	ee 0f       	add	r30, r30
 e4a:	ff 1f       	adc	r31, r31
 e4c:	bb 1f       	adc	r27, r27
 e4e:	66 1f       	adc	r22, r22
 e50:	77 1f       	adc	r23, r23
 e52:	88 1f       	adc	r24, r24
 e54:	91 50       	subi	r25, 0x01	; 1
 e56:	50 40       	sbci	r21, 0x00	; 0
 e58:	a9 f7       	brne	.-22     	; 0xe44 <__mulsf3_pse+0x64>
 e5a:	9e 3f       	cpi	r25, 0xFE	; 254
 e5c:	51 05       	cpc	r21, r1
 e5e:	70 f0       	brcs	.+28     	; 0xe7c <__mulsf3_pse+0x9c>
 e60:	60 cf       	rjmp	.-320    	; 0xd22 <__fp_inf>
 e62:	aa cf       	rjmp	.-172    	; 0xdb8 <__fp_szero>
 e64:	5f 3f       	cpi	r21, 0xFF	; 255
 e66:	ec f3       	brlt	.-6      	; 0xe62 <__mulsf3_pse+0x82>
 e68:	98 3e       	cpi	r25, 0xE8	; 232
 e6a:	dc f3       	brlt	.-10     	; 0xe62 <__mulsf3_pse+0x82>
 e6c:	86 95       	lsr	r24
 e6e:	77 95       	ror	r23
 e70:	67 95       	ror	r22
 e72:	b7 95       	ror	r27
 e74:	f7 95       	ror	r31
 e76:	e7 95       	ror	r30
 e78:	9f 5f       	subi	r25, 0xFF	; 255
 e7a:	c1 f7       	brne	.-16     	; 0xe6c <__mulsf3_pse+0x8c>
 e7c:	fe 2b       	or	r31, r30
 e7e:	88 0f       	add	r24, r24
 e80:	91 1d       	adc	r25, r1
 e82:	96 95       	lsr	r25
 e84:	87 95       	ror	r24
 e86:	97 f9       	bld	r25, 7
 e88:	08 95       	ret

00000e8a <memset>:
 e8a:	dc 01       	movw	r26, r24
 e8c:	01 c0       	rjmp	.+2      	; 0xe90 <memset+0x6>
 e8e:	6d 93       	st	X+, r22
 e90:	41 50       	subi	r20, 0x01	; 1
 e92:	50 40       	sbci	r21, 0x00	; 0
 e94:	e0 f7       	brcc	.-8      	; 0xe8e <memset+0x4>
 e96:	08 95       	ret

00000e98 <_exit>:
 e98:	f8 94       	cli

00000e9a <__stop_program>:
 e9a:	ff cf       	rjmp	.-2      	; 0xe9a <__stop_program>
