#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug  8 17:54:24 2021
# Process ID: 10520
# Current directory: E:/Projects/PYNQ_101/PYNQ_101.runs/design_1_Clock_Divider_0_1_synth_1
# Command line: vivado.exe -log design_1_Clock_Divider_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Clock_Divider_0_1.tcl
# Log file: E:/Projects/PYNQ_101/PYNQ_101.runs/design_1_Clock_Divider_0_1_synth_1/design_1_Clock_Divider_0_1.vds
# Journal file: E:/Projects/PYNQ_101/PYNQ_101.runs/design_1_Clock_Divider_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/HP1/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/HP1/AppData/Roaming/Xilinx/Vivado/init.tcl'
source design_1_Clock_Divider_0_1.tcl -notrace
WARNING: [Board 49-91] Board repository path 'F:PYNQpynq_z2_brdA.0' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.344 ; gain = 0.000
Command: synth_design -top design_1_Clock_Divider_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Clock_Divider_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12184
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:01:03 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Clock_Divider_0_1' [e:/Projects/PYNQ_101/PYNQ_101.srcs/sources_1/bd/design_1/ip/design_1_Clock_Divider_0_1/synth/design_1_Clock_Divider_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [E:/Projects/PYNQ_101/PYNQ_101.srcs/sources_1/new/clock_divider.vhd:10]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [E:/Projects/PYNQ_101/PYNQ_101.srcs/sources_1/new/clock_divider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [E:/Projects/PYNQ_101/PYNQ_101.srcs/sources_1/new/clock_divider.vhd:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Clock_Divider_0_1' (2#1) [e:/Projects/PYNQ_101/PYNQ_101.srcs/sources_1/bd/design_1/ip/design_1_Clock_Divider_0_1/synth/design_1_Clock_Divider_0_1.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:01:38 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:01:41 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:09:48 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:10:07 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:10:13 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:14:49 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:14:55 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:15:08 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:15:11 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:15:16 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:15:16 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+
set_param: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.344 ; gain = 0.000

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT4   |     4|
|4     |LUT5   |    36|
|5     |FDCE   |    32|
|6     |FDPE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    83|
|2     |  inst   |Clock_Divider |    83|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:15:29 . Memory (MB): peak = 1014.344 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:15:45 . Memory (MB): peak = 1014.344 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:15:45 . Memory (MB): peak = 1014.344 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1014.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:24:13 . Memory (MB): peak = 1014.344 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/PYNQ_101/PYNQ_101.runs/design_1_Clock_Divider_0_1_synth_1/design_1_Clock_Divider_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:04:35 . Memory (MB): peak = 1353.449 ; gain = 339.105
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.449 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.449 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
rename_ref: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.449 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/PYNQ_101/PYNQ_101.runs/design_1_Clock_Divider_0_1_synth_1/design_1_Clock_Divider_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1353.617 ; gain = 0.168
INFO: [runtcl-4] Executing : report_utilization -file design_1_Clock_Divider_0_1_utilization_synth.rpt -pb design_1_Clock_Divider_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug  8 18:41:44 2021...
