05:31:37.718000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
05:31:37.733000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
05:31:37.733000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
05:31:37.734000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
05:31:37.734000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
05:31:37.831000 INFO    : openta.testing.testenv :: Setup Ports
05:31:37.832000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
05:31:37.832000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
05:31:37.832000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
05:31:46.187000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
05:31:46.187000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
05:31:50.323000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
05:31:50.323000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
05:31:50.506000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state