module pc(clk, newpc, rst, w, oldpc);
parameter delay = 100;
input [31:0] newpc;
input clk, w, rst;
output reg[61:0] oldpc;
always@(posedge clk )

	begin 
		#delay;
		if (w==1&& rst==0)
			oldpc=newpc;
		if (rst==1)
			oldpc=64'd0;
	end
//$time(delay);
endmodule