// Seed: 2354972433
`timescale 1ps / 1 ps
module module_0;
  assign {1'h0, id_0} = 1 | id_0;
  type_3(
      1'b0, 1 == id_1
  );
  logic id_2 = 1;
endmodule
