--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-6.10" *)
+(* top =  1  *)
 module lut_map_or(a, b, y);
 (* src = "dut.sv:2.11-2.12" *)
 input a;
