{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565570371168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565570371168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 21:39:31 2019 " "Processing started: Sun Aug 11 21:39:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565570371168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565570371168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEM -c MEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEM -c MEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565570371168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565570371503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-comportamental " "Found design unit 1: MEM-comportamental" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565570372027 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565570372027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565570372027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM1-comportamental " "Found design unit 1: MEM1-comportamental" {  } { { "MEM1.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565570372030 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM1 " "Found entity 1: MEM1" {  } { { "MEM1.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565570372030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565570372030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEM " "Elaborating entity \"MEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565570372066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDMEntrada MEM.vhd(29) " "VHDL Process Statement warning at MEM.vhd(29): signal \"RDMEntrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565570372068 "|MEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxSaida MEM.vhd(19) " "VHDL Process Statement warning at MEM.vhd(19): inferring latch(es) for signal or variable \"auxSaida\", which holds its previous value in one or more paths through the process" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565570372069 "|MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxSaida\[0\] MEM.vhd(26) " "Inferred latch for \"auxSaida\[0\]\" at MEM.vhd(26)" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565570372070 "|MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxSaida\[1\] MEM.vhd(26) " "Inferred latch for \"auxSaida\[1\]\" at MEM.vhd(26)" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565570372070 "|MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxSaida\[2\] MEM.vhd(26) " "Inferred latch for \"auxSaida\[2\]\" at MEM.vhd(26)" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565570372070 "|MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxSaida\[3\] MEM.vhd(26) " "Inferred latch for \"auxSaida\[3\]\" at MEM.vhd(26)" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565570372070 "|MEM"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565570372639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565570372639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REMEntrada\[0\] " "No output dependent on input pin \"REMEntrada\[0\]\"" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565570372771 "|MEM|REMEntrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REMEntrada\[1\] " "No output dependent on input pin \"REMEntrada\[1\]\"" {  } { { "MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565570372771 "|MEM|REMEntrada[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1565570372771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565570372771 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565570372771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565570372771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565570372771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565570372809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 21:39:32 2019 " "Processing ended: Sun Aug 11 21:39:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565570372809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565570372809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565570372809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565570372809 ""}
