Verilog code and testbench for RAM
