git clone --depth 1 --no-tags https://github.com/Charaan27/3_bit_flash_adc.git f:/verilog_sva_gh_scraper/data/full_repos/468009344
git clone --depth 1 --no-tags https://github.com/buchtawill/FPGA_game.git f:/verilog_sva_gh_scraper/data/full_repos/468034983
git clone --depth 1 --no-tags https://github.com/tinyynoob/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/465392204
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_UART.git f:/verilog_sva_gh_scraper/data/full_repos/468502834
git clone --depth 1 --no-tags https://github.com/shakilop/Nikita_APS.git f:/verilog_sva_gh_scraper/data/full_repos/467271815
git clone --depth 1 --no-tags https://github.com/MaxMorning/Yttrium.git f:/verilog_sva_gh_scraper/data/full_repos/464465822
git clone --depth 1 --no-tags https://github.com/KafleDikshya/DigitalLogicVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/461784304
git clone --depth 1 --no-tags https://github.com/BowmanChow/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/463744947
git clone --depth 1 --no-tags https://github.com/navaneethans/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/463769839
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/BCD.git f:/verilog_sva_gh_scraper/data/full_repos/461107065
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/464159288
git clone --depth 1 --no-tags https://github.com/Zmz03/verilog_uart.git f:/verilog_sva_gh_scraper/data/full_repos/455771532
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA-A2-Blinking.git f:/verilog_sva_gh_scraper/data/full_repos/456099881
git clone --depth 1 --no-tags https://github.com/TylerYChin/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/456390011
git clone --depth 1 --no-tags https://github.com/jayeffe/REAL-TIME-PROCESSING.git f:/verilog_sva_gh_scraper/data/full_repos/458167380
git clone --depth 1 --no-tags https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/456546886
git clone --depth 1 --no-tags https://github.com/Jamie1020/test.git f:/verilog_sva_gh_scraper/data/full_repos/458426127
git clone --depth 1 --no-tags https://github.com/Steven-Beller/CS385-Project.git f:/verilog_sva_gh_scraper/data/full_repos/457268935
git clone --depth 1 --no-tags https://github.com/xiaolinwu/dnn-accelerator-syn1.git f:/verilog_sva_gh_scraper/data/full_repos/459436765
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2007.git f:/verilog_sva_gh_scraper/data/full_repos/460339495
git clone --depth 1 --no-tags https://github.com/carelmen/vt_scan_debug.git f:/verilog_sva_gh_scraper/data/full_repos/462233202
git clone --depth 1 --no-tags https://github.com/PhanQuocLinh/Project_Keccak.git f:/verilog_sva_gh_scraper/data/full_repos/462537225
git clone --depth 1 --no-tags https://github.com/hakannsimsek/Microprocessor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/462187563
git clone --depth 1 --no-tags https://github.com/lakwsh/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/459571218
git clone --depth 1 --no-tags https://github.com/carlosmgv02/ECPrac1.git f:/verilog_sva_gh_scraper/data/full_repos/463121101
git clone --depth 1 --no-tags https://github.com/gavinwu001/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/465932303
git clone --depth 1 --no-tags https://github.com/mariacristina-s/VERILOG-Baggage-Drop.git f:/verilog_sva_gh_scraper/data/full_repos/465668898
git clone --depth 1 --no-tags https://github.com/WenWeiHsueh/icc_hsueh.git f:/verilog_sva_gh_scraper/data/full_repos/465144594
git clone --depth 1 --no-tags https://github.com/giumaug/verilog_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/466788755
git clone --depth 1 --no-tags https://github.com/stopaimme/Approxmult.git f:/verilog_sva_gh_scraper/data/full_repos/467849180
git clone --depth 1 --no-tags https://github.com/zien2017/MIPS_processor_and_Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/461100596
git clone --depth 1 --no-tags https://github.com/youssefalarnaouty/HDL_Testbenching.git f:/verilog_sva_gh_scraper/data/full_repos/456599945
git clone --depth 1 --no-tags https://github.com/TAKE72K/HDLPractice.git f:/verilog_sva_gh_scraper/data/full_repos/461676592
git clone --depth 1 --no-tags https://github.com/ioana-roxana-b/Baggage-drop.git f:/verilog_sva_gh_scraper/data/full_repos/464222769
git clone --depth 1 --no-tags https://github.com/ioana-roxana-b/Maze.git f:/verilog_sva_gh_scraper/data/full_repos/465447475
git clone --depth 1 --no-tags https://github.com/os-fpga/yosys-rs-plugin.git f:/verilog_sva_gh_scraper/data/full_repos/456651322
git clone --depth 1 --no-tags https://github.com/Zhenghong-C-LM/FPGA_lab.git f:/verilog_sva_gh_scraper/data/full_repos/458986136
git clone --depth 1 --no-tags https://github.com/921948156/jpeg_decode.git f:/verilog_sva_gh_scraper/data/full_repos/459611327
git clone --depth 1 --no-tags https://github.com/hank17168/2021_Fall_NTUST_Digital-System-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/461410580
git clone --depth 1 --no-tags https://github.com/SadiqJohn/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/461985241
git clone --depth 1 --no-tags https://github.com/apnatvar/FSM-MiniALU.git f:/verilog_sva_gh_scraper/data/full_repos/461569093
git clone --depth 1 --no-tags https://github.com/OmarAlHaj24/N-Bit-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/461893221
git clone --depth 1 --no-tags https://github.com/luminita02/Cortex-M0.git f:/verilog_sva_gh_scraper/data/full_repos/461862438
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Combinational-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/460664642
git clone --depth 1 --no-tags https://github.com/JacobLeeo/Mips32.git f:/verilog_sva_gh_scraper/data/full_repos/461114198
git clone --depth 1 --no-tags https://github.com/ronchen210402/2021_ICCAD_contest_P1.git f:/verilog_sva_gh_scraper/data/full_repos/455884547
git clone --depth 1 --no-tags https://github.com/zgw598243565/Order-Statistics-Filters.git f:/verilog_sva_gh_scraper/data/full_repos/456824115
git clone --depth 1 --no-tags https://github.com/hasinidilanka/Verilog_Helper.git f:/verilog_sva_gh_scraper/data/full_repos/456715008
git clone --depth 1 --no-tags https://github.com/spockman66/CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/457153095
git clone --depth 1 --no-tags https://github.com/edft56/custom_riscV_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/457035699
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_MIPS_MC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468511979
git clone --depth 1 --no-tags https://github.com/hohilwik/processor.git f:/verilog_sva_gh_scraper/data/full_repos/468256947
git clone --depth 1 --no-tags https://github.com/Mun3em74/Single-cycle-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/466442908
git clone --depth 1 --no-tags https://github.com/vvvverre/caravel_labs_search.git f:/verilog_sva_gh_scraper/data/full_repos/466874195
git clone --depth 1 --no-tags https://github.com/tgknyhn/MiniMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/458134463
git clone --depth 1 --no-tags https://github.com/darthajFox/synt_trial_task_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/458194387
git clone --depth 1 --no-tags https://github.com/Mohamed5620/mips-32bits.git f:/verilog_sva_gh_scraper/data/full_repos/458755768
git clone --depth 1 --no-tags https://github.com/Torney32/CALab3.git f:/verilog_sva_gh_scraper/data/full_repos/459827502
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2008.git f:/verilog_sva_gh_scraper/data/full_repos/460339843
git clone --depth 1 --no-tags https://github.com/rohitaswchoudhary/Verilog_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/464446461
git clone --depth 1 --no-tags https://github.com/Gabriel022/LFSR-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463435800
git clone --depth 1 --no-tags https://github.com/MohamedH-Adly/day-3-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/464625761
git clone --depth 1 --no-tags https://github.com/irisowo/CO.git f:/verilog_sva_gh_scraper/data/full_repos/464642225
git clone --depth 1 --no-tags https://github.com/Perinze/verilog-lib.git f:/verilog_sva_gh_scraper/data/full_repos/465619834
git clone --depth 1 --no-tags https://github.com/eneshasani1/SingleCycleDatapath_16bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/465464000
git clone --depth 1 --no-tags https://github.com/SachinRatnam/Traffic-Signal-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/464203699
git clone --depth 1 --no-tags https://github.com/visionvlsi/qpoint.git f:/verilog_sva_gh_scraper/data/full_repos/464065050
git clone --depth 1 --no-tags https://github.com/Rumali-Siddiqua/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/464167851
git clone --depth 1 --no-tags https://github.com/ashaki345/Barrel_Shifter_V.git f:/verilog_sva_gh_scraper/data/full_repos/463991062
git clone --depth 1 --no-tags https://github.com/sdh429856237/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/466789377
git clone --depth 1 --no-tags https://github.com/hugodiasg/mpw5_ask-modulator_impedance-transformer.git f:/verilog_sva_gh_scraper/data/full_repos/466775898
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Simple-IPod-I.git f:/verilog_sva_gh_scraper/data/full_repos/462992458
git clone --depth 1 --no-tags https://github.com/mahiru23/31cpu-dynamic.git f:/verilog_sva_gh_scraper/data/full_repos/462263012
git clone --depth 1 --no-tags https://github.com/BeityLuo/BUAA_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/461460247
git clone --depth 1 --no-tags https://github.com/WillyChennnn/B_ICC2016_preliminary_grad_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/461934969
git clone --depth 1 --no-tags https://github.com/jldzen/Gaea.git f:/verilog_sva_gh_scraper/data/full_repos/458424534
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest__univ_2010.git f:/verilog_sva_gh_scraper/data/full_repos/458521801
git clone --depth 1 --no-tags https://github.com/luoweiWHUT/wave_vga.git f:/verilog_sva_gh_scraper/data/full_repos/463598087
git clone --depth 1 --no-tags https://github.com/rileydturner/basys3-alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/463019740
git clone --depth 1 --no-tags https://github.com/ayushya323/binary_neural_network_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463750835
git clone --depth 1 --no-tags https://github.com/DjSPIT/basic-verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/463844204
git clone --depth 1 --no-tags https://github.com/DanielNasc/helloooooooooooooooooooooooooooo.git f:/verilog_sva_gh_scraper/data/full_repos/456727748
git clone --depth 1 --no-tags https://github.com/thedrippster/Lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/457212364
git clone --depth 1 --no-tags https://github.com/frankyfrank666/FPGA_7_Segment_Display.git f:/verilog_sva_gh_scraper/data/full_repos/458194456
git clone --depth 1 --no-tags https://github.com/Paul-31415/hera-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/458335634
git clone --depth 1 --no-tags https://github.com/PRASANNA-416/Assignements-EC340.git f:/verilog_sva_gh_scraper/data/full_repos/458709032
git clone --depth 1 --no-tags https://github.com/JerryAZR/FPGA-Robotics-Edu-2.git f:/verilog_sva_gh_scraper/data/full_repos/458935738
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipB.git f:/verilog_sva_gh_scraper/data/full_repos/458996853
git clone --depth 1 --no-tags https://github.com/arsnb12/Hardware-Descriptive-Language-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/458681822
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/window_comp_counter_mux_esim_ms.git f:/verilog_sva_gh_scraper/data/full_repos/468379187
git clone --depth 1 --no-tags https://github.com/LawrenceTN/STOPLIGHT-GAME.git f:/verilog_sva_gh_scraper/data/full_repos/468524479
git clone --depth 1 --no-tags https://github.com/alitariq4589/RV32I_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/456131131
git clone --depth 1 --no-tags https://github.com/zgw598243565/AverageFliter.git f:/verilog_sva_gh_scraper/data/full_repos/456818331
git clone --depth 1 --no-tags https://github.com/MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/468307360
git clone --depth 1 --no-tags https://github.com/Aymontsh/Synchronous-FIFO-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/460072030
git clone --depth 1 --no-tags https://github.com/CasKei/toying_with_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/460698546
git clone --depth 1 --no-tags https://github.com/peterwu-1031/ntuee-logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/464401878
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/465869836
git clone --depth 1 --no-tags https://github.com/oliviamatache/Verilog-Solving-a-Maze.git f:/verilog_sva_gh_scraper/data/full_repos/466447808
git clone --depth 1 --no-tags https://github.com/kimiasa/ReBNet.git f:/verilog_sva_gh_scraper/data/full_repos/464495116
