{"vcs1":{"timestamp_begin":1731980179.775722513, "rt":32.20, "ut":0.98, "st":0.26}}
{"vcselab":{"timestamp_begin":1731980212.076779021, "rt":11.33, "ut":0.28, "st":0.17}}
{"link":{"timestamp_begin":1731980223.484544984, "rt":0.41, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731980179.154879598}
{"VCS_COMP_START_TIME": 1731980179.154879598}
{"VCS_COMP_END_TIME": 1731980225.756082916}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 335364}}
{"stitch_vcselab": {"peak_mem": 231580}}
