Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  2 15:48:49 2022
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SistemaTesting_timing_summary_routed.rpt -pb SistemaTesting_timing_summary_routed.pb -rpx SistemaTesting_timing_summary_routed.rpx -warn_on_violation
| Design       : SistemaTesting
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.633        0.000                      0                  263        0.187        0.000                      0                  263        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.633        0.000                      0                  263        0.187        0.000                      0                  263        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 2.518ns (58.685%)  route 1.773ns (41.315%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  UO/cont/count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.532     9.291    UO/cont/data0[28]
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.307     9.598 r  UO/cont/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.598    UO/cont/count[28]_i_1_n_0
    SLICE_X8Y114         FDRE                                         r  UO/cont/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.503     9.925    UO/cont/CLK
    SLICE_X8Y114         FDRE                                         r  UO/cont/count_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.184    
                         clock uncertainty           -0.035    10.149    
    SLICE_X8Y114         FDRE (Setup_fdre_C_D)        0.082    10.231    UO/cont/count_reg[28]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 2.408ns (56.865%)  route 1.827ns (43.135%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.650 r  UO/cont/count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.586     9.236    UO/cont/data0[22]
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.306     9.542 r  UO/cont/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.542    UO/cont/count[22]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  UO/cont/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.503     9.925    UO/cont/CLK
    SLICE_X8Y113         FDRE                                         r  UO/cont/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.184    
                         clock uncertainty           -0.035    10.149    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.082    10.231    UO/cont/count_reg[22]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 2.527ns (59.392%)  route 1.728ns (40.608%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.561 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.561    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.780 r  UO/cont/count_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.487     9.267    UO/cont/data0[29]
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.295     9.562 r  UO/cont/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.562    UO/cont/count[29]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.581    10.003    UO/cont/CLK
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.032    10.276    UO/cont/count_reg[29]
  -------------------------------------------------------------------
                         required time                         10.276    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 2.410ns (56.835%)  route 1.830ns (43.165%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.663 r  UO/cont/count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.589     9.253    UO/cont/data0[25]
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.295     9.548 r  UO/cont/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.548    UO/cont/count[25]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  UO/cont/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.582    10.004    UO/cont/CLK
    SLICE_X7Y114         FDRE                                         r  UO/cont/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.280    
                         clock uncertainty           -0.035    10.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)        0.032    10.277    UO/cont/count_reg[25]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.401ns (56.781%)  route 1.828ns (43.219%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.642 r  UO/cont/count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.587     9.229    UO/cont/data0[24]
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.307     9.536 r  UO/cont/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.536    UO/cont/count[24]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  UO/cont/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.582    10.004    UO/cont/CLK
    SLICE_X7Y113         FDRE                                         r  UO/cont/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.280    
                         clock uncertainty           -0.035    10.245    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)        0.034    10.279    UO/cont/count_reg[24]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 2.642ns (62.506%)  route 1.585ns (37.494%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.561 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.561    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.884 r  UO/cont/count_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.344     9.228    UO/cont/data0[30]
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.306     9.534 r  UO/cont/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.534    UO/cont/count[30]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.581    10.003    UO/cont/CLK
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.034    10.278    UO/cont/count_reg[30]
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.319ns (55.933%)  route 1.827ns (44.067%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  UO/cont/count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.586     9.152    UO/cont/data0[23]
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.301     9.453 r  UO/cont/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.453    UO/cont/count[23]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  UO/cont/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.503     9.925    UO/cont/CLK
    SLICE_X8Y113         FDRE                                         r  UO/cont/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.184    
                         clock uncertainty           -0.035    10.149    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.084    10.233    UO/cont/count_reg[23]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 2.553ns (61.662%)  route 1.587ns (38.338%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.561 r  UO/cont/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.561    UO/cont/count_reg[28]_i_2_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.800 r  UO/cont/count_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.346     9.147    UO/cont/data0[31]
    SLICE_X7Y115         LUT6 (Prop_lut6_I3_O)        0.301     9.448 r  UO/cont/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.448    UO/cont/count[31]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.581    10.003    UO/cont/CLK
    SLICE_X7Y115         FDRE                                         r  UO/cont/count_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.035    10.279    UO/cont/count_reg[31]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 2.525ns (61.438%)  route 1.585ns (38.562%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  UO/cont/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.327    UO/cont/count_reg[20]_i_2_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  UO/cont/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    UO/cont/count_reg[24]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.767 r  UO/cont/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.344     9.111    UO/cont/data0[26]
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.306     9.417 r  UO/cont/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.417    UO/cont/count[26]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  UO/cont/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.582    10.004    UO/cont/CLK
    SLICE_X7Y114         FDRE                                         r  UO/cont/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.280    
                         clock uncertainty           -0.035    10.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)        0.034    10.279    UO/cont/count_reg[26]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 UC/UC/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.284ns (55.657%)  route 1.820ns (44.343%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.705     5.307    UC/UC/clock_in_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  UC/UC/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 f  UC/UC/reset_out_reg/Q
                         net (fo=78, routed)          0.713     6.439    UO/cont/reset_temp
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.297     6.736 r  UO/cont/count[4]_i_4/O
                         net (fo=1, routed)           0.528     7.264    UO/cont/count[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.859 r  UO/cont/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.859    UO/cont/count_reg[4]_i_2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  UO/cont/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.976    UO/cont/count_reg[8]_i_2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  UO/cont/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    UO/cont/count_reg[12]_i_2_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  UO/cont/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.210    UO/cont/count_reg[16]_i_2_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.525 r  UO/cont/count_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.579     9.104    UO/cont/data0[20]
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.307     9.411 r  UO/cont/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.411    UO/cont/count[20]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  UO/cont/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.582    10.004    UO/cont/CLK
    SLICE_X7Y113         FDRE                                         r  UO/cont/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.280    
                         clock uncertainty           -0.035    10.245    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)        0.032    10.277    UO/cont/count_reg[20]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UO/comp/value2_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/comp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    UO/comp/CLK
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UO/comp/value2_temp_reg[0]/Q
                         net (fo=1, routed)           0.108     1.765    UO/comp/value2_temp_reg_n_0_[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  UO/comp/comp0/O
                         net (fo=1, routed)           0.000     1.810    UO/comp/comp0__0
    SLICE_X3Y110         FDRE                                         r  UO/comp/comp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UO/comp/CLK
    SLICE_X3Y110         FDRE                                         r  UO/comp/comp_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091     1.622    UO/comp/comp_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UO/rom_input/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/value2_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    UO/rom_input/CLK
    SLICE_X5Y110         FDRE                                         r  UO/rom_input/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  UO/rom_input/DATA_reg[0]/Q
                         net (fo=3, routed)           0.151     1.807    UO/adder/F2/Q[0]
    SLICE_X3Y111         LUT4 (Prop_lut4_I3_O)        0.045     1.852 r  UO/adder/F2/carry_out/O
                         net (fo=1, routed)           0.000     1.852    UO/comp/D[2]
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UO/comp/CLK
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091     1.645    UO/comp/value2_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UO/rom_input/DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/value2_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.213ns (57.939%)  route 0.155ns (42.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    UO/rom_input/CLK
    SLICE_X6Y111         FDRE                                         r  UO/rom_input/DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  UO/rom_input/DATA_reg[1]/Q
                         net (fo=2, routed)           0.155     1.833    UO/rom_input/Q[1]
    SLICE_X3Y111         LUT4 (Prop_lut4_I3_O)        0.049     1.882 r  UO/rom_input/value2_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    UO/comp/D[1]
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UO/comp/CLK
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107     1.661    UO/comp/value2_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UC/BTN2/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/BTN2/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    UC/BTN2/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  UC/BTN2/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UC/BTN2/BTN_state_reg/Q
                         net (fo=4, routed)           0.126     1.783    UC/BTN2/BTN_state
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  UC/BTN2/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     1.828    UC/BTN2/BTN_state_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  UC/BTN2/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UC/BTN2/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  UC/BTN2/BTN_state_reg/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091     1.606    UC/BTN2/BTN_state_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UO/rom_out/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/value1_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.979%)  route 0.139ns (52.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    UO/rom_out/CLK
    SLICE_X5Y110         FDRE                                         r  UO/rom_out/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  UO/rom_out/DATA_reg[2]/Q
                         net (fo=1, routed)           0.139     1.781    UO/comp/Q[2]
    SLICE_X6Y110         FDRE                                         r  UO/comp/value1_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    UO/comp/CLK
    SLICE_X6Y110         FDRE                                         r  UO/comp/value1_temp_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.029     1.559    UO/comp/value1_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UO/cont/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/cont/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.188ns (51.035%)  route 0.180ns (48.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 7.031 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     6.514    UO/cont/CLK
    SLICE_X7Y111         FDRE                                         r  UO/cont/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.146     6.660 r  UO/cont/count_reg[0]/Q
                         net (fo=11, routed)          0.180     6.841    UC/UC/Q[0]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.042     6.883 r  UC/UC/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.883    UO/cont/count_reg[0]_1[0]
    SLICE_X7Y111         FDRE                                         r  UO/cont/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock_in (IN)
                         net (fo=0)                   0.000     5.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     7.031    UO/cont/CLK
    SLICE_X7Y111         FDRE                                         r  UO/cont/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.514    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.112     6.626    UO/cont/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.626    
                         arrival time                           6.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UO/rom_input/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/comp/value2_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.649%)  route 0.204ns (52.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    UO/rom_input/CLK
    SLICE_X5Y110         FDRE                                         r  UO/rom_input/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  UO/rom_input/DATA_reg[0]/Q
                         net (fo=3, routed)           0.204     1.860    UO/rom_input/Q[0]
    SLICE_X3Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  UO/rom_input/value2_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    UO/comp/D[0]
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UO/comp/CLK
    SLICE_X3Y111         FDRE                                         r  UO/comp/value2_temp_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.646    UO/comp/value2_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UC/BTN1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/BTN1/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.594     1.513    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  UC/BTN1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  UC/BTN1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.803    UC/BTN1/sel0[31]
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  UC/BTN1/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.913    UC/BTN1/count0_carry__6_n_5
    SLICE_X2Y115         FDRE                                         r  UC/BTN1/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.865     2.030    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  UC/BTN1/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.134     1.647    UC/BTN1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UC/BTN1/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/BTN1/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  UC/BTN1/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  UC/BTN1/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.806    UC/BTN1/sel0[3]
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  UC/BTN1/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.916    UC/BTN1/count0_carry_n_5
    SLICE_X2Y108         FDRE                                         r  UC/BTN1/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.870     2.035    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  UC/BTN1/deb.count_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.134     1.650    UC/BTN1/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UC/BTN1/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/BTN1/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  UC/BTN1/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  UC/BTN1/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.805    UC/BTN1/sel0[11]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  UC/BTN1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.915    UC/BTN1/count0_carry__1_n_5
    SLICE_X2Y110         FDRE                                         r  UC/BTN1/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    UC/BTN1/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  UC/BTN1/deb.count_reg[11]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.649    UC/BTN1/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    UC/BTN1/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    UC/BTN1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    UC/BTN1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    UC/BTN1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    UC/BTN1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    UC/BTN1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    UC/BTN1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108    UC/BTN1/deb.count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    UC/BTN1/deb.count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    UC/BTN1/deb.count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    UC/BTN1/deb.count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    UC/BTN1/deb.count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    UC/BTN1/deb.count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    UC/BTN1/deb.count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    UC/BTN1/deb.count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    UC/BTN1/deb.count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    UC/BTN1/deb.count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    UC/BTN2/deb.count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    UC/BTN2/deb.count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    UC/BTN1/deb.count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    UC/BTN2/deb.count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    UO/cont/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    UO/cont/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    UO/cont/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    UO/cont/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    UO/cont/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    UO/cont/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    UO/cont/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    UO/cont/count_reg[27]/C



