create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list DNCDAQ_subsys_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 48 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[0]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[1]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[2]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[3]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[4]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[5]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[6]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[7]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[8]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[9]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[10]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[11]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[12]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[13]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[14]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[15]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[16]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[17]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[18]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[19]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[20]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[21]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[22]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[23]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[24]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[25]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[26]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[27]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[28]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[29]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[30]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[31]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[32]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[33]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[34]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[35]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[36]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[37]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[38]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[39]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[40]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[41]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[42]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[43]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[44]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[45]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[46]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/shift_data[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[0]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[1]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[2]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[3]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[4]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[5]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[6]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[7]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[8]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[9]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[10]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[11]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[12]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[13]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[14]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[15]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[16]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[17]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[18]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[19]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[20]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[21]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[22]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[23]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[24]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[25]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[26]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[27]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[28]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[29]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[30]} {DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/dout]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/drdy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/external_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list DNCDAQ_subsys_i/ads1675_top/inst/the_ads1675_source_32M_sample_rate_2M_Inst/m_axis_tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
