Return-Path: <devicetree+bounces-310702-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id /e7UA26oK2o2BgQAu9opvQ
	(envelope-from <devicetree+bounces-310702-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 12 Jun 2026 08:34:22 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 7A50B676F34
	for <lists+devicetree@lfdr.de>; Fri, 12 Jun 2026 08:34:21 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=Nvidia.com header.s=selector2 header.b=p6IIeIiK;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-310702-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c04:e001:36c::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-310702-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=nvidia.com;
	arc=reject ("cv is fail on i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 7419F3038D37
	for <lists+devicetree@lfdr.de>; Fri, 12 Jun 2026 06:34:15 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 1B85C3D8100;
	Fri, 12 Jun 2026 06:34:15 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010059.outbound.protection.outlook.com [40.93.198.59])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id AF81D3D7D80;
	Fri, 12 Jun 2026 06:34:13 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1781246055; cv=fail; b=KXWa475zDeIYQlFC6inwdqPa5/VOcIrI/cO9xORLnUgJbvQe/gVreRb6SQqOtac85sJeIveeXTAmvJ8LIrkL71HQKCam9BO/hHWPJNNb9omzC0fBA+asb3TmUBYFGXCqfFWWGMXgRYtzTEh/yU1qqnkwOxUxjG5voj+jeukSbiM=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1781246055; c=relaxed/simple;
	bh=ICTGLdyiqmwKPUfH0vqrSqcpVCraGVcP8YW3zIzikI0=;
	h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To:
	 To:Cc:MIME-Version; b=JjaJ229zmd6cTqQ6/XWtgURiPeIrMrgeu8cXoEbi/DhwZr1n6Fk12RqBW2IulNuArpt3qt54Jz2TdKHFZzDht5iChWHWcsVyGZYOcMF0uP8AjIutp277bLwDx58Y3XJMUKvptUTfN7qFm7hgODPFnMF1pvbnu8sJl7vd9Z8Pwq8=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=p6IIeIiK; arc=fail smtp.client-ip=40.93.198.59
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=tMGbWzaxxzkOT85u4XTyPi9TWA5vOPl0h6u/soEwNZNELqGUxLv3dAOG+jOQ72qu8u/iGy70Ktk45KJIC8/BLAM8gUia7aYDumREs/K0XR/8J7pWSTKfKTS6z1ZZWqwF8UXd965PqIBAZLnCVGUtnzutS5LXohQY4FspHxQkpeDURam5Olp5Kk5iYdGLQCt06bCnCvyhzHJQiwBvdJvW71A7gk+rPORCzAyfwGwIol2hsA8YrAGEA70WNcO8BQe13jYhpiLo3bm7WwpdpK8ECzAN3iGMNr0DLrZ7zCCxSUnExuOKgjQBjYLQ2mZ1n4jBPv/RTeN5luWEqioSAKBK3Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=ymUZrYfSjvrlL5OogdzOq8mOP2t71G9cn2W+itZmkCY=;
 b=ZJt9dezVaxEVO+D8QYRKQpU/rdPqgpdjuUa9eab934ebkOjhtPLk6wlcmMAy0DzbHIOCLo6ue6udQigdpkVm8Ed/Yv7sTYOlKId+hCfofIwQuhVkZry60LDk8UGv11S3HOZwVG5HUkxXYNmY0zNb7kwCqcMgP/0mgdAymTNOn/lN5QREROW0HI9NiHahDOQOVq5q2SO/r5am5EwVt2HVP9+yI1r+FgaFE3OKxXEbc0r9Tx6JHEsBxKZ1qR3vUNg8MrITslS/Fbx46IuJPVlnDO0+1z22JFxF8OaiIpZ9b4zVSTz08LKnakc08cxV5rQuKKcoVpoCaU202HiZfeQn1A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=ymUZrYfSjvrlL5OogdzOq8mOP2t71G9cn2W+itZmkCY=;
 b=p6IIeIiKzM9whXeAD8bASwrhgtdx4n6Vowom5depauVsfFw6YAXERfOaOhoPP3WI2lJIWIR6nJb50gFuT9ATUjjdUNWyVsqJ1QpQ/1cqfoY6+q/2FNwHi4bQieKCEzVbDAxVmrl0WHxkTl7cSPUBq4+WtPfWpQOKU8kOICE8DYQeGWl2YrbztvxbyF72FoTqEWooqcQ9ll2OR29+tbpKccT4PsX4uR4XJ1j9KGvAw/47sV5pRclotLt84ASHTxWtaAlCcHfnm4gZq22mD/wm5bYA9dAn7X8jvYSMe+89jhHSQzE19w2IbGgus5wmJ1DoohkyN+ofxlfha79MLaTRNA==
Received: from SJ2PR12MB9161.namprd12.prod.outlook.com (2603:10b6:a03:566::20)
 by MW4PR12MB5628.namprd12.prod.outlook.com (2603:10b6:303:185::5) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.113.13; Fri, 12 Jun
 2026 06:34:10 +0000
Received: from SJ2PR12MB9161.namprd12.prod.outlook.com
 ([fe80::d9d1:8c49:a703:b017]) by SJ2PR12MB9161.namprd12.prod.outlook.com
 ([fe80::d9d1:8c49:a703:b017%6]) with mapi id 15.21.0113.013; Fri, 12 Jun 2026
 06:34:10 +0000
From: Mikko Perttunen <mperttunen@nvidia.com>
Date: Fri, 12 Jun 2026 15:32:35 +0900
Subject: [PATCH 7/7] arm64: tegra: Add Host1x and VIC on Tegra264
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260612-t264-host1x-v1-7-8d934987de67@nvidia.com>
References: <20260612-t264-host1x-v1-0-8d934987de67@nvidia.com>
In-Reply-To: <20260612-t264-host1x-v1-0-8d934987de67@nvidia.com>
To: Thierry Reding <thierry.reding@kernel.org>, 
 Jonathan Hunter <jonathanh@nvidia.com>, David Airlie <airlied@gmail.com>, 
 Simona Vetter <simona@ffwll.ch>, 
 Maarten Lankhorst <maarten.lankhorst@linux.intel.com>, 
 Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>, 
 Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>
Cc: linux-tegra@vger.kernel.org, dri-devel@lists.freedesktop.org, 
 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, 
 Mikko Perttunen <mperttunen@nvidia.com>
X-Mailer: b4 0.16-dev
X-ClientProxiedBy: TY4P301CA0099.JPNP301.PROD.OUTLOOK.COM
 (2603:1096:405:37b::15) To SJ2PR12MB9161.namprd12.prod.outlook.com
 (2603:10b6:a03:566::20)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SJ2PR12MB9161:EE_|MW4PR12MB5628:EE_
X-MS-Office365-Filtering-Correlation-Id: cd6a2908-669a-4e4e-699d-08dec84c9c5b
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|1800799024|23010399003|7416014|10070799003|376014|366016|11063799006|56012099006|18002099003|22082099003|921020;
X-Microsoft-Antispam-Message-Info:
	dSzxj2I6GHEHIAkbqGJoROPexyQG5gW3soICragBiZ7NOdw3BNc1t7h44xBrGTKhyM8DSp/tt4CRSDGE8328oL7AOzM+X+kRChXeJn5aTyJ8iSGeDvC5o0NfH44Pd1FyoIcsadow3f9ESpPIgGKXgwAQipsi3Rpa0TUeYmBabSXmdLSB3wsNoPTOYzNmOlf+nq2HoiRUSACu+Oxh5kQe447cdP4eXe6/ychS4HEFQAqdu9CnRQig6DezLaNAZmVXBi47U/vX+Myp0HWYlB9nxGnwMi6wN34cJlvWM0dfSWtXuZbo885YT+yUZGZawiD0pRbvDY3M91w6YgCyA1RNzZgYfcL9+ZM7U9yA6vXDSTZHGa2fIpTUZNgw5y6XtIu3jH7Z+PphhfoBwTPZukQsxaC4KKz9vjli3sDTYkydlp8PIzolaOLd/k7zSrg3eGJ8vqTyu5CkH0tX1SPkSLPeiqPTzl5zMF97BGBVnGdiN5BKN+UqXkaPj4GkbAIS43b2xKqChY1SlEDJy6KlT6ZOAbNsH4u/hshtGKX2yhoOhzR1ZZ91WA3MgEzIYhEm9c5DHp13t7cD+vs4o02FYx08+nCwN1jJ3kFIF3mREhaA/peTd1+YlLmKRp7cxXfTpddPWIZH6kxnF+JMNXZj45JJwYz6sXBwv6LgNfM7JC4HAIb2GOd9IV+ryKgxdsD82uossvqeNWkWGlJoadsoB0YcDWISO+41Ru6cVa5D4+wDLr8=
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR12MB9161.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(23010399003)(7416014)(10070799003)(376014)(366016)(11063799006)(56012099006)(18002099003)(22082099003)(921020);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 2
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?dC91R3k5NjdISDh5c0IzbjZ5V0FMek14Q2d4UHlLS2Z1VHJiaHE1L3doaTEr?=
 =?utf-8?B?RWhuN2RLOWdJL0k1YXZQYnBWS3VmRHN3R1ZSbEpzbHBmaEhmcU9leXUrSXVV?=
 =?utf-8?B?U2h1YXVXMStpRFJPV3QrL0ZDQkJrazBKK0tEWDJWMkJPVFhwbVRvVkJOZ1oz?=
 =?utf-8?B?YXZESW5MUFJkTjV0OWpKYUlXckFkNTRFN1pFQTZXR2I1eTNWVE02RUpZYjc4?=
 =?utf-8?B?aWQ0bFRoUUlXL1NjcG42T3VpUDFqdUhaNHFnZVpvRmlid21abGRmTHJkRnpQ?=
 =?utf-8?B?MVQraFg3YzhHemQwcHBOaWFhUllNcnUvRUlvcTh0WWt5NlV3Zkw3eG1KSWZn?=
 =?utf-8?B?ekJ4TWJlNVBaZHNYeW9TWE5XL3EvUFRCQmJVRUkxN09rcG9HSkZBT0FOb2pL?=
 =?utf-8?B?aXNjbTB2ZUxTTW5QY1dWeGptZDZURXRETzA1R3dXaVE4MFFOZDdzbm1OUFdj?=
 =?utf-8?B?bHlrc2lOOXRhanBma3BvUEdPWG9LQUNTbmx3VndkdCtuYkI2Q0J2ZjQzaHpz?=
 =?utf-8?B?WERmMVl6RHllVmdNTzVXT2VFNVdmOVBVU1E0RE5hQ0VqV3pGZHFVVGVIR2xr?=
 =?utf-8?B?d2lmTVpSWnhCY0lXZndOWS82cUZYOHBPQTlvQysvQU5GaCsvLzJSQy96aW1m?=
 =?utf-8?B?RjdWaDlKRWhxdzN0RFlEME96dk53RGw4TVh2YjBWMWg5Tm1NNXVtNi9WRzZQ?=
 =?utf-8?B?blp6R3ppUmh1L1pEZDU3eEJKQU5NdzNQRVR5TDRCaVFxaVc3WC9KUlp2L3Jx?=
 =?utf-8?B?YmY5NWQyZWZ0QWs1emc5TnZDMUIvTVduREtjWFNpNnJkaUt1S2RtSWRLazc0?=
 =?utf-8?B?aVFBSXkwMWpyV1FGTklLekRqRjlJeUFuejVsdGoyRHk3RjI4dlE3Wkc4M1VM?=
 =?utf-8?B?V1U5QWlnWmtxVHZlb0g4a0tpbGJCZ25jaEJxTmQxdC9JU2Z1S05oQjY1UHBW?=
 =?utf-8?B?MHZ6RVZuVnFhWHZvWmRrN1I2blY2RS9JbWp2Z1F0TFk5TDBTaE5MTmNsbEdJ?=
 =?utf-8?B?bGtSeEpmS1NEdFpmMkREZXVJUzY2dHpvWUVEMS82a2k2NVhNVFl3aXdhZThq?=
 =?utf-8?B?aWdtNm8xSmVjbGY4YmJjbzNOSGNrOUdRM0RtMEhhZHJ4MTJsb3BVcVNVQUZR?=
 =?utf-8?B?S29Rd2QwVXE4QkFRdTRpcG1HcTFydlNHcngveGV2NjdoVGp2NlRrRG1BTVZl?=
 =?utf-8?B?UFgvQm1GTlNBdXZocko4c3JmdjNjZ2pTYyticVFrb3BPUDMyOXhNeVBaQWNH?=
 =?utf-8?B?djJsVkNRRXB3eEZsWURPRGZ6SlNEdmN1aTBhb1ErcUJoS3NPa0dZMTVKWlBJ?=
 =?utf-8?B?WlBtNlgvNXp1OFYycUNZbHNPbllaUXJNN21JcFlKMVZ5RE1DY3RHZHdSU2lP?=
 =?utf-8?B?dDQ5Y3d2YmNob2c4b05MMWlQclNaNy90LzBQNGtrcHBHcnRXWlQwV0R0QWhT?=
 =?utf-8?B?V1owdU42YWJBcXdsWTcydlkwVlpGZS9mL04xVW1HTjZ1SytpMll2cEJCVWJM?=
 =?utf-8?B?b25qUkh1ZGJaZG9CWEJYTVpUK0dZaVAybHNyQUNMWGNjQ3d0ZUx0YnpVN1FR?=
 =?utf-8?B?ajJCQUU0djZkWWlGZ25mNlVhMG9VSDdTS1Z2ZWRNN0VxNlRCMFVBak9RR3JC?=
 =?utf-8?B?OVY2aXZpWmhnR3UvK2pkZ3R3VkFEbWZsT1BkRFZlVzRpR2dmbGpFTDk2NEhE?=
 =?utf-8?B?MU5CVjQ3NVl0eUk1ZHhrRHkxeTJaaVVJYTZZZW5VbXBpb0pidTNVQS9jMitS?=
 =?utf-8?B?UENqOUl3aTZlS3RFbXpnOE9qZWphaDZsSGw1ODhaQmJJTDdyeFR0SzBRdU5m?=
 =?utf-8?B?OEE3TEh2cWFQNGtnWXAvWnFob0d0aUdPOW1uTXppSi91N1A0Z1lROWRtbmdv?=
 =?utf-8?B?UjlycDNJMEhIeG9yUGZYejIzeVRYTjNBSU85a2EraFN5U1R3T0xQWkdHbjNH?=
 =?utf-8?B?MGQ1YURvSk83Y2c3VWYwb043NHJjcmlhbEc4a0RKZXAza2JtclE5NlVwSEli?=
 =?utf-8?B?azZqR0tROFVYTWFTTU1oQmFKYXFrSlk5amYrbVJ3YUxFdVRFaHhuYU1yVHF6?=
 =?utf-8?B?SG9hSHRDVk5LekZRMDlESnpWaUFUcTg3SkdKWGFCT1UyMzJOUXIwVG1yeXBa?=
 =?utf-8?B?K2M4YlhOakh5Nk9hcDl4V2JoR1I0Qk1LQkUyeUZRd0ZMTUxzU241MEplTURs?=
 =?utf-8?B?SThDTXVhYW9TbDVxUXVmN1RCUnJEMW1aanZRS1dpWnlsaGg1UStuOUhHMXFS?=
 =?utf-8?B?NlF5TTljV0tjbjRFMGluMWZmcktRUDNydUtpblZiUEhsRnpxazM0RGtnMlpj?=
 =?utf-8?B?TnZDS2tFVG42bGhrcjhHUXNJUlY2TEFSbFYxVjlEczQzcXl2aElUem1yQWsz?=
 =?utf-8?Q?rPex8gGerohyfAMidig0uXAtyHvY2KoWbji7f4Cff4wax?=
X-MS-Exchange-AntiSpam-MessageData-1: kdiZ9/rrXQGg4A==
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cd6a2908-669a-4e4e-699d-08dec84c9c5b
X-MS-Exchange-CrossTenant-AuthSource: SJ2PR12MB9161.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jun 2026 06:34:10.1223
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: oDhhx6czvx3NEh3l8Ia42YvYze7kY84BRxGczNHXV9vNDhTxrrcVFDgdclKbSL7iOiKef5Q0/rnZ+ZMQHXFMPQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR12MB5628
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-5.66 / 15.00];
	WHITELIST_DMARC(-7.00)[nvidia.com:D:+];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-310702-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FREEMAIL_TO(0.00)[kernel.org,nvidia.com,gmail.com,ffwll.ch,linux.intel.com,suse.de];
	FORGED_SENDER(0.00)[mperttunen@nvidia.com,devicetree@vger.kernel.org];
	RCPT_COUNT_TWELVE(0.00)[15];
	FORGED_RECIPIENTS(0.00)[m:thierry.reding@kernel.org,m:jonathanh@nvidia.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:maarten.lankhorst@linux.intel.com,m:mripard@kernel.org,m:tzimmermann@suse.de,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:linux-tegra@vger.kernel.org,m:dri-devel@lists.freedesktop.org,m:devicetree@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:mperttunen@nvidia.com,m:krzk@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[mperttunen@nvidia.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	ALIAS_RESOLVED(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[Nvidia.com:dkim,tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo,vger.kernel.org:from_smtp,nvidia.com:email,nvidia.com:mid,nvidia.com:from_mime]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 7A50B676F34

Tegra264 has a host1x instance with a VIC (video image compositor).
Other multimedia engines have moved outside host1x. Stream IDs are
now namespaced by device rather than being defined globally --
however, the only engine we have using context isolation is VIC so
we only define VIC's range of context devices.

Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra264.dtsi | 63 ++++++++++++++++++++++++++++++++
 1 file changed, 63 insertions(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi
index 06d8357bdf52..fc398975a830 100644
--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi
@@ -3807,6 +3807,69 @@ its: msi-controller@40000 {
 		};
 	};
 
+	/* VISION MMIO */
+	bus@8180000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		ranges = <0x000 0x00000000 0x81 0x80000000 0x00 0x10000000>, /* MMIO (256 MiB) */
+			 <0x100 0x00000000 0x00 0x20000000 0x00 0x40000000>, /* non-prefetchable memory (32-bit) */
+			 <0x200 0x00000000 0xa8 0x80000000 0x57 0x80000000>; /* I/O, ECAM, prefetchable memory (64-bit) */
+
+		host1x@1200000 {
+			compatible = "nvidia,tegra264-host1x";
+			reg = <0x0 0x1200000 0x0 0x10000>,
+			      <0x0 0x1210000 0x0 0x10000>,
+			      <0x0 0x1240000 0x0 0x10000>;
+			reg-names = "common", "hypervisor", "vm";
+			interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "syncpt0", "syncpt1", "syncpt2", "syncpt3", "syncpt4",
+					  "syncpt5", "syncpt6", "syncpt7", "host1x";
+			clocks = <&bpmp TEGRA264_CLK_HOST1X>;
+			clock-names = "host1x";
+
+			#address-cells = <2>;
+			#size-cells = <2>;
+
+			ranges = <0x000 0x00000000 0x00 0x08000000 0x00 0x01000000>,
+				 <0x000 0x02800000 0x00 0x0a800000 0x00 0x00800000>;
+
+			interconnects = <&mc TEGRA264_MEMORY_CLIENT_HOST1XR &emc>;
+			interconnect-names = "dma-mem";
+			iommus = <&smmu1 TEGRA264_SID_HOST1X>;
+			dma-coherent;
+
+			/* Context isolation domains */
+			iommu-map = <0 &smmu1 (TEGRA264_SID_VIC + 1) 16>;
+
+			vic@50000 {
+				compatible = "nvidia,tegra264-vic";
+				reg = <0x0 0x50000 0x0 0x40000>;
+				interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&bpmp TEGRA264_CLK_VIC>;
+				clock-names = "vic";
+				resets = <&bpmp TEGRA264_RESET_VIC>;
+				reset-names = "vic";
+				power-domains = <&bpmp TEGRA264_POWER_DOMAIN_VIC>;
+				interconnects = <&mc TEGRA264_MEMORY_CLIENT_VICR &emc>,
+						<&mc TEGRA264_MEMORY_CLIENT_VICW &emc>;
+				interconnect-names = "dma-mem", "write";
+
+				iommus = <&smmu1 TEGRA264_SID_VIC>;
+				dma-coherent;
+			};
+		};
+	};
+
 	/* DISP_USB MMIO */
 	bus@8800000000 {
 		compatible = "simple-bus";

-- 
2.53.0


