Analysis & Synthesis report for SSRAM_to_hRAM
Wed Oct 11 11:55:31 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU|present_state
  9. State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU|present_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:up_address
 14. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:low_address
 15. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0
 16. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1
 17. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2
 18. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:CA_mux
 19. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt
 20. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:datain
 21. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|mux_2to1:dqmux
 22. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf
 23. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout
 24. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout
 25. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|mux_2to1:outmux
 26. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:burstcnt
 27. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin
 28. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin
 29. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter
 30. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11
 31. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10
 32. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01
 33. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00
 34. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|mux_4to1:datamux
 35. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout
 36. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen
 37. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter
 38. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp
 39. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter
 40. Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout_pipe
 41. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter"
 42. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:10:chain_tff"
 43. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:9:chain_tff"
 44. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:8:chain_tff"
 45. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:7:chain_tff"
 46. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:6:chain_tff"
 47. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:5:chain_tff"
 48. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:4:chain_tff"
 49. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:3:chain_tff"
 50. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:2:chain_tff"
 51. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:1:chain_tff"
 52. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:entry_tff"
 53. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter"
 54. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen"
 55. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout"
 56. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00"
 57. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01"
 58. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10"
 59. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11"
 60. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:\g1:1:chain_tff"
 61. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:entry_tff"
 62. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:rwds_tracker"
 63. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:dpd_req_tracker"
 64. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:op_tracker"
 65. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|sr_flipflop:dpd_tracker"
 66. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|gater:CK_gater|d_flipflop:antiglitch"
 67. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin"
 68. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin"
 69. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:burstcnt"
 70. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout"
 71. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout"
 72. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:datain"
 73. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:13:chain_tff"
 74. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:12:chain_tff"
 75. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:11:chain_tff"
 76. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:10:chain_tff"
 77. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:9:chain_tff"
 78. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:8:chain_tff"
 79. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:7:chain_tff"
 80. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:6:chain_tff"
 81. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:5:chain_tff"
 82. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:4:chain_tff"
 83. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:3:chain_tff"
 84. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:2:chain_tff"
 85. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:1:chain_tff"
 86. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:entry_tff"
 87. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt"
 88. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:CA_mux"
 89. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2"
 90. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1"
 91. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0"
 92. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA"
 93. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:low_address"
 94. Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:up_address"
 95. Post-Synthesis Netlist Statistics for Top Partition
 96. Elapsed Time Per Partition
 97. Analysis & Synthesis Messages
 98. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 11 11:55:31 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; SSRAM_to_hRAM                                  ;
; Top-level Entity Name              ; SSRAM_to_hRAM                                  ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 384                                            ;
;     Total combinational functions  ; 217                                            ;
;     Dedicated logic registers      ; 286                                            ;
; Total registers                    ; 286                                            ;
; Total pins                         ; 9                                              ;
; Total virtual pins                 ; 90                                             ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YE144C8G    ;                    ;
; Top-level entity name                                            ; SSRAM_to_hRAM      ; SSRAM_to_hRAM      ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------+
; src/tristate_buffer.vhd          ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd  ;         ;
; src/unpacker_48.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd      ;         ;
; src/unpacker_16.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd      ;         ;
; src/timer_14bit.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd      ;         ;
; src/t_flip_flop.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/t_flip_flop.vhd      ;         ;
; src/synchronizer_EU.vhd          ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd  ;         ;
; src/synchronizer_CU.vhd          ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_CU.vhd  ;         ;
; src/synchronizer.vhd             ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd     ;         ;
; src/SSRAM_to_hRAM_EU.vhd         ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd ;         ;
; src/SSRAM_to_hRAM_CU.vhd         ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_CU.vhd ;         ;
; src/SSRAM_to_hRAM.vhd            ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd    ;         ;
; src/sr_flipflop.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/sr_flipflop.vhd      ;         ;
; src/reg_negedge.vhd              ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg_negedge.vhd      ;         ;
; src/reg.vhd                      ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg.vhd              ;         ;
; src/packer.vhd                   ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd           ;         ;
; src/mux_4to1.vhd                 ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_4to1.vhd         ;         ;
; src/mux_2to1.vhd                 ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_2to1.vhd         ;         ;
; src/gater.vhd                    ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd            ;         ;
; src/decoder_2bit.vhd             ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/decoder_2bit.vhd     ;         ;
; src/d_flipflop.vhd               ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/d_flipflop.vhd       ;         ;
; src/counter_Nbit.vhd             ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd     ;         ;
; src/comparator_Nbit.vhd          ; yes             ; User VHDL File  ; /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/comparator_Nbit.vhd  ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 384       ;
;                                             ;           ;
; Total combinational functions               ; 217       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 139       ;
;     -- 3 input functions                    ; 40        ;
;     -- <=2 input functions                  ; 38        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 217       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 286       ;
;     -- Dedicated logic registers            ; 286       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 90        ;
; I/O pins                                    ; 9         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 201       ;
; Total fan-out                               ; 1630      ;
; Average fan-out                             ; 2.63      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Entity Name      ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |SSRAM_to_hRAM                                ; 217 (0)             ; 286 (0)                   ; 0           ; 0            ; 0       ; 0         ; 9    ; 90           ; |SSRAM_to_hRAM                                                                                                                    ; SSRAM_to_hRAM    ; work         ;
;    |SSRAM_to_hRAM_CU:CU|                      ; 52 (52)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU                                                                                                ; SSRAM_to_hRAM_CU ; work         ;
;    |SSRAM_to_hRAM_EU:EU|                      ; 165 (1)             ; 255 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU                                                                                                ; SSRAM_to_hRAM_EU ; work         ;
;       |d_flipflop:dpd_req_tracker|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:dpd_req_tracker                                                                     ; d_flipflop       ; work         ;
;       |d_flipflop:op_tracker|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:op_tracker                                                                          ; d_flipflop       ; work         ;
;       |d_flipflop:rwds_tracker|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:rwds_tracker                                                                        ; d_flipflop       ; work         ;
;       |gater:CK_gater|                        ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|gater:CK_gater                                                                                 ; gater            ; work         ;
;          |d_flipflop:antiglitch|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|gater:CK_gater|d_flipflop:antiglitch                                                           ; d_flipflop       ; work         ;
;       |mux_2to1:dqmux|                        ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|mux_2to1:dqmux                                                                                 ; mux_2to1         ; work         ;
;       |packer:readdata|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata                                                                                ; packer           ; work         ;
;          |reg:msbin|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin                                                                      ; reg              ; work         ;
;          |reg_negedge:lsbin|                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin                                                              ; reg_negedge      ; work         ;
;       |reg:burstcnt|                          ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:burstcnt                                                                                   ; reg              ; work         ;
;       |reg:datain|                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:datain                                                                                     ; reg              ; work         ;
;       |reg:low_address|                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:low_address                                                                                ; reg              ; work         ;
;       |reg:up_address|                        ; 0 (0)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:up_address                                                                                 ; reg              ; work         ;
;       |sr_flipflop:dpd_tracker|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|sr_flipflop:dpd_tracker                                                                        ; sr_flipflop      ; work         ;
;       |synchronizer:snc|                      ; 92 (0)              ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc                                                                               ; synchronizer     ; work         ;
;          |synchronizer_CU:CU|                 ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU                                                            ; synchronizer_CU  ; work         ;
;          |synchronizer_EU:EU|                 ; 80 (1)              ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU                                                            ; synchronizer_EU  ; work         ;
;             |comparator_Nbit:burstlen_cmp|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp                               ; comparator_Nbit  ; work         ;
;             |counter_Nbit:burstlen_counter|   ; 15 (3)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter                              ; counter_Nbit     ; work         ;
;                |t_flip_flop:\g1:10:chain_tff| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:10:chain_tff ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:2:chain_tff|  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:2:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:3:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:3:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:4:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:4:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:5:chain_tff|  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:5:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:6:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:6:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:7:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:7:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:8:chain_tff|  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:8:chain_tff  ; t_flip_flop      ; work         ;
;                |t_flip_flop:\g1:9:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:9:chain_tff  ; t_flip_flop      ; work         ;
;             |counter_Nbit:code_counter|       ; 3 (1)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter                                  ; counter_Nbit     ; work         ;
;                |t_flip_flop:\g1:1:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:\g1:1:chain_tff      ; t_flip_flop      ; work         ;
;                |t_flip_flop:entry_tff|        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:entry_tff            ; t_flip_flop      ; work         ;
;             |counter_Nbit:data_counter|       ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter                                  ; counter_Nbit     ; work         ;
;                |t_flip_flop:\g1:1:chain_tff|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:\g1:1:chain_tff      ; t_flip_flop      ; work         ;
;                |t_flip_flop:entry_tff|        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:entry_tff            ; t_flip_flop      ; work         ;
;             |d_flipflop:busy_pipe|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|d_flipflop:busy_pipe                                       ; d_flipflop       ; work         ;
;             |d_flipflop:valid_pipe|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|d_flipflop:valid_pipe                                      ; d_flipflop       ; work         ;
;             |decoder_2bit:dec|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|decoder_2bit:dec                                           ; decoder_2bit     ; work         ;
;             |mux_4to1:datamux|                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|mux_4to1:datamux                                           ; mux_4to1         ; work         ;
;             |reg:burstlen|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen                                               ; reg              ; work         ;
;             |reg:dataout_pipe|                ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout_pipe                                           ; reg              ; work         ;
;             |reg:dataout|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout                                                ; reg              ; work         ;
;             |reg:readdata00|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00                                             ; reg              ; work         ;
;             |reg:readdata01|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01                                             ; reg              ; work         ;
;             |reg:readdata10|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10                                             ; reg              ; work         ;
;             |reg:readdata11|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11                                             ; reg              ; work         ;
;             |sr_flipflop:synchronizer|        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|sr_flipflop:synchronizer                                   ; sr_flipflop      ; work         ;
;       |timer_14bit:deadline_tim|              ; 35 (12)             ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim                                                                       ; timer_14bit      ; work         ;
;          |counter_Nbit:cnt|                   ; 23 (8)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt                                                      ; counter_Nbit     ; work         ;
;             |t_flip_flop:\g1:10:chain_tff|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:10:chain_tff                         ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:11:chain_tff|    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:11:chain_tff                         ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:12:chain_tff|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:12:chain_tff                         ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:13:chain_tff|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:13:chain_tff                         ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:1:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:1:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:2:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:2:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:3:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:3:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:4:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:4:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:5:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:5:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:6:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:6:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:7:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:7:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:8:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:8:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:\g1:9:chain_tff|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:9:chain_tff                          ; t_flip_flop      ; work         ;
;             |t_flip_flop:entry_tff|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:entry_tff                                ; t_flip_flop      ; work         ;
;       |unpacker_16:writedata|                 ; 11 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata                                                                          ; unpacker_16      ; work         ;
;          |mux_2to1:outmux|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|mux_2to1:outmux                                                          ; mux_2to1         ; work         ;
;          |reg:lsbout|                         ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout                                                               ; reg              ; work         ;
;          |reg:msbout|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout                                                               ; reg              ; work         ;
;       |unpacker_48:CA|                        ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA                                                                                 ; unpacker_48      ; work         ;
;          |reg:CA0|                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0                                                                         ; reg              ; work         ;
;          |reg:CA1|                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1                                                                         ; reg              ; work         ;
;          |reg:CA2|                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2                                                                         ; reg              ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------+----------------------------+----------------------------+------------------------+---------------------------+---------------------------+----------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------+---------------------------------+---------------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------+-------------------+-----------------------+-----------------------------------+-----------------------------+----------------------------+--------------------------------+-------------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+
; Name                              ; present_state.wait_dpd_out ; present_state.dummycmd_end ; present_state.dummycmd ; present_state.wait_dpd_in ; present_state.writeconfig ; present_state.CA_writeconfig_end ; present_state.CA_writeconfig_2 ; present_state.CA_writeconfig_1 ; present_state.writemem_DQ_end ; present_state.writemem_DQ ; present_state.writemem_DQ_init ; present_state.writemem_wait ; present_state.synch_restoring_2 ; present_state.synch_restoring_1 ; present_state.read_end ; present_state.read_wait_2 ; present_state.read_wait_1 ; present_state.CA_end ; present_state.CA2 ; present_state.CA1 ; present_state.CA_init ; present_state.writeconfig_CA_init ; present_state.writemem_init ; present_state.readmem_init ; present_state.writeconfig_init ; present_state.readconfig_init ; present_state.idle ; present_state.reset_wait ; present_state.reset_exit_begin ; present_state.reset_exit ; present_state.reset ;
+-----------------------------------+----------------------------+----------------------------+------------------------+---------------------------+---------------------------+----------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------+---------------------------------+---------------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------+-------------------+-----------------------+-----------------------------------+-----------------------------+----------------------------+--------------------------------+-------------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+
; present_state.reset               ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 0                   ;
; present_state.reset_exit          ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 1                        ; 1                   ;
; present_state.reset_exit_begin    ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 1                              ; 0                        ; 1                   ;
; present_state.reset_wait          ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 1                        ; 0                              ; 0                        ; 1                   ;
; present_state.idle                ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 1                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.readconfig_init     ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 1                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconfig_init    ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 1                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.readmem_init        ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 1                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_init       ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 1                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconfig_CA_init ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 1                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_init             ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 1                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA1                 ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 1                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA2                 ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 1                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_end              ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 1                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_wait_1         ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 1                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_wait_2         ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 1                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_end            ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 1                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.synch_restoring_1   ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 1                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.synch_restoring_2   ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 1                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_wait       ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 1                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_DQ_init    ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 1                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_DQ         ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 1                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_DQ_end     ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 1                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_writeconfig_1    ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 1                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_writeconfig_2    ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 1                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_writeconfig_end  ; 0                          ; 0                          ; 0                      ; 0                         ; 0                         ; 1                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconfig         ; 0                          ; 0                          ; 0                      ; 0                         ; 1                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.wait_dpd_in         ; 0                          ; 0                          ; 0                      ; 1                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.dummycmd            ; 0                          ; 0                          ; 1                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.dummycmd_end        ; 0                          ; 1                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.wait_dpd_out        ; 1                          ; 0                          ; 0                      ; 0                         ; 0                         ; 0                                ; 0                              ; 0                              ; 0                             ; 0                         ; 0                              ; 0                           ; 0                               ; 0                               ; 0                      ; 0                         ; 0                         ; 0                    ; 0                 ; 0                 ; 0                     ; 0                                 ; 0                           ; 0                          ; 0                              ; 0                             ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
+-----------------------------------+----------------------------+----------------------------+------------------------+---------------------------+---------------------------+----------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------+---------------------------------+---------------------------------+------------------------+---------------------------+---------------------------+----------------------+-------------------+-------------------+-----------------------+-----------------------------------+-----------------------------+----------------------------+--------------------------------+-------------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU|present_state                                                                                                                                                       ;
+-------------------------------+--------------------------+-------------------------------+-------------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+
; Name                          ; present_state.idle_clear ; present_state.reception_end_2 ; present_state.reception_end_1 ; present_state.reception ; present_state.reception_init ; present_state.idle_disabled ; present_state.idle ; present_state.reset ;
+-------------------------------+--------------------------+-------------------------------+-------------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+
; present_state.reset           ; 0                        ; 0                             ; 0                             ; 0                       ; 0                            ; 0                           ; 0                  ; 0                   ;
; present_state.idle            ; 0                        ; 0                             ; 0                             ; 0                       ; 0                            ; 0                           ; 1                  ; 1                   ;
; present_state.idle_disabled   ; 0                        ; 0                             ; 0                             ; 0                       ; 0                            ; 1                           ; 0                  ; 1                   ;
; present_state.reception_init  ; 0                        ; 0                             ; 0                             ; 0                       ; 1                            ; 0                           ; 0                  ; 1                   ;
; present_state.reception       ; 0                        ; 0                             ; 0                             ; 1                       ; 0                            ; 0                           ; 0                  ; 1                   ;
; present_state.reception_end_1 ; 0                        ; 0                             ; 1                             ; 0                       ; 0                            ; 0                           ; 0                  ; 1                   ;
; present_state.reception_end_2 ; 0                        ; 1                             ; 0                             ; 0                       ; 0                            ; 0                           ; 0                  ; 1                   ;
; present_state.idle_clear      ; 1                        ; 0                             ; 0                             ; 0                       ; 0                            ; 0                           ; 0                  ; 1                   ;
+-------------------------------+--------------------------+-------------------------------+-------------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2|reg_out[3..15]                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0|reg_out[3..13]                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:entry_tff|dummy_out       ; Merged with SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:entry_tff|dummy_out       ;
; SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:1:chain_tff|dummy_out ; Merged with SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:\g1:1:chain_tff|dummy_out ;
; Total Number of Removed Registers = 26                                                                                      ;                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 286   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 216   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout|reg_out[5]      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout|reg_out[0]                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout_pipe|reg_out[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout|reg_out[6]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout|reg_out[2]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU|next_state.readconfig_init                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:up_address ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 19    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:low_address ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 3     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:CA_mux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:datain ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|mux_2to1:dqmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|mux_2to1:outmux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|reg:burstcnt ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 11    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|mux_4to1:datamux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:10:chain_tff" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                            ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:9:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:8:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:7:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:6:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:5:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:4:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:3:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:2:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:1:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:entry_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter" ;
+-------+-------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen" ;
+---------+-------+----------+---------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                             ;
+---------+-------+----------+---------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                        ;
+---------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:\g1:1:chain_tff" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:entry_tff" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                 ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                            ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:rwds_tracker" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                               ;
+---------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:dpd_req_tracker" ;
+---------+-------+----------+-----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                       ;
+---------+-------+----------+-----------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                  ;
+---------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|d_flipflop:op_tracker" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                             ;
+---------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|sr_flipflop:dpd_tracker" ;
+-------+-------+----------+----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                      ;
+-------+-------+----------+----------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                 ;
+-------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|gater:CK_gater|d_flipflop:antiglitch" ;
+---------+-------+----------+---------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                 ;
+---------+-------+----------+---------------------------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                                            ;
; clear_n ; Input ; Info     ; Stuck at VCC                                            ;
+---------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                 ;
+---------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                         ;
+---------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:burstcnt" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                    ;
+---------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout" ;
+---------+-------+----------+-----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                             ;
+---------+-------+----------+-----------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                        ;
+---------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout" ;
+---------+-------+----------+-----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                             ;
+---------+-------+----------+-----------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                        ;
+---------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:datain" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:13:chain_tff" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:12:chain_tff" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:11:chain_tff" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:10:chain_tff" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:9:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:8:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:7:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:6:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:5:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:4:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:3:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:2:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:1:chain_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:entry_tff" ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:CA_mux" ;
+-----------+-------+----------+-------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                         ;
+-----------+-------+----------+-------------------------------------------------+
; mux_in_11 ; Input ; Info     ; Stuck at GND                                    ;
+-----------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                              ;
+---------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                              ;
+---------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                              ;
+---------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|unpacker_48:CA" ;
+-------------------+-------+----------+-------------------------+
; Port              ; Type  ; Severity ; Details                 ;
+-------------------+-------+----------+-------------------------+
; packed_in[44..35] ; Input ; Info     ; Stuck at GND            ;
; packed_in[15..3]  ; Input ; Info     ; Stuck at GND            ;
+-------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:low_address" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                       ;
+---------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "SSRAM_to_hRAM_EU:EU|reg:up_address" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 286                         ;
;     CLR               ; 42                          ;
;     ENA               ; 215                         ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 219                         ;
;     normal            ; 219                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 139                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Oct 11 11:55:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_external_generator.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM_external_generator-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_external_generator.vhd Line: 30
    Info (12023): Found entity 1: SSRAM_to_hRAM_external_generator File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_external_generator.vhd Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file tb/s27kl0641.v
    Info (12023): Found entity 1: s27kl0641 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/s27kl0641.v Line: 42
    Info (12023): Found entity 2: BUFFERs27kl0641 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/s27kl0641.v Line: 1265
Info (12021): Found 1 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_testbench.v
    Info (12023): Found entity 1: SSRAM_to_hRAM_testbench File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_testbench.v Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_monitor.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM_monitor-tb File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_monitor.vhd Line: 32
    Info (12023): Found entity 1: SSRAM_to_hRAM_monitor File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_monitor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_driver.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM_driver-tb File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_driver.vhd Line: 98
    Info (12023): Found entity 1: SSRAM_to_hRAM_driver File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_driver.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd
    Info (12022): Found design unit 1: clk_rst_generator-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/clk_rst_generator.vhd Line: 32
    Info (12023): Found entity 1: clk_rst_generator File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/clk_rst_generator.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file src/tristate_buffer.vhd
    Info (12022): Found design unit 1: tristate_buffer-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 26
    Info (12023): Found entity 1: tristate_buffer File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/unpacker_48.vhd
    Info (12022): Found design unit 1: unpacker_48-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd Line: 22
    Info (12023): Found entity 1: unpacker_48 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/unpacker_16.vhd
    Info (12022): Found design unit 1: unpacker_16-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd Line: 23
    Info (12023): Found entity 1: unpacker_16 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/timer_14bit.vhd
    Info (12022): Found design unit 1: timer_14bit-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd Line: 28
    Info (12023): Found entity 1: timer_14bit File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file src/t_flip_flop.vhd
    Info (12022): Found design unit 1: t_flip_flop-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/t_flip_flop.vhd Line: 25
    Info (12023): Found entity 1: t_flip_flop File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/t_flip_flop.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/synchronizer_EU.vhd
    Info (12022): Found design unit 1: synchronizer_EU-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 47
    Info (12023): Found entity 1: synchronizer_EU File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/synchronizer_CU.vhd
    Info (12022): Found design unit 1: synchronizer_CU-fsm File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_CU.vhd Line: 36
    Info (12023): Found entity 1: synchronizer_CU File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_CU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/synchronizer.vhd
    Info (12022): Found design unit 1: synchronizer-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd Line: 40
    Info (12023): Found entity 1: synchronizer File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_EU.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM_EU-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 84
    Info (12023): Found entity 1: SSRAM_to_hRAM_EU File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_CU.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM_CU-fsm File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_CU.vhd Line: 63
    Info (12023): Found entity 1: SSRAM_to_hRAM_CU File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_CU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM.vhd
    Info (12022): Found design unit 1: SSRAM_to_hRAM-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 71
    Info (12023): Found entity 1: SSRAM_to_hRAM File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd
    Info (12022): Found design unit 1: sr_flipflop-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/sr_flipflop.vhd Line: 24
    Info (12023): Found entity 1: sr_flipflop File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/sr_flipflop.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/reg_negedge.vhd
    Info (12022): Found design unit 1: reg_negedge-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg_negedge.vhd Line: 29
    Info (12023): Found entity 1: reg_negedge File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg_negedge.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file src/reg.vhd
    Info (12022): Found design unit 1: reg-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg.vhd Line: 28
    Info (12023): Found entity 1: reg File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/packer.vhd
    Info (12022): Found design unit 1: packer-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd Line: 23
    Info (12023): Found entity 1: packer File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_4to1.vhd Line: 33
    Info (12023): Found entity 1: mux_4to1 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_4to1.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_2to1.vhd Line: 29
    Info (12023): Found entity 1: mux_2to1 File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_2to1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file src/gater.vhd
    Info (12022): Found design unit 1: gater-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd Line: 22
    Info (12023): Found entity 1: gater File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/decoder_2bit.vhd
    Info (12022): Found design unit 1: decoder_2bit-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/decoder_2bit.vhd Line: 24
    Info (12023): Found entity 1: decoder_2bit File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/decoder_2bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/d_flipflop.vhd Line: 24
    Info (12023): Found entity 1: d_flipflop File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/d_flipflop.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file src/counter_Nbit.vhd
    Info (12022): Found design unit 1: counter_Nbit-rtl File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd Line: 30
    Info (12023): Found entity 1: counter_Nbit File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file src/comparator_Nbit.vhd
    Info (12022): Found design unit 1: comparator_Nbit-behavior File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/comparator_Nbit.vhd Line: 26
    Info (12023): Found entity 1: comparator_Nbit File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/comparator_Nbit.vhd Line: 11
Info (12127): Elaborating entity "SSRAM_to_hRAM" for the top level hierarchy
Info (12128): Elaborating entity "SSRAM_to_hRAM_EU" for hierarchy "SSRAM_to_hRAM_EU:EU" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 240
Info (12128): Elaborating entity "reg" for hierarchy "SSRAM_to_hRAM_EU:EU|reg:up_address" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 251
Info (12128): Elaborating entity "reg" for hierarchy "SSRAM_to_hRAM_EU:EU|reg:low_address" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 252
Info (12128): Elaborating entity "unpacker_48" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_48:CA" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 273
Info (12128): Elaborating entity "reg" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd Line: 64
Info (12128): Elaborating entity "mux_4to1" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:CA_mux" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd Line: 67
Info (12128): Elaborating entity "timer_14bit" for hierarchy "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 274
Info (12128): Elaborating entity "counter_Nbit" for hierarchy "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd Line: 51
Info (12128): Elaborating entity "t_flip_flop" for hierarchy "SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:entry_tff" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd Line: 51
Info (12128): Elaborating entity "mux_2to1" for hierarchy "SSRAM_to_hRAM_EU:EU|mux_2to1:dqmux" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 276
Info (12128): Elaborating entity "tristate_buffer" for hierarchy "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 277
Info (12128): Elaborating entity "unpacker_16" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 278
Info (12128): Elaborating entity "reg" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd Line: 61
Info (12128): Elaborating entity "mux_2to1" for hierarchy "SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|mux_2to1:outmux" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd Line: 63
Info (12128): Elaborating entity "reg" for hierarchy "SSRAM_to_hRAM_EU:EU|reg:burstcnt" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 279
Info (12128): Elaborating entity "packer" for hierarchy "SSRAM_to_hRAM_EU:EU|packer:readdata" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 280
Info (12128): Elaborating entity "reg_negedge" for hierarchy "SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd Line: 62
Info (12128): Elaborating entity "gater" for hierarchy "SSRAM_to_hRAM_EU:EU|gater:CK_gater" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 281
Info (12128): Elaborating entity "d_flipflop" for hierarchy "SSRAM_to_hRAM_EU:EU|gater:CK_gater|d_flipflop:antiglitch" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd Line: 41
Info (12128): Elaborating entity "sr_flipflop" for hierarchy "SSRAM_to_hRAM_EU:EU|sr_flipflop:dpd_tracker" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 282
Info (12128): Elaborating entity "synchronizer" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd Line: 289
Info (12128): Elaborating entity "synchronizer_EU" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd Line: 121
Info (12128): Elaborating entity "counter_Nbit" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 167
Info (12128): Elaborating entity "decoder_2bit" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|decoder_2bit:dec" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 169
Info (12128): Elaborating entity "counter_Nbit" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 177
Info (12128): Elaborating entity "comparator_Nbit" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd Line: 178
Info (12128): Elaborating entity "synchronizer_CU" for hierarchy "SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd Line: 150
Info (12128): Elaborating entity "SSRAM_to_hRAM_CU" for hierarchy "SSRAM_to_hRAM_CU:CU" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 305
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[0]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[1]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[2]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[3]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[4]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[5]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[6]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[7]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[8]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[9]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[10]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[11]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[12]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[13]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[14]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
    Warning (13049): Converted tri-state buffer "SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf|buffer_out[15]" feeding internal logic into a wire File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd Line: 20
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[0]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[1]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[2]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[3]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[4]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[5]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[6]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "hbus_DQ[7]" and its non-tri-state driver. File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[0]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[1]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[2]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[3]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[4]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[5]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[6]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "hbus_DQ[7]" is moved to its source File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hbus_DQ[0]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[1]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[2]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[3]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[4]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[5]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[6]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
    Warning (13010): Node "hbus_DQ[7]~synth" File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 60
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/output_files/SSRAM_to_hRAM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (15725): clock port is fed by virtual pin "RWDS_360~input"; timing analysis treats input to the clock port as a ripple clock
Critical Warning (15725): clock port is fed by virtual pin "RWDS_90~input"; timing analysis treats input to the clock port as a ripple clock
Info (15717): Design contains 90 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15718): Pin "SSRAM_address[22]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[23]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[24]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[25]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[26]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[27]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[28]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[29]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[30]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[31]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15719): Pin "SSRAM_out[0]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[1]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[2]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[3]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[4]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[5]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[6]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[7]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[8]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[9]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[10]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[11]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[12]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[13]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[14]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_out[15]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 53
    Info (15719): Pin "SSRAM_validout" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 54
    Info (15719): Pin "SSRAM_busy" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 55
    Info (15719): Pin "SSRAM_haltdata" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 56
    Info (15719): Pin "hbus_CS_n" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 58
    Info (15719): Pin "hbus_RESET_n" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 59
    Info (15719): Pin "hCK_edgeal" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 61
    Info (15719): Pin "drive_RWDS_low" is virtual output pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 65
    Info (15718): Pin "SSRAM_OE" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 47
    Info (15718): Pin "SSRAM_address_spacing" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 49
    Info (15718): Pin "SSRAM_address[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_in[15]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_WE" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 48
    Info (15718): Pin "SSRAM_CS" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 46
    Info (15718): Pin "rst_n" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 44
    Info (15718): Pin "RWDS" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 64
    Info (15718): Pin "RWDS_360" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 62
    Info (15718): Pin "RWDS_90" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 63
    Info (15718): Pin "SSRAM_burstcount[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_burstcount[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 50
    Info (15718): Pin "SSRAM_in[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[11]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[12]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[13]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[14]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_in[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 52
    Info (15718): Pin "SSRAM_address[11]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[19]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[12]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[20]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[13]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[21]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[14]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[15]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[16]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[17]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[18]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
    Info (15718): Pin "SSRAM_address[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd Line: 51
Warning (15752): Ignored 8 Virtual Pin logic option assignments
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[0]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[1]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[2]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[3]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[4]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[5]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[6]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hbus_DQ[7]"
Info (21057): Implemented 446 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 437 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Wed Oct 11 11:55:31 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/output_files/SSRAM_to_hRAM.map.smsg.


