// Seed: 880896177
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wor id_8,
    output wor id_9
);
  wire id_11 = id_4 - id_6;
  wire id_12;
  wire id_13;
  assign id_3 = 1 == 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri1 id_2
    , id_18,
    input tri id_3,
    output wor id_4
    , id_19,
    input logic id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    output logic id_9,
    output tri0 id_10,
    input tri id_11,
    input wand id_12,
    output tri0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output logic id_16
);
  supply1 id_20 = id_8;
  module_0(
      id_20, id_1, id_20, id_4, id_6, id_6, id_6, id_11, id_20, id_4
  );
  always #1 begin
    $display;
    id_9 <= 1;
    if (1) id_16 <= id_5;
  end
  wire id_21;
endmodule
